##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IR_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ADC_IR_IntClock            | Frequency: 32.82 MHz   | Target: 1.00 MHz   | 
Clock: ADC_IR_IntClock(routed)    | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 90.37 MHz   | Target: 4.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 102.35 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IR_IntClock  ADC_IR_IntClock  1e+006           969528      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IR_IntClock  CyBUS_CLK        41666.7          31896       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          250000           238935      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_IR_IntClock  41666.7          34311       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          32763       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
Trigger1(0)_PAD  32102         CyBUS_CLK:R       
Trigger2(0)_PAD  33413         CyBUS_CLK:R       
Trigger3(0)_PAD  33613         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IR_IntClock
*********************************************
Clock: ADC_IR_IntClock
Frequency: 32.82 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26962
-------------------------------------   ----- 
End-of-path arrival time (ps)           26962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell25  10096  26962  969528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.37 MHz | Target: 4.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238935p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  238935  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell4      2610   4900  238935  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell4      3350   8250  238935  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10565  238935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 102.35 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  31896  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   5011   6261  31896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  32763  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   4373   5393  32763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34311  RISE       1
Net_13/main_0                        macrocell79   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238935p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  238935  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell4      2610   4900  238935  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell4      3350   8250  238935  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10565  238935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


5.4::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  31896  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   5011   6261  31896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.5::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26962
-------------------------------------   ----- 
End-of-path arrival time (ps)           26962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell25  10096  26962  969528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  31896  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   5011   6261  31896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  32763  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   4373   5393  32763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34311  RISE       1
Net_13/main_0                        macrocell79   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34311  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/main_0     macrocell81   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell80   1250   1250  34316  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell80   2590   3840  34316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238935p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  238935  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell4      2610   4900  238935  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell4      3350   8250  238935  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10565  238935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 239056p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 243940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  238935  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2594   4884  239056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 239920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 243940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  239797  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2770   4020  239920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorControl:PWMUDB:prevCompare1\/clock_0
Path slack     : 241678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  241678  RISE       1
\MotorControl:PWMUDB:prevCompare1\/main_0    macrocell83     2302   4812  241678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:status_0\/main_1
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 241678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  241678  RISE       1
\MotorControl:PWMUDB:status_0\/main_1        macrocell85     2302   4812  241678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare2\/q
Path End       : \MotorControl:PWMUDB:status_1\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_1\/clock_0
Path slack     : 242944p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare2\/clock_0                 macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:prevCompare2\/q   macrocell84   1250   1250  242944  RISE       1
\MotorControl:PWMUDB:status_1\/main_0  macrocell86   2296   3546  242944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare1\/q
Path End       : \MotorControl:PWMUDB:status_0\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 242952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:prevCompare1\/q   macrocell83   1250   1250  242952  RISE       1
\MotorControl:PWMUDB:status_0\/main_0  macrocell85   2288   3538  242952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorControl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorControl:PWMUDB:runmode_enable\/clock_0
Path slack     : 242965p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk1:ctrlreg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  242965  RISE       1
\MotorControl:PWMUDB:runmode_enable\/main_0      macrocell82    2315   3525  242965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_1\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 245925p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:status_1\/q               macrocell86    1250   1250  245925  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2325   3575  245925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_0\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 245934p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\MotorControl:PWMUDB:status_0\/q               macrocell85    1250   1250  245934  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2316   3566  245934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26962
-------------------------------------   ----- 
End-of-path arrival time (ps)           26962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell25  10096  26962  969528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 969528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26962
-------------------------------------   ----- 
End-of-path arrival time (ps)           26962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell31  10096  26962  969528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 969528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26962
-------------------------------------   ----- 
End-of-path arrival time (ps)           26962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell52  10096  26962  969528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 969528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26962
-------------------------------------   ----- 
End-of-path arrival time (ps)           26962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell53  10096  26962  969528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 970088p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell26   9535  26402  970088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 970088p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell27   9535  26402  970088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 970088p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell30   9535  26402  970088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970088p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell75   9535  26402  970088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 971062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25428
-------------------------------------   ----- 
End-of-path arrival time (ps)           25428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell47   8561  25428  971062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 971062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25428
-------------------------------------   ----- 
End-of-path arrival time (ps)           25428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell49   8561  25428  971062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 971062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25428
-------------------------------------   ----- 
End-of-path arrival time (ps)           25428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell69   8561  25428  971062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 971079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25411
-------------------------------------   ----- 
End-of-path arrival time (ps)           25411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell32   8544  25411  971079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25411
-------------------------------------   ----- 
End-of-path arrival time (ps)           25411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell39   8544  25411  971079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 971079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25411
-------------------------------------   ----- 
End-of-path arrival time (ps)           25411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell66   8544  25411  971079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 971079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25411
-------------------------------------   ----- 
End-of-path arrival time (ps)           25411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell72   8544  25411  971079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 971768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24722
-------------------------------------   ----- 
End-of-path arrival time (ps)           24722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell34   7855  24722  971768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 971768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24722
-------------------------------------   ----- 
End-of-path arrival time (ps)           24722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell35   7855  24722  971768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 971768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24722
-------------------------------------   ----- 
End-of-path arrival time (ps)           24722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell74   7855  24722  971768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 971978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24512
-------------------------------------   ----- 
End-of-path arrival time (ps)           24512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell18   7646  24512  971978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 971978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24512
-------------------------------------   ----- 
End-of-path arrival time (ps)           24512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell42   7646  24512  971978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 971978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24512
-------------------------------------   ----- 
End-of-path arrival time (ps)           24512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell50   7646  24512  971978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 971978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24512
-------------------------------------   ----- 
End-of-path arrival time (ps)           24512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell76   7646  24512  971978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 972310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24180
-------------------------------------   ----- 
End-of-path arrival time (ps)           24180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell29   7314  24180  972310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24180
-------------------------------------   ----- 
End-of-path arrival time (ps)           24180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell38   7314  24180  972310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 972310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24180
-------------------------------------   ----- 
End-of-path arrival time (ps)           24180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell41   7314  24180  972310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 972310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24180
-------------------------------------   ----- 
End-of-path arrival time (ps)           24180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell67   7314  24180  972310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 972501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23989
-------------------------------------   ----- 
End-of-path arrival time (ps)           23989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell46   7122  23989  972501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 972501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23989
-------------------------------------   ----- 
End-of-path arrival time (ps)           23989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell59   7122  23989  972501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 972501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23989
-------------------------------------   ----- 
End-of-path arrival time (ps)           23989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell70   7122  23989  972501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 972501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23989
-------------------------------------   ----- 
End-of-path arrival time (ps)           23989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell71   7122  23989  972501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell40   7121  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell44   7121  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell61   7121  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 972518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23972
-------------------------------------   ----- 
End-of-path arrival time (ps)           23972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell33   7106  23972  972518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 972518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23972
-------------------------------------   ----- 
End-of-path arrival time (ps)           23972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell51   7106  23972  972518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 972518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23972
-------------------------------------   ----- 
End-of-path arrival time (ps)           23972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell65   7106  23972  972518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 972981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23509
-------------------------------------   ----- 
End-of-path arrival time (ps)           23509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell16   6643  23509  972981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 972981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23509
-------------------------------------   ----- 
End-of-path arrival time (ps)           23509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell17   6643  23509  972981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 972981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23509
-------------------------------------   ----- 
End-of-path arrival time (ps)           23509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell20   6643  23509  972981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 972981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23509
-------------------------------------   ----- 
End-of-path arrival time (ps)           23509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell22   6643  23509  972981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 972993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23497
-------------------------------------   ----- 
End-of-path arrival time (ps)           23497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell43   6631  23497  972993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 972993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23497
-------------------------------------   ----- 
End-of-path arrival time (ps)           23497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell55   6631  23497  972993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 973038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23452
-------------------------------------   ----- 
End-of-path arrival time (ps)           23452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell15   6586  23452  973038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 973038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23452
-------------------------------------   ----- 
End-of-path arrival time (ps)           23452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell19   6586  23452  973038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 973038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23452
-------------------------------------   ----- 
End-of-path arrival time (ps)           23452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell21   6586  23452  973038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 973038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23452
-------------------------------------   ----- 
End-of-path arrival time (ps)           23452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell77   6586  23452  973038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 973333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23157
-------------------------------------   ----- 
End-of-path arrival time (ps)           23157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell28   6290  23157  973333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 973333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23157
-------------------------------------   ----- 
End-of-path arrival time (ps)           23157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell36   6290  23157  973333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 973333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23157
-------------------------------------   ----- 
End-of-path arrival time (ps)           23157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell62   6290  23157  973333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 974911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21579
-------------------------------------   ----- 
End-of-path arrival time (ps)           21579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell45   4712  21579  974911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 974911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21579
-------------------------------------   ----- 
End-of-path arrival time (ps)           21579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell56   4712  21579  974911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 974911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21579
-------------------------------------   ----- 
End-of-path arrival time (ps)           21579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell64   4712  21579  974911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 975826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20664
-------------------------------------   ----- 
End-of-path arrival time (ps)           20664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell68   3798  20664  975826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 975828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20662
-------------------------------------   ----- 
End-of-path arrival time (ps)           20662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell57   3796  20662  975828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 975828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20662
-------------------------------------   ----- 
End-of-path arrival time (ps)           20662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell58   3796  20662  975828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 975828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20662
-------------------------------------   ----- 
End-of-path arrival time (ps)           20662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell63   3796  20662  975828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20662
-------------------------------------   ----- 
End-of-path arrival time (ps)           20662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell73   3796  20662  975828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 975849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20641
-------------------------------------   ----- 
End-of-path arrival time (ps)           20641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell37   3774  20641  975849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 975849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20641
-------------------------------------   ----- 
End-of-path arrival time (ps)           20641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell54   3774  20641  975849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 975849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20641
-------------------------------------   ----- 
End-of-path arrival time (ps)           20641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell78   3774  20641  975849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 975860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20630
-------------------------------------   ----- 
End-of-path arrival time (ps)           20630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell23   3763  20630  975860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 975860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20630
-------------------------------------   ----- 
End-of-path arrival time (ps)           20630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell24   3763  20630  975860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 975860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20630
-------------------------------------   ----- 
End-of-path arrival time (ps)           20630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell48   3763  20630  975860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 975860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20630
-------------------------------------   ----- 
End-of-path arrival time (ps)           20630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q              macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    5984   7234  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10584  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2932  13517  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16867  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell60   3763  20630  975860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 981169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15321
-------------------------------------   ----- 
End-of-path arrival time (ps)           15321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell46  14071  15321  981169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 981169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15321
-------------------------------------   ----- 
End-of-path arrival time (ps)           15321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell59  14071  15321  981169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 981169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15321
-------------------------------------   ----- 
End-of-path arrival time (ps)           15321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell70  14071  15321  981169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 981169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15321
-------------------------------------   ----- 
End-of-path arrival time (ps)           15321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell71  14071  15321  981169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 981292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15198
-------------------------------------   ----- 
End-of-path arrival time (ps)           15198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell28  13948  15198  981292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15198
-------------------------------------   ----- 
End-of-path arrival time (ps)           15198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell36  13948  15198  981292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 981292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15198
-------------------------------------   ----- 
End-of-path arrival time (ps)           15198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell62  13948  15198  981292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 981761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14729
-------------------------------------   ----- 
End-of-path arrival time (ps)           14729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell68  13479  14729  981761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 981915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14575
-------------------------------------   ----- 
End-of-path arrival time (ps)           14575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell47  13325  14575  981915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 981915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14575
-------------------------------------   ----- 
End-of-path arrival time (ps)           14575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell49  13325  14575  981915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 981915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14575
-------------------------------------   ----- 
End-of-path arrival time (ps)           14575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell69  13325  14575  981915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell34  13315  14565  981925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 981925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell35  13315  14565  981925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 981925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell74  13315  14565  981925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 982064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell29  13176  14426  982064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 982064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell38  13176  14426  982064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 982064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell41  13176  14426  982064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell67  13176  14426  982064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell32  12596  13846  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell39  12596  13846  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell66  12596  13846  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell72  12596  13846  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13810
-------------------------------------   ----- 
End-of-path arrival time (ps)           13810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell33  12560  13810  982680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 982680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13810
-------------------------------------   ----- 
End-of-path arrival time (ps)           13810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell51  12560  13810  982680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13810
-------------------------------------   ----- 
End-of-path arrival time (ps)           13810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell65  12560  13810  982680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 982712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           13778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell47  12528  13778  982712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           13778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell49  12528  13778  982712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           13778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell69  12528  13778  982712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell32  12494  13744  982746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell39  12494  13744  982746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 982746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell66  12494  13744  982746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 982746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell72  12494  13744  982746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13237
-------------------------------------   ----- 
End-of-path arrival time (ps)           13237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell34  11987  13237  983253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13237
-------------------------------------   ----- 
End-of-path arrival time (ps)           13237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell35  11987  13237  983253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 983253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13237
-------------------------------------   ----- 
End-of-path arrival time (ps)           13237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell74  11987  13237  983253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 983272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell29  11968  13218  983272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 983272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell38  11968  13218  983272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell41  11968  13218  983272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell67  11968  13218  983272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell40  10955  12205  984285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 984285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell44  10955  12205  984285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell61  10955  12205  984285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell28  10827  12077  984413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell36  10827  12077  984413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell62  10827  12077  984413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell40  10796  12046  984444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 984444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell44  10796  12046  984444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell61  10796  12046  984444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell28  10788  12038  984452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell36  10788  12038  984452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell62  10788  12038  984452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 984825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell34  10415  11665  984825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell35  10415  11665  984825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell74  10415  11665  984825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 984857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell47  10383  11633  984857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell49  10383  11633  984857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell69  10383  11633  984857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell46  10273  11523  984967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell59  10273  11523  984967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell70  10273  11523  984967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell71  10273  11523  984967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -4060
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  985091  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2636   3846  985091  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7196  985091  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/enable  count7cell     3653  10849  985091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           11325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell33  10075  11325  985165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           11325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell51  10075  11325  985165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           11325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell65  10075  11325  985165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell32   9882  11132  985358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell39   9882  11132  985358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell66   9882  11132  985358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell72   9882  11132  985358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell29   9865  11115  985375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell38   9865  11115  985375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell41   9865  11115  985375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell67   9865  11115  985375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell46   9541  10791  985699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell59   9541  10791  985699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell70   9541  10791  985699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell71   9541  10791  985699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell34   8538   9788  986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell35   8538   9788  986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell74   8538   9788  986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell29   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell38   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell41   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell67   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell57   8123   9373  987117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell58   8123   9373  987117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell63   8123   9373  987117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 987117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell73   8123   9373  987117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell23   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell24   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell48   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell60   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell43   7970   9220  987270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell55   7970   9220  987270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9215
-------------------------------------   ---- 
End-of-path arrival time (ps)           9215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell16   7965   9215  987275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9215
-------------------------------------   ---- 
End-of-path arrival time (ps)           9215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell17   7965   9215  987275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9215
-------------------------------------   ---- 
End-of-path arrival time (ps)           9215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell20   7965   9215  987275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9215
-------------------------------------   ---- 
End-of-path arrival time (ps)           9215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell22   7965   9215  987275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell15   7953   9203  987287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell19   7953   9203  987287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell21   7953   9203  987287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell77   7953   9203  987287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell18   7951   9201  987289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell42   7951   9201  987289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell50   7951   9201  987289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 987289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell76   7951   9201  987289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell15   7896   9146  987344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell19   7896   9146  987344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell21   7896   9146  987344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell77   7896   9146  987344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9126
-------------------------------------   ---- 
End-of-path arrival time (ps)           9126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell43   7876   9126  987364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9126
-------------------------------------   ---- 
End-of-path arrival time (ps)           9126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell55   7876   9126  987364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell33   7757   9007  987483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell51   7757   9007  987483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell65   7757   9007  987483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell23   7747   8997  987493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell24   7747   8997  987493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell48   7747   8997  987493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell60   7747   8997  987493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell57   7738   8988  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell58   7738   8988  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell63   7738   8988  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell73   7738   8988  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell46   7734   8984  987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell59   7734   8984  987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell70   7734   8984  987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell71   7734   8984  987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8692
-------------------------------------   ---- 
End-of-path arrival time (ps)           8692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell28   7442   8692  987798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8692
-------------------------------------   ---- 
End-of-path arrival time (ps)           8692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell36   7442   8692  987798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8692
-------------------------------------   ---- 
End-of-path arrival time (ps)           8692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell62   7442   8692  987798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell37   7386   8636  987854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell54   7386   8636  987854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell78   7386   8636  987854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell43   7273   8523  987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell55   7273   8523  987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 988024p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell37   7216   8466  988024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988024p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell54   7216   8466  988024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988024p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell78   7216   8466  988024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8455
-------------------------------------   ---- 
End-of-path arrival time (ps)           8455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell68   7205   8455  988035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell16   7200   8450  988040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell17   7200   8450  988040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell20   7200   8450  988040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell22   7200   8450  988040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8447
-------------------------------------   ---- 
End-of-path arrival time (ps)           8447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell40   7197   8447  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8447
-------------------------------------   ---- 
End-of-path arrival time (ps)           8447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell44   7197   8447  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8447
-------------------------------------   ---- 
End-of-path arrival time (ps)           8447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell61   7197   8447  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 988199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell43   7041   8291  988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell55   7041   8291  988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell32   6958   8208  988282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell39   6958   8208  988282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell66   6958   8208  988282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell72   6958   8208  988282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8198
-------------------------------------   ---- 
End-of-path arrival time (ps)           8198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell47   6948   8198  988292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8198
-------------------------------------   ---- 
End-of-path arrival time (ps)           8198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell49   6948   8198  988292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8198
-------------------------------------   ---- 
End-of-path arrival time (ps)           8198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell69   6948   8198  988292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 988462p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8028
-------------------------------------   ---- 
End-of-path arrival time (ps)           8028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  971575  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    6088   8028  988462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell15   6713   7963  988527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell19   6713   7963  988527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell21   6713   7963  988527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell77   6713   7963  988527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell23   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell24   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell48   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell60   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell26   6649   7899  988591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell27   6649   7899  988591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell30   6649   7899  988591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell75   6649   7899  988591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell25   6640   7890  988600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell31   6640   7890  988600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell52   6640   7890  988600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell53   6640   7890  988600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell26   6615   7865  988625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell27   6615   7865  988625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell30   6615   7865  988625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell75   6615   7865  988625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell18   6589   7839  988651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell42   6589   7839  988651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell50   6589   7839  988651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell76   6589   7839  988651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell45   6558   7808  988682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell56   6558   7808  988682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell64   6558   7808  988682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell32   6429   7679  988811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell39   6429   7679  988811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell66   6429   7679  988811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell72   6429   7679  988811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell34   6427   7677  988813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell35   6427   7677  988813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell74   6427   7677  988813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell34   6426   7676  988814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell35   6426   7676  988814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell74   6426   7676  988814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell26   6425   7675  988815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell27   6425   7675  988815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell30   6425   7675  988815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell75   6425   7675  988815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell32   6423   7673  988817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell39   6423   7673  988817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell66   6423   7673  988817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell72   6423   7673  988817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell45   6419   7669  988821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell56   6419   7669  988821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell64   6419   7669  988821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell29   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell38   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell41   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell67   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell47   6408   7658  988832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell49   6408   7658  988832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell69   6408   7658  988832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell47   6405   7655  988835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell49   6405   7655  988835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell69   6405   7655  988835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell29   6403   7653  988837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell38   6403   7653  988837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell41   6403   7653  988837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell67   6403   7653  988837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell16   6316   7566  988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell17   6316   7566  988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell20   6316   7566  988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell22   6316   7566  988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell18   6292   7542  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell42   6292   7542  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell50   6292   7542  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell76   6292   7542  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 989125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell37   6115   7365  989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell54   6115   7365  989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell78   6115   7365  989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell25   6058   7308  989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell31   6058   7308  989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell52   6058   7308  989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell53   6058   7308  989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell33   5985   7235  989255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell51   5985   7235  989255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell65   5985   7235  989255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 989277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  985091  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/load  count7cell     4153   5363  989277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell45   5944   7194  989296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell56   5944   7194  989296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell64   5944   7194  989296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell25   5731   6981  989509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell31   5731   6981  989509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell52   5731   6981  989509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell53   5731   6981  989509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 989798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  972503  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell11   4752   6692  989798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell46   5427   6677  989813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell59   5427   6677  989813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell70   5427   6677  989813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 989813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell71   5427   6677  989813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell57   5394   6644  989846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell58   5394   6644  989846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell63   5394   6644  989846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell73   5394   6644  989846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 989991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  971619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell14   4559   6499  989991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell40   5017   6267  990223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 990223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell44   5017   6267  990223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell61   5017   6267  990223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell46   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell59   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell70   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell71   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell40   5007   6257  990233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 990233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell44   5007   6257  990233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell61   5007   6257  990233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell28   4998   6248  990242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell36   4998   6248  990242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell62   4998   6248  990242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell33   4995   6245  990245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell51   4995   6245  990245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 990245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell65   4995   6245  990245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell43   4969   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell55   4969   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell28   4961   6211  990279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell36   4961   6211  990279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell62   4961   6211  990279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 990347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell25   4893   6143  990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell31   4893   6143  990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell52   4893   6143  990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell53   4893   6143  990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell68   4819   6069  990421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell45   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell56   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell64   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell40   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell44   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell61   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell43   4640   5890  990600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell55   4640   5890  990600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell33   4634   5884  990606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell51   4634   5884  990606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 990606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell65   4634   5884  990606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell26   4633   5883  990607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell27   4633   5883  990607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell30   4633   5883  990607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell75   4633   5883  990607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell15   4620   5870  990620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell19   4620   5870  990620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell21   4620   5870  990620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell77   4620   5870  990620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 990651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell25   4589   5839  990651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell31   4589   5839  990651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell52   4589   5839  990651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell53   4589   5839  990651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell45   4586   5836  990654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell56   4586   5836  990654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell64   4586   5836  990654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell26   4560   5810  990680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell27   4560   5810  990680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell30   4560   5810  990680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell75   4560   5810  990680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell16   4519   5769  990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell17   4519   5769  990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 990721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell20   4519   5769  990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell22   4519   5769  990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell18   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell42   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell50   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell76   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell15   4410   5660  990830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell19   4410   5660  990830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell21   4410   5660  990830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell77   4410   5660  990830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell68   4354   5604  990886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 990927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  969770  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   3623   5563  990927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell37   4238   5488  991002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell54   4238   5488  991002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell78   4238   5488  991002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 991120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_13/q                           macrocell79   1250   1250  991120  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/status_0  statuscell1   7130   8380  991120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  972503  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell12   3404   5344  991146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell18   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell42   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell50   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell76   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  972511  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell13   3190   5130  991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell57   3572   4822  991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell58   3572   4822  991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell63   3572   4822  991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell73   3572   4822  991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell23   3568   4818  991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell24   3568   4818  991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell48   3568   4818  991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  970647  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell60   3568   4818  991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 991679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell45   3561   4811  991679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell56   3561   4811  991679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell64   3561   4811  991679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell26   3559   4809  991681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell27   3559   4809  991681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell30   3559   4809  991681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell75   3559   4809  991681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell57   3550   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell58   3550   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell63   3550   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell73   3550   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell37   3546   4796  991694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell54   3546   4796  991694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell78   3546   4796  991694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell23   3445   4695  991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell24   3445   4695  991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell48   3445   4695  991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell60   3445   4695  991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991801p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell25   3439   4689  991801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991801p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell31   3439   4689  991801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991801p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell52   3439   4689  991801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991801p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  972073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell53   3439   4689  991801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  969528  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell68   3438   4688  991802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell16   3407   4657  991833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell17   3407   4657  991833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell20   3407   4657  991833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  970330  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell22   3407   4657  991833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell16   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell17   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell20   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell22   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell18   3264   4514  991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 991976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell42   3264   4514  991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell50   3264   4514  991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell76   3264   4514  991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell15   3254   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell19   3254   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell21   3254   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  969813  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell77   3254   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell23   3183   4433  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell24   3183   4433  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell48   3183   4433  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell60   3183   4433  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell37   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell54   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell78   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell57   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell58   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell63   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 992060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell73   3180   4430  992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 992063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  970956  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell68   3177   4427  992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992585p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  992585  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4105   5315  992585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_13/main_1
Capture Clock  : Net_13/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:nrq_reg\/q  macrocell81   1250   1250  992950  RISE       1
Net_13/main_1                macrocell79   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 993493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992585  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3197   4407  993493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_13/clk_en
Capture Clock  : Net_13/clock_0
Path slack     : 994392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992585  RISE       1
Net_13/clk_en                        macrocell79    2298   3508  994392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 994392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992585  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clk_en     macrocell81    2298   3508  994392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

