<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf

</twCmdLine><twDesign>dvi_demo.ncd</twDesign><twDesignPath>dvi_demo.ncd</twDesignPath><twPCF>dvi_demo.pcf</twPCF><twPcfPath>dvi_demo.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>400</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>260</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.084</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point edid/u2_1/in_sr_4 (SLICE_X54Y100.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.916</twSlack><twSrc BELType="FF">edid/u2_1/scl_i</twSrc><twDest BELType="FF">edid/u2_1/in_sr_4</twDest><twTotPathDel>4.002</twTotPathDel><twClkSkew dest = "0.457" src = "0.504">0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid/u2_1/scl_i</twSrc><twDest BELType='FF'>edid/u2_1/in_sr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X54Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>edid/u2_1/scl_i</twComp><twBEL>edid/u2_1/scl_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>edid/u2_1/scl_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp><twBEL>edid/u2_1/scl_i_was_scl_i_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>edid/u2_1/in_sr&lt;7&gt;</twComp><twBEL>edid/u2_1/in_sr_4</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>4.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.281</twSlack><twSrc BELType="FF">edid/u2_1/was_scl_i</twSrc><twDest BELType="FF">edid/u2_1/in_sr_4</twDest><twTotPathDel>2.663</twTotPathDel><twClkSkew dest = "0.457" src = "0.478">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid/u2_1/was_scl_i</twSrc><twDest BELType='FF'>edid/u2_1/in_sr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X53Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>edid/u2_1/was_scl_i</twComp><twBEL>edid/u2_1/was_scl_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>edid/u2_1/was_scl_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp><twBEL>edid/u2_1/scl_i_was_scl_i_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>edid/u2_1/in_sr&lt;7&gt;</twComp><twBEL>edid/u2_1/in_sr_4</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.678</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point edid/u2_1/in_sr_7 (SLICE_X54Y100.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.936</twSlack><twSrc BELType="FF">edid/u2_1/scl_i</twSrc><twDest BELType="FF">edid/u2_1/in_sr_7</twDest><twTotPathDel>3.982</twTotPathDel><twClkSkew dest = "0.457" src = "0.504">0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid/u2_1/scl_i</twSrc><twDest BELType='FF'>edid/u2_1/in_sr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X54Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>edid/u2_1/scl_i</twComp><twBEL>edid/u2_1/scl_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>edid/u2_1/scl_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp><twBEL>edid/u2_1/scl_i_was_scl_i_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>edid/u2_1/in_sr&lt;7&gt;</twComp><twBEL>edid/u2_1/in_sr_7</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.301</twSlack><twSrc BELType="FF">edid/u2_1/was_scl_i</twSrc><twDest BELType="FF">edid/u2_1/in_sr_7</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew dest = "0.457" src = "0.478">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid/u2_1/was_scl_i</twSrc><twDest BELType='FF'>edid/u2_1/in_sr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X53Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>edid/u2_1/was_scl_i</twComp><twBEL>edid/u2_1/was_scl_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>edid/u2_1/was_scl_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp><twBEL>edid/u2_1/scl_i_was_scl_i_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>edid/u2_1/in_sr&lt;7&gt;</twComp><twBEL>edid/u2_1/in_sr_7</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>1.678</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point edid/u2_1/in_sr_6 (SLICE_X54Y100.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.937</twSlack><twSrc BELType="FF">edid/u2_1/scl_i</twSrc><twDest BELType="FF">edid/u2_1/in_sr_6</twDest><twTotPathDel>3.981</twTotPathDel><twClkSkew dest = "0.457" src = "0.504">0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid/u2_1/scl_i</twSrc><twDest BELType='FF'>edid/u2_1/in_sr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X54Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>edid/u2_1/scl_i</twComp><twBEL>edid/u2_1/scl_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>edid/u2_1/scl_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp><twBEL>edid/u2_1/scl_i_was_scl_i_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>edid/u2_1/in_sr&lt;7&gt;</twComp><twBEL>edid/u2_1/in_sr_6</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.302</twSlack><twSrc BELType="FF">edid/u2_1/was_scl_i</twSrc><twDest BELType="FF">edid/u2_1/in_sr_6</twDest><twTotPathDel>2.642</twTotPathDel><twClkSkew dest = "0.457" src = "0.478">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid/u2_1/was_scl_i</twSrc><twDest BELType='FF'>edid/u2_1/in_sr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X53Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>edid/u2_1/was_scl_i</twComp><twBEL>edid/u2_1/was_scl_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>edid/u2_1/was_scl_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp><twBEL>edid/u2_1/scl_i_was_scl_i_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>edid/u2_1/scl_i_was_scl_i_AND_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>edid/u2_1/in_sr&lt;7&gt;</twComp><twBEL>edid/u2_1/in_sr_6</twBEL></twPathDel><twLogDel>0.964</twLogDel><twRouteDel>1.678</twRouteDel><twTotDel>2.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y50.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">edid/u2_1/subadd_out_i_4</twSrc><twDest BELType="RAM">edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>edid/u2_1/subadd_out_i_4</twSrc><twDest BELType='RAM'>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X54Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>edid/u2_1/subadd_out_i&lt;6&gt;</twComp><twBEL>edid/u2_1/subadd_out_i_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y50.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>edid/u2_1/subadd_out_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y50.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y50.ADDRBRDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">edid/u2_1/subadd_out_i_0</twSrc><twDest BELType="RAM">edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.068" src = "0.065">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>edid/u2_1/subadd_out_i_0</twSrc><twDest BELType='RAM'>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X54Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>edid/u2_1/subadd_out_i&lt;3&gt;</twComp><twBEL>edid/u2_1/subadd_out_i_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y50.ADDRBRDADDR5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>edid/u2_1/subadd_out_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y50.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y50.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">edid/u2_1/WRITE_BUS_OUT_0</twSrc><twDest BELType="RAM">edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.068" src = "0.065">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>edid/u2_1/WRITE_BUS_OUT_0</twSrc><twDest BELType='RAM'>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twSrcClk><twPathDel><twSite>SLICE_X55Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>edid/u2_1/WRITE_BUS_OUT&lt;3&gt;</twComp><twBEL>edid/u2_1/WRITE_BUS_OUT_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y50.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>edid/u2_1/WRITE_BUS_OUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y50.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100_reg</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y50.CLKAWRCLK" clockNet="clk100_reg"/><twPinLimit anchorID="27" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X3Y50.CLKBRDCLK" clockNet="clk100_reg"/><twPinLimit anchorID="28" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk100_buf/I0" logResource="clk100_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="clk100_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clk25m&quot; derived from  NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 20 nS  </twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.365</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point switch_0 (SLICE_X29Y53.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.635</twSlack><twSrc BELType="FF">synchro_sws_0/use_fdc.fdb</twSrc><twDest BELType="FF">switch_0</twDest><twTotPathDel>4.340</twTotPathDel><twClkSkew dest = "0.592" src = "0.582">-0.010</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>synchro_sws_0/use_fdc.fdb</twSrc><twDest BELType='FF'>switch_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25</twSrcClk><twPathDel><twSite>SLICE_X28Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>sws&lt;0&gt;</twComp><twBEL>synchro_sws_0/use_fdc.fdb</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>sws&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>switch&lt;0&gt;</twComp><twBEL>Mxor_select[0]_select_q[0]_XOR_1_o_xo&lt;0&gt;1</twBEL><twBEL>switch_0</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>3.610</twRouteDel><twTotDel>4.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk25</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point select_q_0 (SLICE_X28Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.216</twSlack><twSrc BELType="FF">synchro_sws_0/use_fdc.fdb</twSrc><twDest BELType="FF">select_q_0</twDest><twTotPathDel>3.759</twTotPathDel><twClkSkew dest = "0.592" src = "0.582">-0.010</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>synchro_sws_0/use_fdc.fdb</twSrc><twDest BELType='FF'>select_q_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25</twSrcClk><twPathDel><twSite>SLICE_X28Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>sws&lt;0&gt;</twComp><twBEL>synchro_sws_0/use_fdc.fdb</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>sws&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>select_q&lt;0&gt;</twComp><twBEL>select_q_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.215</twRouteDel><twTotDel>3.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk25</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point synchro_sws_0/use_fdc.fdb (SLICE_X28Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.537</twSlack><twSrc BELType="FF">synchro_sws_0/use_fdc.fda</twSrc><twDest BELType="FF">synchro_sws_0/use_fdc.fdb</twDest><twTotPathDel>1.412</twTotPathDel><twClkSkew dest = "0.235" src = "0.251">0.016</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>synchro_sws_0/use_fdc.fda</twSrc><twDest BELType='FF'>synchro_sws_0/use_fdc.fdb</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25</twSrcClk><twPathDel><twSite>SLICE_X26Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>synchro_sws_0/temp</twComp><twBEL>synchro_sws_0/use_fdc.fda</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>synchro_sws_0/temp</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>sws&lt;0&gt;</twComp><twBEL>synchro_sws_0/use_fdc.fdb</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>0.829</twRouteDel><twTotDel>1.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk25</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clk25m&quot; derived from
 NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 20 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point switch_0 (SLICE_X29Y53.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="FF">select_q_0</twSrc><twDest BELType="FF">switch_0</twDest><twTotPathDel>0.570</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>select_q_0</twSrc><twDest BELType='FF'>switch_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk25</twSrcClk><twPathDel><twSite>SLICE_X28Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>select_q&lt;0&gt;</twComp><twBEL>select_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>select_q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>switch&lt;0&gt;</twComp><twBEL>Mxor_select[0]_select_q[0]_XOR_1_o_xo&lt;0&gt;1</twBEL><twBEL>switch_0</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk25</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point synchro_sws_0/use_fdc.fdb (SLICE_X28Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.743</twSlack><twSrc BELType="FF">synchro_sws_0/use_fdc.fda</twSrc><twDest BELType="FF">synchro_sws_0/use_fdc.fdb</twDest><twTotPathDel>0.745</twTotPathDel><twClkSkew dest = "0.069" src = "0.067">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>synchro_sws_0/use_fdc.fda</twSrc><twDest BELType='FF'>synchro_sws_0/use_fdc.fdb</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk25</twSrcClk><twPathDel><twSite>SLICE_X26Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>synchro_sws_0/temp</twComp><twBEL>synchro_sws_0/use_fdc.fda</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>synchro_sws_0/temp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>sws&lt;0&gt;</twComp><twBEL>synchro_sws_0/use_fdc.fdb</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk25</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point select_q_0 (SLICE_X28Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.084</twSlack><twSrc BELType="FF">synchro_sws_0/use_fdc.fdb</twSrc><twDest BELType="FF">select_q_0</twDest><twTotPathDel>2.135</twTotPathDel><twClkSkew dest = "0.269" src = "0.218">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>synchro_sws_0/use_fdc.fdb</twSrc><twDest BELType='FF'>select_q_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk25</twSrcClk><twPathDel><twSite>SLICE_X28Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sws&lt;0&gt;</twComp><twBEL>synchro_sws_0/use_fdc.fdb</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.887</twDelInfo><twComp>sws&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>select_q&lt;0&gt;</twComp><twBEL>select_q_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>2.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk25</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clk25m&quot; derived from
 NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tbcper_I" slack="48.270" period="50.000" constraintValue="50.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk25_buf/I0" logResource="clk25_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="clk25m"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tcp" slack="49.570" period="50.000" constraintValue="50.000" deviceLimit="0.430" freqLimit="2325.581" physResource="select_q&lt;0&gt;/CLK" logResource="select_q_0/CK" locationPin="SLICE_X28Y53.CLK" clockNet="clk25"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tcp" slack="49.570" period="50.000" constraintValue="50.000" deviceLimit="0.430" freqLimit="2325.581" physResource="sws&lt;0&gt;/CLK" logResource="synchro_sws_0/use_fdc.fdb/CK" locationPin="SLICE_X28Y101.CLK" clockNet="clk25"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="dvi_rx0/pllclk0"/><twPinLimit anchorID="49" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="dvi_rx0/rxclk"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="dvi_rx0/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvi_rx1/pllclk0"/><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/><twPinLimit anchorID="55" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.751</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db12 (SLICE_X6Y107.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>5.249</twSlack><twSrc BELType="RAM">dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db12</twDest><twTotPathDel>4.206</twTotPathDel><twClkSkew dest = "1.171" src = "1.232">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.484</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y109.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db12</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.200</twRouteDel><twTotDel>4.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db20 (SLICE_X11Y109.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>5.370</twSlack><twSrc BELType="RAM">dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db20</twDest><twTotPathDel>4.089</twTotPathDel><twClkSkew dest = "1.175" src = "1.232">0.057</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.484</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y110.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>4.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db16 (SLICE_X23Y108.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>5.486</twSlack><twSrc BELType="RAM">dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db16</twDest><twTotPathDel>3.975</twTotPathDel><twClkSkew dest = "1.174" src = "1.229">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.484</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X6Y108.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;17&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.992</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db16</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>3.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;
        TS_DVI_CLOCK0;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db22 (SLICE_X11Y109.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="63"><twSlack>0.146</twSlack><twSrc BELType="RAM">dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.703" src = "0.685">0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.484</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X10Y109.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db9 (SLICE_X27Y108.BX), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>0.210</twSlack><twSrc BELType="RAM">dvi_tx0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db9</twDest><twClkSkew dest = "0.701" src = "0.686">0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.484</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y110.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;9&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;11&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db9</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db25 (SLICE_X12Y108.BX), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>0.222</twSlack><twSrc BELType="RAM">dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db25</twDest><twClkSkew dest = "0.701" src = "0.685">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.484</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X10Y109.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.775</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db12 (SLICE_X6Y107.AX), 4 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>2.225</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db12</twDest><twTotPathDel>7.500</twTotPathDel><twClkSkew dest = "0.237" src = "0.255">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.562</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db12</twBEL></twPathDel><twLogDel>0.738</twLogDel><twRouteDel>6.762</twRouteDel><twTotDel>7.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>2.409</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db12</twDest><twTotPathDel>7.316</twTotPathDel><twClkSkew dest = "0.237" src = "0.255">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db12</twBEL></twPathDel><twLogDel>0.808</twLogDel><twRouteDel>6.508</twRouteDel><twTotDel>7.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>2.474</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db12</twDest><twTotPathDel>7.251</twTotPathDel><twClkSkew dest = "0.237" src = "0.255">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db12</twBEL></twPathDel><twLogDel>0.738</twLogDel><twRouteDel>6.513</twRouteDel><twTotDel>7.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db20 (SLICE_X11Y109.AX), 4 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>2.329</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db20</twDest><twTotPathDel>7.400</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.579</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.715</twLogDel><twRouteDel>6.685</twRouteDel><twTotDel>7.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>2.576</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db20</twDest><twTotPathDel>7.153</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.332</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.715</twLogDel><twRouteDel>6.438</twRouteDel><twTotDel>7.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>2.672</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db20</twDest><twTotPathDel>7.057</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.236</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.715</twLogDel><twRouteDel>6.342</twRouteDel><twTotDel>7.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db21 (SLICE_X11Y109.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>2.600</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db21</twDest><twTotPathDel>7.129</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.579</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.893</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>6.472</twRouteDel><twTotDel>7.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>2.847</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db21</twDest><twTotPathDel>6.882</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.332</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.893</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>6.225</twRouteDel><twTotDel>6.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>2.943</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db21</twDest><twTotPathDel>6.786</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.236</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.893</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>6.129</twRouteDel><twTotDel>6.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;
        TS_DVI_CLOCK0;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db22 (SLICE_X11Y109.CX), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="85"><twSlack>0.799</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.075" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="86"><twSlack>0.921</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.075" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.477</twRouteDel><twTotDel>0.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="87"><twSlack>0.959</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.075" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>0.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db25 (SLICE_X12Y108.BX), 4 paths
</twPathRptBanner><twRacePath anchorID="88"><twSlack>0.870</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db25</twDest><twClkSkew dest = "0.073" src = "0.071">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="89"><twSlack>1.009</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db25</twDest><twClkSkew dest = "0.073" src = "0.071">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>1.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="90"><twSlack>1.278</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db25</twDest><twClkSkew dest = "0.073" src = "0.071">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db24 (SLICE_X12Y108.AX), 4 paths
</twPathRptBanner><twRacePath anchorID="91"><twSlack>0.988</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db24</twDest><twClkSkew dest = "0.073" src = "0.071">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db24</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>0.507</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="92"><twSlack>1.127</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db24</twDest><twClkSkew dest = "0.073" src = "0.071">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db24</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.692</twRouteDel><twTotDel>1.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>1.396</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db24</twDest><twClkSkew dest = "0.073" src = "0.071">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db24</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>1.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_rx0_pllclk1 = PERIOD TIMEGRP &quot;rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;</twConstName><twItemCnt>2261</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1336</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.176</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X31Y107.A3), 5 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.493</twSlack><twSrc BELType="FF">dvi_rx0/dec_b/rawword_1</twSrc><twDest BELType="FF">dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.160</twTotPathDel><twClkSkew dest = "1.852" src = "1.984">0.132</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_b/rawword_1</twSrc><twDest BELType='FF'>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X30Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_b/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>dvi_rx0/dec_b/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>2.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.586</twSlack><twSrc BELType="FF">dvi_rx0/dec_b/rawword_0</twSrc><twDest BELType="FF">dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "1.852" src = "1.984">0.132</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_b/rawword_0</twSrc><twDest BELType='FF'>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X30Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>dvi_rx0/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>0.985</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.645</twSlack><twSrc BELType="FF">dvi_rx0/dec_b/rawword_2</twSrc><twDest BELType="FF">dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.008</twTotPathDel><twClkSkew dest = "1.852" src = "1.984">0.132</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_b/rawword_2</twSrc><twDest BELType='FF'>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X30Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_b/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>dvi_rx0/dec_b/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>2.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X57Y106.A3), 5 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.533</twSlack><twSrc BELType="FF">dvi_rx0/dec_r/rawword_4</twSrc><twDest BELType="FF">dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.126</twTotPathDel><twClkSkew dest = "1.849" src = "1.975">0.126</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_r/rawword_4</twSrc><twDest BELType='FF'>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y105.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_r/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.096</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>2.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.712</twSlack><twSrc BELType="FF">dvi_rx0/dec_r/rawword_1</twSrc><twDest BELType="FF">dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>1.947</twTotPathDel><twClkSkew dest = "1.849" src = "1.975">0.126</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_r/rawword_1</twSrc><twDest BELType='FF'>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_r/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.736</twSlack><twSrc BELType="FF">dvi_rx0/dec_r/rawword_3</twSrc><twDest BELType="FF">dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>1.923</twTotPathDel><twClkSkew dest = "1.849" src = "1.975">0.126</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_r/rawword_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_r/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X57Y106.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.631</twSlack><twSrc BELType="FF">dvi_rx0/dec_r/rawword_5</twSrc><twDest BELType="FF">dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.028</twTotPathDel><twClkSkew dest = "1.849" src = "1.975">0.126</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_r/rawword_5</twSrc><twDest BELType='FF'>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_r/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3</twBEL><twBEL>dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>1.245</twRouteDel><twTotDel>2.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx0_pllclk1 = PERIOD TIMEGRP &quot;rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP (SLICE_X56Y105.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">dvi_rx0/dec_r/rawword_7</twSrc><twDest BELType="RAM">dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.964" src = "0.920">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_r/rawword_7</twSrc><twDest BELType='RAM'>dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y105.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_r/rawword_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y105.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/sdata&lt;9&gt;</twComp><twBEL>dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.133</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (SLICE_X56Y106.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">dvi_rx0/dec_r/rawword_2</twSrc><twDest BELType="RAM">dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.294</twTotPathDel><twClkSkew dest = "0.967" src = "0.920">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_r/rawword_2</twSrc><twDest BELType='RAM'>dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_r/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>dvi_rx0/dec_r/rawword&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y106.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/sdata&lt;5&gt;</twComp><twBEL>dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (SLICE_X48Y110.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/rawword_4</twSrc><twDest BELType="RAM">dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.304</twTotPathDel><twClkSkew dest = "0.973" src = "0.928">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/rawword_4</twSrc><twDest BELType='RAM'>dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx0/dec_g/rawword&lt;7&gt;</twComp><twBEL>dvi_rx0/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>dvi_rx0/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_rx0/dec_g/cbnd/sdata&lt;7&gt;</twComp><twBEL>dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx0/pclk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_rx0_pllclk1 = PERIOD TIMEGRP &quot;rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="116" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="tx0_pllclk0"/><twPinLimit anchorID="117" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="tx0_pclk"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="tx0_pclk"/></twPinLimitRpt></twConst><twConst anchorID="119" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk0&quot; TS_DVI_CLOCK0 * 10 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="120"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk0&quot; TS_DVI_CLOCK0 * 10 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 * 2 HIGH         50%;</twConstName><twItemCnt>1222</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>423</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.558</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_g/des_0/pdcounter_3 (SLICE_X56Y110.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twDest><twTotPathDel>4.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/ra&lt;2&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.555</twLogDel><twRouteDel>2.918</twRouteDel><twTotDel>4.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twDest><twTotPathDel>4.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/ra&lt;2&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>4.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew dest = "0.244" src = "0.253">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_rx0/dec_r/des_0/cal_data_sint</twComp><twBEL>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/des_0/inc_data_int</twComp><twBEL>dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>4.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_g/des_0/pdcounter_4 (SLICE_X56Y110.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/ra&lt;2&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.918</twRouteDel><twTotDel>4.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.547</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/ra&lt;2&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.573</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>4.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.027</twTotPathDel><twClkSkew dest = "0.244" src = "0.253">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_rx0/dec_r/des_0/cal_data_sint</twComp><twBEL>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/des_0/inc_data_int</twComp><twBEL>dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>4.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_g/des_0/pdcounter_0 (SLICE_X56Y110.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_0</twDest><twTotPathDel>4.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/ra&lt;2&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>2.918</twRouteDel><twTotDel>4.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.552</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_0</twDest><twTotPathDel>4.363</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx0/dec_r/cbnd/ra&lt;2&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.568</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>4.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">dvi_rx0/dec_g/des_0/pdcounter_0</twDest><twTotPathDel>4.022</twTotPathDel><twClkSkew dest = "0.244" src = "0.253">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_rx0/dec_r/des_0/cal_data_sint</twComp><twBEL>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>dvi_rx0/dec_g/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/des_0/inc_data_int</twComp><twBEL>dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout</twComp><twBEL>dvi_rx0/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>dvi_rx0/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx0/dec_g/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.458</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>4.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx0/pclkx2</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 * 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_g/flipgearx2 (SLICE_X50Y109.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">dvi_rx0/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx0/dec_g/flipgearx2</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "0.972" src = "0.927">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx0/dec_g/flipgearx2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X51Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/flipgear</twComp><twBEL>dvi_rx0/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y109.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>dvi_rx0/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>dvi_rx0/dec_g/raw5bit_q&lt;3&gt;</twComp><twBEL>dvi_rx0/dec_g/phsalgn_0/flipgear_rt</twBEL><twBEL>dvi_rx0/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_b/flipgearx2 (SLICE_X38Y107.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">dvi_rx0/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx0/dec_b/flipgearx2</twDest><twTotPathDel>0.601</twTotPathDel><twClkSkew dest = "0.970" src = "0.926">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx0/dec_b/flipgearx2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X36Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/flipgear</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>dvi_rx0/dec_b/flipgearx2</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/flipgear_rt</twBEL><twBEL>dvi_rx0/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.384</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>0.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx0/dec_b/bitslip_q (SLICE_X32Y105.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">dvi_rx0/dec_b/phsalgn_0/bitslip</twSrc><twDest BELType="FF">dvi_rx0/dec_b/bitslip_q</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.965" src = "0.923">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx0/dec_b/phsalgn_0/bitslip</twSrc><twDest BELType='FF'>dvi_rx0/dec_b/bitslip_q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X36Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/bitslip</twComp><twBEL>dvi_rx0/dec_b/phsalgn_0/bitslip</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>dvi_rx0/dec_b/phsalgn_0/bitslip</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>dvi_rx0/dec_b/bitslip_q</twComp><twBEL>dvi_rx0/dec_b/bitslip_q</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx0/pclkx2</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="146"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 * 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="147" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="dvi_rx0/pclkx2bufg/I0" logResource="dvi_rx0/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="dvi_rx0/pllclk2"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_rx0/dec_b/des_0/counter&lt;3&gt;/CLK" logResource="dvi_rx0/dec_b/des_0/counter_0/CK" locationPin="SLICE_X46Y90.CLK" clockNet="dvi_rx0/pclkx2"/><twPinLimit anchorID="149" type="MINHIGHPULSE" name="Trpw" slack="4.570" period="5.000" constraintValue="2.500" deviceLimit="0.215" physResource="dvi_rx0/dec_b/des_0/counter&lt;3&gt;/SR" logResource="dvi_rx0/dec_b/des_0/counter_0/SR" locationPin="SLICE_X46Y90.SR" clockNet="rx0_reset"/></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_rx1_pllclk1 = PERIOD TIMEGRP &quot;rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twConstName><twItemCnt>147595</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38752</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.924</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18 (SLICE_X17Y88.C2), 32 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_7</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twDest><twTotPathDel>9.784</twTotPathDel><twClkSkew dest = "0.560" src = "0.605">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_7</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y46.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/row_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>dvi_mux_0/row_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.128</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din&lt;19&gt;</twComp><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT101</twBEL><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>8.280</twRouteDel><twTotDel>9.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_5</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twDest><twTotPathDel>9.694</twTotPathDel><twClkSkew dest = "0.560" src = "0.600">0.040</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_5</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_mux_0/row_counter&lt;3&gt;</twComp><twBEL>dvi_mux_0/row_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>dvi_mux_0/row_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.128</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din&lt;19&gt;</twComp><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT101</twBEL><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>8.260</twRouteDel><twTotDel>9.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.186</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_21</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twDest><twTotPathDel>9.674</twTotPathDel><twClkSkew dest = "0.560" src = "0.605">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_21</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/row_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.128</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din&lt;19&gt;</twComp><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT101</twBEL><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>8.240</twRouteDel><twTotDel>9.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2 (SLICE_X5Y92.C1), 32 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_7</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twDest><twTotPathDel>9.737</twTotPathDel><twClkSkew dest = "0.570" src = "0.605">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_7</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y46.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/row_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>dvi_mux_0/row_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.739</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din&lt;22&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din&lt;3&gt;</twComp><twBEL>dvi_mux_0/generate_rows[18].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT171</twBEL><twBEL>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>8.233</twRouteDel><twTotDel>9.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_5</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twDest><twTotPathDel>9.647</twTotPathDel><twClkSkew dest = "0.570" src = "0.600">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_5</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_mux_0/row_counter&lt;3&gt;</twComp><twBEL>dvi_mux_0/row_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>dvi_mux_0/row_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.739</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din&lt;22&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din&lt;3&gt;</twComp><twBEL>dvi_mux_0/generate_rows[18].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT171</twBEL><twBEL>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>8.213</twRouteDel><twTotDel>9.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_21</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twDest><twTotPathDel>9.627</twTotPathDel><twClkSkew dest = "0.570" src = "0.605">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_21</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/row_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.739</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din&lt;22&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din&lt;3&gt;</twComp><twBEL>dvi_mux_0/generate_rows[18].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT171</twBEL><twBEL>dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>8.193</twRouteDel><twTotDel>9.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14 (SLICE_X16Y88.C3), 32 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_7</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twDest><twTotPathDel>9.690</twTotPathDel><twClkSkew dest = "0.560" src = "0.605">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_7</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y46.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/row_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>dvi_mux_0/row_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.128</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din&lt;15&gt;</twComp><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT61</twBEL><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>8.167</twRouteDel><twTotDel>9.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_5</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twDest><twTotPathDel>9.600</twTotPathDel><twClkSkew dest = "0.560" src = "0.600">0.040</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_5</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_mux_0/row_counter&lt;3&gt;</twComp><twBEL>dvi_mux_0/row_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>dvi_mux_0/row_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.128</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din&lt;15&gt;</twComp><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT61</twBEL><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>8.147</twRouteDel><twTotDel>9.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">dvi_mux_0/row_counter_21</twSrc><twDest BELType="FF">dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twDest><twTotPathDel>9.580</twTotPathDel><twClkSkew dest = "0.560" src = "0.605">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_mux_0/row_counter_21</twSrc><twDest BELType='FF'>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X25Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp><twBEL>dvi_mux_0/row_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_mux_0/row_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.128</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state</twComp><twBEL>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din&lt;15&gt;</twComp><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT61</twBEL><twBEL>dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>8.127</twRouteDel><twTotDel>9.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx1_pllclk1 = PERIOD TIMEGRP &quot;rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (SLICE_X48Y51.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_3</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.426</twTotPathDel><twClkSkew dest = "0.928" src = "0.882">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_3</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y51.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X48Y51.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew dest = "0.928" src = "0.882">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y51.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X48Y51.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_1</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.445</twTotPathDel><twClkSkew dest = "0.928" src = "0.882">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_1</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y51.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx1_pclk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_rx1_pllclk1 = PERIOD TIMEGRP &quot;rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="tx0_pllclk0"/><twPinLimit anchorID="177" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="tx0_pclk"/><twPinLimit anchorID="178" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="tx0_pclk"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;</twConstName><twItemCnt>1222</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>424</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.664</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/des_0/pdcounter_0 (SLICE_X57Y56.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.336</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_0</twDest><twTotPathDel>3.570</twTotPathDel><twClkSkew dest = "0.142" src = "0.151">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>1.929</twRouteDel><twTotDel>3.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.450</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_0</twDest><twTotPathDel>3.456</twTotPathDel><twClkSkew dest = "0.142" src = "0.151">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>3.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.645</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_0</twDest><twTotPathDel>3.253</twTotPathDel><twClkSkew dest = "0.142" src = "0.159">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y59.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd4</twComp><twBEL>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_rx1/dec_g/des_0/inc_data_int</twComp><twBEL>dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/des_0/rst_data (SLICE_X59Y57.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.337</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/enable</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/rst_data</twDest><twTotPathDel>3.543</twTotPathDel><twClkSkew dest = "0.568" src = "0.603">0.035</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/enable</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/rst_data</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_rx1/dec_g/des_0/cal_data_master</twComp><twBEL>dvi_rx1/dec_b/des_0/enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.830</twDelInfo><twComp>dvi_rx1/dec_b/des_0/enable</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_rx1/dec_g/des_0/rst_data</twComp><twBEL>dvi_rx1/dec_g/des_0/rst_data_rstpot1</twBEL><twBEL>dvi_rx1/dec_g/des_0/rst_data</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>3.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/des_0/pdcounter_4 (SLICE_X57Y56.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.359</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "0.142" src = "0.151">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>1.929</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.473</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.433</twTotPathDel><twClkSkew dest = "0.142" src = "0.151">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.564</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>3.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.668</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.230</twTotPathDel><twClkSkew dest = "0.142" src = "0.159">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y59.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd4</twComp><twBEL>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_rx1/dec_g/des_0/inc_data_int</twComp><twBEL>dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.549</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>3.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/flipgearx2 (SLICE_X47Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx1/dec_b/flipgearx2</twDest><twTotPathDel>0.568</twTotPathDel><twClkSkew dest = "0.919" src = "0.888">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X46Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/flipgear</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_rx1/dec_b/flipgearx2</twComp><twBEL>dvi_rx1/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/flipgearx2 (SLICE_X47Y57.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx1/dec_g/flipgearx2</twDest><twTotPathDel>0.612</twTotPathDel><twClkSkew dest = "0.919" src = "0.878">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/flipgearx2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx1_pclk</twSrcClk><twPathDel><twSite>SLICE_X46Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/flipgear</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>dvi_rx1/dec_b/flipgearx2</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/flipgear_rt</twBEL><twBEL>dvi_rx1/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/toggle (SLICE_X46Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/toggle</twSrc><twDest BELType="FF">dvi_rx1/dec_r/toggle</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/toggle</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_r/toggle</twComp><twBEL>dvi_rx1/dec_r/toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>dvi_rx1/dec_r/toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>dvi_rx1/dec_r/toggle</twComp><twBEL>dvi_rx1/dec_r/toggle_INV_54_o1_INV_0</twBEL><twBEL>dvi_rx1/dec_r/toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="202"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="203" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="dvi_rx1/pclkx2bufg/I0" logResource="dvi_rx1/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="dvi_rx1/pllclk2"/><twPinLimit anchorID="204" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_rx1/dec_r/toggle/CLK" logResource="dvi_rx1/dec_r/toggle/CK" locationPin="SLICE_X46Y57.CLK" clockNet="dvi_rx1/pclkx2"/><twPinLimit anchorID="205" type="MINHIGHPULSE" name="Trpw" slack="4.570" period="5.000" constraintValue="2.500" deviceLimit="0.215" physResource="dvi_rx1/dec_r/toggle/SR" logResource="dvi_rx1/dec_r/toggle/SR" locationPin="SLICE_X46Y57.SR" clockNet="rx1_reset"/></twPinLimitRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_tx0_pllclk0 = PERIOD TIMEGRP &quot;tx0_pllclk0&quot; TS_rx0_pllclk1 * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="207"><twPinLimitBanner>Component Switching Limit Checks: TS_tx0_pllclk0 = PERIOD TIMEGRP &quot;tx0_pllclk0&quot; TS_rx0_pllclk1 * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_tx0_pllclk2 = PERIOD TIMEGRP &quot;tx0_pllclk2&quot; TS_rx0_pllclk1 * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_tx0_pllclk2 = PERIOD TIMEGRP &quot;tx0_pllclk2&quot; TS_rx0_pllclk1 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="tx0_pclkx2_buf/I0" logResource="tx0_pclkx2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="tx0_pllclk2"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_tx0/toggle/CLK" logResource="dvi_tx0/toggle/CK" locationPin="SLICE_X8Y108.CLK" clockNet="tx0_pclkx2"/><twPinLimit anchorID="212" type="MINHIGHPULSE" name="Trpw" slack="4.570" period="5.000" constraintValue="2.500" deviceLimit="0.215" physResource="dvi_tx0/toggle/SR" logResource="dvi_tx0/toggle/SR" locationPin="SLICE_X8Y108.SR" clockNet="tx0_reset"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_tx0_pllclk0_0 = PERIOD TIMEGRP &quot;tx0_pllclk0_0&quot; TS_rx1_pllclk1 * 10 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="214"><twPinLimitBanner>Component Switching Limit Checks: TS_tx0_pllclk0_0 = PERIOD TIMEGRP &quot;tx0_pllclk0_0&quot; TS_rx1_pllclk1 * 10 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="215" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_tx0_pllclk2_0 = PERIOD TIMEGRP &quot;tx0_pllclk2_0&quot; TS_rx1_pllclk1 * 2 HIGH 50%;</twConstName><twItemCnt>119</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>119</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.211</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db12 (SLICE_X6Y107.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.789</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db12</twDest><twTotPathDel>3.936</twTotPathDel><twClkSkew dest = "0.237" src = "0.255">0.018</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_tx0/pixel2x/sync</twComp><twBEL>dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db12</twBEL></twPathDel><twLogDel>0.778</twLogDel><twRouteDel>3.158</twRouteDel><twTotDel>3.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.795</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fd_out4</twSrc><twDest BELType="FF">dvi_tx0/oserdes0/oserdes_m</twDest><twTotPathDel>3.964</twTotPathDel><twClkSkew dest = "0.496" src = "0.480">-0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fd_out4</twSrc><twDest BELType='FF'>dvi_tx0/oserdes0/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X11Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx0/n0011&lt;4&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_out4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.597</twDelInfo><twComp>dvi_tx0/n0011&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>dvi_tx0/oserdes0/oserdes_m</twComp><twBEL>dvi_tx0/oserdes0/oserdes_m</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>3.597</twRouteDel><twTotDel>3.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.821</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fd_out9</twSrc><twDest BELType="FF">dvi_tx0/oserdes1/oserdes_m</twDest><twTotPathDel>3.930</twTotPathDel><twClkSkew dest = "0.496" src = "0.488">-0.008</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.509" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fd_out9</twSrc><twDest BELType='FF'>dvi_tx0/oserdes1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y107.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_tx0/n0011&lt;14&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_out9</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>dvi_tx0/n0011&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>dvi_tx0/oserdes1/oserdes_m</twComp><twBEL>dvi_tx0/oserdes1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>3.493</twRouteDel><twTotDel>3.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tx0_pllclk2_0 = PERIOD TIMEGRP &quot;tx0_pllclk2_0&quot; TS_rx1_pllclk1 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">dvi_tx0/tmdsclkint_0</twSrc><twDest BELType="FF">dvi_tx0/clkout/oserdes_s</twDest><twTotPathDel>0.232</twTotPathDel><twClkSkew dest = "0.520" src = "0.467">-0.053</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/tmdsclkint_0</twSrc><twDest BELType='FF'>dvi_tx0/clkout/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X9Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>dvi_tx0/tmdsclkint&lt;0&gt;</twComp><twBEL>dvi_tx0/tmdsclkint_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.186</twDelInfo><twComp>dvi_tx0/tmdsclkint&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.322</twDelInfo><twComp>dvi_tx0/clkout/oserdes_s</twComp><twBEL>dvi_tx0/clkout/oserdes_s</twBEL></twPathDel><twLogDel>-0.954</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>-411.2</twPctLog><twPctRoute>511.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/pixel2x/fd_db29 (SLICE_X22Y108.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">dvi_tx0/pixel2x/fd_db29</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew dest = "0.041" src = "0.040">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>dvi_tx0/pixel2x/fd_db29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dvi_tx0/pixel2x/sync</twComp><twBEL>dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y108.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>dvi_tx0/pixel2x/db&lt;29&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_db29</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">dvi_tx0/pixel2x/fd_out10</twSrc><twDest BELType="FF">dvi_tx0/oserdes2/oserdes_s</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.521" src = "0.462">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx0/pixel2x/fd_out10</twSrc><twDest BELType='FF'>dvi_tx0/oserdes2/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X27Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>dvi_tx0/n0011&lt;10&gt;</twComp><twBEL>dvi_tx0/pixel2x/fd_out10</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>dvi_tx0/n0011&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.313</twDelInfo><twComp>dvi_tx0/oserdes2/oserdes_s</twComp><twBEL>dvi_tx0/oserdes2/oserdes_s</twBEL></twPathDel><twLogDel>-0.945</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx0_pclkx2</twDestClk><twPctLog>-276.3</twPctLog><twPctRoute>376.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="228"><twPinLimitBanner>Component Switching Limit Checks: TS_tx0_pllclk2_0 = PERIOD TIMEGRP &quot;tx0_pllclk2_0&quot; TS_rx1_pllclk1 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="229" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="tx0_pclkx2_buf/I0" logResource="tx0_pclkx2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="tx0_pllclk2"/><twPinLimit anchorID="230" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_tx0/toggle/CLK" logResource="dvi_tx0/toggle/CK" locationPin="SLICE_X8Y108.CLK" clockNet="tx0_pclkx2"/><twPinLimit anchorID="231" type="MINHIGHPULSE" name="Trpw" slack="4.570" period="5.000" constraintValue="2.500" deviceLimit="0.215" physResource="dvi_tx0/toggle/SR" logResource="dvi_tx0/toggle/SR" locationPin="SLICE_X8Y108.SR" clockNet="tx0_reset"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="232"><twConstRollup name="clk100_IBUFG" fullName="NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.084" actualRollup="0.873" errors="0" errorRollup="0" items="400" itemsRollup="4"/><twConstRollup name="clk25m" fullName="PERIOD analysis for net &quot;clk25m&quot; derived from  NET &quot;clk100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 20 nS  " type="child" depth="1" requirement="50.000" prefType="period" actual="4.365" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="233"><twConstRollup name="TS_DVI_CLOCK0" fullName="TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.116" errors="0" errorRollup="0" items="0" itemsRollup="3633"/><twConstRollup name="TS_ramdo_0" fullName="TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.751" actualRollup="N/A" errors="0" errorRollup="0" items="30" itemsRollup="0"/><twConstRollup name="TS_ramra_0" fullName="TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.775" actualRollup="N/A" errors="0" errorRollup="0" items="120" itemsRollup="0"/><twConstRollup name="TS_rx0_pllclk1" fullName="TS_rx0_pllclk1 = PERIOD TIMEGRP &quot;rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.176" actualRollup="3.460" errors="0" errorRollup="0" items="2261" itemsRollup="0"/><twConstRollup name="TS_tx0_pllclk0" fullName="TS_tx0_pllclk0 = PERIOD TIMEGRP &quot;tx0_pllclk0&quot; TS_rx0_pllclk1 * 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_tx0_pllclk2" fullName="TS_tx0_pllclk2 = PERIOD TIMEGRP &quot;tx0_pllclk2&quot; TS_rx0_pllclk1 * 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_rx0_pllclk0" fullName="TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk0&quot; TS_DVI_CLOCK0 * 10 HIGH         50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_rx0_pllclk2" fullName="TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 * 2 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.558" actualRollup="N/A" errors="0" errorRollup="0" items="1222" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="234"><twConstRollup name="TS_DVI_CLOCK1" fullName="TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.924" errors="0" errorRollup="0" items="0" itemsRollup="148936"/><twConstRollup name="TS_rx1_pllclk1" fullName="TS_rx1_pllclk1 = PERIOD TIMEGRP &quot;rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.924" actualRollup="8.422" errors="0" errorRollup="0" items="147595" itemsRollup="119"/><twConstRollup name="TS_tx0_pllclk0_0" fullName="TS_tx0_pllclk0_0 = PERIOD TIMEGRP &quot;tx0_pllclk0_0&quot; TS_rx1_pllclk1 * 10 HIGH         50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_tx0_pllclk2_0" fullName="TS_tx0_pllclk2_0 = PERIOD TIMEGRP &quot;tx0_pllclk2_0&quot; TS_rx1_pllclk1 * 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.211" actualRollup="N/A" errors="0" errorRollup="0" items="119" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk0" fullName="TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk2" fullName="TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="3.664" actualRollup="N/A" errors="0" errorRollup="0" items="1222" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="235">0</twUnmetConstCnt><twDataSheet anchorID="236" twNameLen="15"><twClk2SUList anchorID="237" twDestWidth="12"><twDest>RX0_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.461</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.461</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="238" twDestWidth="12"><twDest>RX0_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.461</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.461</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="239" twDestWidth="12"><twDest>RX1_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.924</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.924</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="240" twDestWidth="12"><twDest>RX1_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>7.775</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.924</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.924</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="241" twDestWidth="6"><twDest>clk100</twDest><twClk2SU><twSrc>clk100</twSrc><twRiseRise>4.365</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="242"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>152973</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>46636</twConnCnt></twConstCov><twStats anchorID="243"><twMinPer>9.924</twMinPer><twFootnote number="1" /><twMaxFreq>100.766</twMaxFreq><twMaxFromToDel>7.775</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 11 11:29:45 2013 </twTimestamp></twFoot><twClientInfo anchorID="244"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 497 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
