
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.059817                       # Number of seconds simulated
sim_ticks                                 59817056500                       # Number of ticks simulated
final_tick                               15573312645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86172                       # Simulator instruction rate (inst/s)
host_op_rate                                   112445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51545592                       # Simulator tick rate (ticks/s)
host_mem_usage                                2439448                       # Number of bytes of host memory used
host_seconds                                  1160.47                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     130488355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2752                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99692160                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99694912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2752                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34566016                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34566016                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 43                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557690                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          540094                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               540094                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                46007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1666617614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1666663621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           46007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         577862202                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              577862202                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         577862202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               46007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1666617614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2244525823                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1553638                       # number of replacements
system.l2.tagsinuse                       4019.892964                       # Cycle average of tags in use
system.l2.total_refs                           304694                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1557734                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.195601                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15561366604500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2480.609140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.340986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1538.942838                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.605617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.375718                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.981419                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                  378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     378                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542391                       # number of Writeback hits
system.l2.Writeback_hits::total                542391                       # number of Writeback hits
system.l2.demand_hits::cpu.data                   378                       # number of demand (read+write) hits
system.l2.demand_hits::total                      378                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                  378                       # number of overall hits
system.l2.overall_hits::total                     378                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 43                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319617                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319660                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557691                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557734                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 43                       # number of overall misses
system.l2.overall_misses::cpu.data            1557691                       # number of overall misses
system.l2.overall_misses::total               1557734                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      2354000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  72771351500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     72773705500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  13008060000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13008060000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       2354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   85779411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85781765500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      2354000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  85779411500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85781765500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1319995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320038                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542391                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                43                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1558069                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1558112                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               43                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1558069                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1558112                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999714                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999757                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999757                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54744.186047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55145.812383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55145.799297                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54638.725774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54638.725774                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54744.186047                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55068.310403                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55068.301456                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54744.186047                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55068.310403                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55068.301456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               540094                       # number of writebacks
system.l2.writebacks::total                    540094                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319660                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557734                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1828500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  56627216500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  56629045000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10122903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10122903500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  66750120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66751948500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  66750120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66751948500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999714                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999757                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42523.255814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42911.857380                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42911.844718                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42519.987483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42519.987483                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42523.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42851.964863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42851.955790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42523.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42851.964863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42851.955790                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3597224                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3597224                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               175                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2697408                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2697301                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.996033                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        119634113                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9404524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103645902                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3597224                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2697301                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22189375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  624084                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               77474357                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9328478                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    59                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          109590874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.230338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.750808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 89509536     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   420187      0.38%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1747069      1.59%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   509345      0.46%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   908842      0.83%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   657406      0.60%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1054983      0.96%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2128913      1.94%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12654593     11.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            109590874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.030069                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.866357                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17600923                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              71389929                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  16298847                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3778553                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 522618                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              134824258                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 522618                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20959257                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                49497599                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16222253                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              22389143                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              134591069                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2056978                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11276500                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               7617452                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           152296001                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             340585230                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         73063805                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         267521425                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157075                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4138801                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  48398635                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27153832                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5986474                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            942438                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           814068                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  134487834                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130986010                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            796030                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3999394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     10476374                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     109590874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.195227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.285196                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37210305     33.95%     33.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41456365     37.83%     71.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14971124     13.66%     85.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7693040      7.02%     92.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6091411      5.56%     98.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1379881      1.26%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              278008      0.25%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              510740      0.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       109590874                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3430849      6.92%      6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              46062327     92.97%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50224      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                31      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38472991     29.37%     29.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60312030     46.04%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26428775     20.18%     95.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5772183      4.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130986010                       # Type of FU issued
system.cpu.iq.rate                           1.094888                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    49543400                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.378234                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          193982377                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          40878643                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40423404                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           227919944                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           97608603                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90269731                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               43885491                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               136643888                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                8                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       986926                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       214330                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        174046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 522618                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                20268070                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                346435                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           134487834                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3867                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27153832                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5986474                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 155303                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             35                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          155                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  190                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             130880136                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26354127                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            105871                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32126298                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3587328                       # Number of branches executed
system.cpu.iew.exec_stores                    5772171                       # Number of stores executed
system.cpu.iew.exec_rate                     1.094003                       # Inst execution rate
system.cpu.iew.wb_sent                      130693170                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130693135                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 104235977                       # num instructions producing a value
system.cpu.iew.wb_consumers                 173150135                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.092440                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.601998                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         3999400                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               175                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    109068256                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.196392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.149756                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     65688239     60.23%     60.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17716998     16.24%     76.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8535959      7.83%     84.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4002974      3.67%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3569026      3.27%     91.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       826760      0.76%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2041658      1.87%     93.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       462471      0.42%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6224171      5.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    109068256                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              130488355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939032                       # Number of memory references committed
system.cpu.commit.loads                      26166894                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570673                       # Number of branches committed
system.cpu.commit.fp_insts                   90269429                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176440                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6224171                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    237331840                       # The number of ROB reads
system.cpu.rob.rob_writes                   269498214                       # The number of ROB writes
system.cpu.timesIdled                          374583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        10043239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     130488355                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.196341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.196341                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.835882                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.835882                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                123627740                       # number of integer regfile reads
system.cpu.int_regfile_writes                63515397                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167062666                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84952968                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39673031                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 28.750867                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9328429                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     43                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               216940.209302                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      28.750867                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.056154                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.056154                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9328429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9328429                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9328429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9328429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9328429                       # number of overall hits
system.cpu.icache.overall_hits::total         9328429                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total            49                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      2717500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2717500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      2717500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2717500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      2717500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2717500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9328478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9328478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9328478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9328478                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9328478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9328478                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55459.183673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55459.183673                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55459.183673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55459.183673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55459.183673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55459.183673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      2398000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2398000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      2398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      2398000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2398000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55767.441860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55767.441860                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55767.441860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55767.441860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55767.441860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55767.441860                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1557556                       # number of replacements
system.cpu.dcache.tagsinuse                511.636434                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 26317591                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1558068                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  16.891170                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513605712000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.636434                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999290                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999290                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20783530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20783530                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5534061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5534061                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26317591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26317591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26317591                       # number of overall hits
system.cpu.dcache.overall_hits::total        26317591                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5396544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5396544                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238074                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5634618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5634618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5634618                       # number of overall misses
system.cpu.dcache.overall_misses::total       5634618                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 238163088000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 238163088000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13722282500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13722282500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 251885370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 251885370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 251885370500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 251885370500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26180074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26180074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31952209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31952209                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31952209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31952209                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.206132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.206132                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.176345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.176345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.176345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.176345                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44132.520369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44132.520369                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57638.727875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57638.727875                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44703.184936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44703.184936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44703.184936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44703.184936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2235063                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106410                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.004257                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542391                       # number of writebacks
system.cpu.dcache.writebacks::total            542391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      4076549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4076549                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      4076549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4076549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      4076549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4076549                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1319995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1319995                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1558069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1558069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1558069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1558069                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  74156395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74156395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  13246134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13246134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  87402529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87402529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  87402529500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87402529500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048762                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56179.299922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56179.299922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55638.727875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55638.727875                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56096.700146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56096.700146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56096.700146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56096.700146                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
