
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1

# Written on Thu Jun 17 16:23:01 2021

##### DESIGN INFO #######################################################

Top View:                "HelloWorld_Top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                  Ending                                                                    |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    System                                                                    |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                                    HelloWorld_Top|sys_clk                                                    |     26.316           |     No paths         |     No paths         |     26.316                           
System                                                                    cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     |     10.000           |     No paths         |     10.000           |     No paths                         
HelloWorld_Top|sys_clk                                                    System                                                                    |     26.316           |     No paths         |     26.316           |     No paths                         
HelloWorld_Top|sys_clk                                                    HelloWorld_Top|sys_clk                                                    |     26.316           |     No paths         |     No paths         |     No paths                         
HelloWorld_Top|sys_clk                                                    cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            System                                                                    |     No paths         |     No paths         |     No paths         |     10.000                           
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            HelloWorld_Top|sys_clk                                                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            |     10.000           |     No paths         |     5.000            |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     System                                                                    |     10.000           |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            |     No paths         |     No paths         |     No paths         |     Diff grp                         
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     |     10.000           |     10.000           |     5.000            |     5.000                            
===============================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:debug_o
p:led_ctl_o
p:led_o[0] (bidir end point)
p:led_o[0] (bidir start point)
p:led_o[1] (bidir end point)
p:led_o[1] (bidir start point)
p:led_o[2] (bidir end point)
p:led_o[2] (bidir start point)
p:led_o[3] (bidir end point)
p:led_o[3] (bidir start point)
p:led_o[4] (bidir end point)
p:led_o[4] (bidir start point)
p:led_o[5] (bidir end point)
p:led_o[5] (bidir start point)
p:led_o[6] (bidir end point)
p:led_o[6] (bidir start point)
p:led_o[7] (bidir end point)
p:led_o[7] (bidir start point)
p:rstn_i
p:rxd_i
p:txd_o


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
