<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1673260453">
  <File Type="PA-TCL" Name="main_design_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="main_design_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="main_design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="main_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="main_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="main_design_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0_S00_AXI.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0_S00_AXI.vhd"/>
        <Attr Name="ImportTime" Val="1619678576"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/zynq/LGI_AXIwithDMD256256/LGI_AXIwithDMD256256.srcs/sources_1/imports/new/fifo.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LGI_AXIwithDMD256256/LGI_AXIwithDMD256256.srcs/sources_1/imports/new/fifo.vhd"/>
        <Attr Name="ImportTime" Val="1622363028"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/ram.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0.vhd"/>
        <Attr Name="ImportTime" Val="1619678576"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/main_design/main_design.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/main_design/hdl/main_design_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="main_design_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="main_design_zynq_ultra_ps_e_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="main_design_rst_ps8_0_250M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="main_design_AXI_LITE_source_v1_0_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_vip_0_1"/>
</GenRun>
