// This code snippet is written in VERILOG
module full_adder(
  input a, b, cin, // inputs for the full adder
  output sum, cout // outputs for the full adder
  );
  
  // internal wires declared for the full adder
  wire aandb, axorb, aandbxorcin;
  
  // internal gates instantiated and connected
  assign aandb = a & b; // and gate for a and b input
  assign axorb = a ^ b; // xor gate for a and b input
  assign aandbxorcin = aandb ^ cin; // xor gate for aandb and cin
  
  // sum and cout output assigned using structural modeling
  assign sum = axorb ^ cin; // xor of axorb and cin for sum output
  assign cout = aandb | aandbxorcin; // or of aandb and aandbxorcin for cout output
  
endmodule