// Seed: 843821992
module module_0;
  always id_1 <= id_1 & id_1;
  parameter id_2 = 1'd0;
  wire id_3 = $display;
  assign id_1 = 1;
  always $display();
  assign id_1 = 1 < -1;
  wire id_4;
  supply1 id_5 = -1;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  supply1 id_3, id_4;
  supply1 id_5;
  wire id_6;
  tri1 id_7;
  assign id_3 = 1'b0;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
  assign id_6 = id_7;
  logic [7:0] id_10, id_11, id_12;
  assign (highz1, pull0) id_5 = id_7 & id_10[-1];
endmodule
