// Auto-generated at 2026-07-31 14:14:42.908026 by ops-translator
#include <kernel_outerloop_0_1.hpp>
#include <ops_hls_kernel_support.h>

/*static void kernel_outerloop_0_dataflow_region_cascaded(const unsigned short
slr_region, const ops::hls::StencilConfigCoreSingleTile stencilConfig,
    ::hls::stream<ap_uint<axis_data_width>> arg0_arg1_streams[iter_par_factor_1
+ 1]
)
{
#pragma HLS INLINE

    constexpr unsigned short PEId_offset = 16;
        ::hls::stream<ap_uint<axis_data_width>>
node2_1_to_node3_0[iter_par_factor_1]; #pragma HLS STREAM variable =
node2_1_to_node3_0 #pragma HLS ARRAY_PARTITION variable = node2_1_to_node3_0


    for (int i = 0; i < iter_par_factor_1; i++)
    {
#pragma HLS UNROLL factor=iter_par_factor_1
            kernel_poisson_kernel_stencil_PE(
            None, i,
            stencilConfig,
            arg0_arg1_streams[i],
            arg0_arg1_streams[i+1]
    );

    }
}*/

static void kernel_outerloop_0_dataflow_region(
    const unsigned short slr_region,
    const ops::hls::StencilConfigCoreSingleTile &stencilConfig,
    const unsigned int num_pkts,
    hls::stream<ap_axiu<axis_data_width, 0, 0, 0>> &arg0_axis_in,
    hls::stream<ap_axiu<axis_data_width, 0, 0, 0>> &arg1_axis_out) {
#pragma HLS DATAFLOW
  ::hls::stream<ap_uint<axis_data_width>>
      arg0_arg1_streams[iter_par_factor_1 + 1];
#pragma HLS ARRAY_PARTITION variable = arg0_arg1_streams complete

#pragma HLS STREAM variable = arg0_arg1_streams depth = 10

  ::hls::stream<ap_uint<axis_data_width>> node2_1_to_node3_0[iter_par_factor_1];
#pragma HLS STREAM variable = node2_1_to_node3_0
#pragma HLS ARRAY_PARTITION variable = node2_1_to_node3_0

  ops::hls::axis2stream<axis_data_width>(arg0_axis_in, arg0_arg1_streams[0],
                                         num_pkts);

  /*    kernel_outerloop_0_dataflow_region_cascaded(slr_region, stencilConfig,
  arg0_arg1_streams); */

  kernel_poisson_kernel_stencil_PE(16, 0, stencilConfig, arg0_arg1_streams[0],
                                   arg0_arg1_streams[0 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 1, stencilConfig, arg0_arg1_streams[1],
                                   arg0_arg1_streams[1 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 2, stencilConfig, arg0_arg1_streams[2],
                                   arg0_arg1_streams[2 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 3, stencilConfig, arg0_arg1_streams[3],
                                   arg0_arg1_streams[3 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 4, stencilConfig, arg0_arg1_streams[4],
                                   arg0_arg1_streams[4 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 5, stencilConfig, arg0_arg1_streams[5],
                                   arg0_arg1_streams[5 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 6, stencilConfig, arg0_arg1_streams[6],
                                   arg0_arg1_streams[6 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 7, stencilConfig, arg0_arg1_streams[7],
                                   arg0_arg1_streams[7 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 8, stencilConfig, arg0_arg1_streams[8],
                                   arg0_arg1_streams[8 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 9, stencilConfig, arg0_arg1_streams[9],
                                   arg0_arg1_streams[9 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 10, stencilConfig, arg0_arg1_streams[10],
                                   arg0_arg1_streams[10 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 11, stencilConfig, arg0_arg1_streams[11],
                                   arg0_arg1_streams[11 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 12, stencilConfig, arg0_arg1_streams[12],
                                   arg0_arg1_streams[12 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 13, stencilConfig, arg0_arg1_streams[13],
                                   arg0_arg1_streams[13 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 14, stencilConfig, arg0_arg1_streams[14],
                                   arg0_arg1_streams[14 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 15, stencilConfig, arg0_arg1_streams[15],
                                   arg0_arg1_streams[15 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 16, stencilConfig, arg0_arg1_streams[16],
                                   arg0_arg1_streams[16 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 17, stencilConfig, arg0_arg1_streams[17],
                                   arg0_arg1_streams[17 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 18, stencilConfig, arg0_arg1_streams[18],
                                   arg0_arg1_streams[18 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 19, stencilConfig, arg0_arg1_streams[19],
                                   arg0_arg1_streams[19 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 20, stencilConfig, arg0_arg1_streams[20],
                                   arg0_arg1_streams[20 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 21, stencilConfig, arg0_arg1_streams[21],
                                   arg0_arg1_streams[21 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 22, stencilConfig, arg0_arg1_streams[22],
                                   arg0_arg1_streams[22 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 23, stencilConfig, arg0_arg1_streams[23],
                                   arg0_arg1_streams[23 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 24, stencilConfig, arg0_arg1_streams[24],
                                   arg0_arg1_streams[24 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 25, stencilConfig, arg0_arg1_streams[25],
                                   arg0_arg1_streams[25 + 1]);

  kernel_poisson_kernel_stencil_PE(16, 26, stencilConfig, arg0_arg1_streams[26],
                                   arg0_arg1_streams[26 + 1]);

  ops::hls::stream2axis<axis_data_width>(arg0_arg1_streams[iter_par_factor_1],
                                         arg1_axis_out, num_pkts);
}

static void kernel_outerloop_0_main_region(
    const unsigned short slr_region, const unsigned int outer_itr,
    const ops::hls::StencilConfigCoreTiled &stencilConfig,
    hls::stream<ap_axiu<axis_data_width, 0, 0, 0>> &arg0_axis_in,
    hls::stream<ap_axiu<axis_data_width, 0, 0, 0>> &arg1_axis_out) {
  const unsigned short total_tiles =
      stencilConfig.tile_count[0] * stencilConfig.tile_count[1];
  unsigned short tile_x = 0;
  const unsigned short y_diff = stencilConfig.outer_loop_limit - 1;

  for (unsigned int i = 0; i < outer_itr; i++) {
    for (unsigned short tile_id = 0; tile_id < total_tiles; tile_id++) {
      // #pragma HLS PIPELINE
      if (tile_id > 0) {
        tile_x++;
        if (tile_x >= stencilConfig.tile_count[0]) {
          tile_x = 0;
        }
      }

      const unsigned short tile_size_x =
          tile_x == (stencilConfig.tile_count[0] - 1)
              ? stencilConfig.last_tile_size[0]
              : stencilConfig.tile_size[0];
      const unsigned int num_pkts = tile_size_x * y_diff;

#ifdef DEBUG_LOG
      printf("[KERNEL_DEBUG]|%s| \n===============================\n",
             __func__);
      printf("[KERNEL_DEBUG]|%s| tile_size_x: %d\n", __func__, tile_size_x);
      printf("[KERNEL_DEBUG]|%s| ===============================\n", __func__);
#endif
      // const ops::hls::StencilConfigCoreSingleTile tileConfig =
      // ops::hls::stencilConfigCoreSingleTileGen2D(stencilConfig, tile_x//);
      ops::hls::StencilConfigCoreSingleTile tileConfig;
      tileConfig.dim = stencilConfig.dim;
      const bool is_last_tile_x = (tile_x == stencilConfig.tile_count[0] - 1);
      tileConfig.tile_size[0] = tile_size_x;
      tileConfig.tile_size[1] = stencilConfig.grid_size[1];
      tileConfig.tile_size[2] = stencilConfig.grid_size[2];
      tileConfig.outer_loop_limit = stencilConfig.outer_loop_limit;
      // tileConfig.is_tiled[0] = stencilConfig.tile_count[0] > 1;
      // tileConfig.is_tiled[1] = stencilConfig.tile_count[1] > 1;
      tileConfig.is_first[0] = tile_x == 0;
      tileConfig.is_first[1] = true;
      tileConfig.is_last[0] = is_last_tile_x;
      tileConfig.is_last[1] = true;
      tileConfig.last_tile_upper_limit_x =
          stencilConfig.last_tile_upper_limit_x;
      tileConfig.line_diff = tile_size_x - 1;
      tileConfig.plane_diff = 0;

#ifdef DEBUG_LOG
      printf("[KERNEL_DEBUG]|%s| \n=== StencilConfigCoreSingleTile ======\n",
             __func__);
      printf("[KERNEL_DEBUG]|%s| tile_size: (%d, %d, %d)\n", __func__,
             tileConfig.tile_size[0], tileConfig.tile_size[1],
             tileConfig.tile_size[2]);
      printf("[KERNEL_DEBUG]|%s| dim: %d\n", __func__, tileConfig.dim);
      printf("[KERNEL_DEBUG]|%s| outer_loop_limit: %d\n", __func__,
             tileConfig.outer_loop_limit);
      printf("[KERNEL_DEBUG]|%s| last_tile_upper_limit_x: %d\n", __func__,
             tileConfig.last_tile_upper_limit_x);
      printf("[KERNEL_DEBUG]|%s| is_first: (%d,%d) \n", __func__,
             tileConfig.is_first[0], tileConfig.is_first[1]);
      printf("[KERNEL_DEBUG]|%s| is_last: (%d,%d) \n", __func__,
             tileConfig.is_last[0], tileConfig.is_last[1]);
      printf("[KERNEL_DEBUG]|%s| ===============================\n", __func__);
#endif

      kernel_outerloop_0_dataflow_region(slr_region, tileConfig, num_pkts,
                                         arg0_axis_in, arg1_axis_out);
    }
    tile_x = 0;
  }
}
extern "C" void kernel_outerloop_0_1(
    const unsigned short slr_region, const unsigned int outer_itr,
    const unsigned short stencilConfig_grid_size_0,
    const unsigned short stencilConfig_grid_size_1,
    const unsigned short stencilConfig_dim,
    const unsigned int stencilConfig_total_itr,
#ifndef OPS_TILING
    const unsigned short stencilConfig_lower_limit_0,
    const unsigned short stencilConfig_lower_limit_1,
    const unsigned short stencilConfig_upper_limit_0,
    const unsigned short stencilConfig_upper_limit_1,
#endif
    const unsigned short stencilConfig_outer_loop_limit,
#ifndef OPS_TILING
    const unsigned short stencilConfig_batch_size,
#else
    const unsigned short tile_size_x, const unsigned short last_tile_size_x,
    const unsigned short tile_count_x, const unsigned int total_xblocks,
    const unsigned short last_tile_upper_limit_x,
#endif
    // u
    hls::stream<ap_axiu<axis_data_width, 0, 0, 0>> &arg0_axis_in,
    // u2
    hls::stream<ap_axiu<axis_data_width, 0, 0, 0>> &arg1_axis_out)

{
#pragma HLS INTERFACE s_axilite port = slr_region bundle = control
#pragma HLS INTERFACE s_axilite port = outer_itr bundle = control

#pragma HLS INTERFACE s_axilite port = stencilConfig_grid_size_0 bundle =      \
    control

#pragma HLS INTERFACE s_axilite port = stencilConfig_grid_size_1 bundle =      \
    control

#pragma HLS INTERFACE s_axilite port = stencilConfig_dim bundle = control
#pragma HLS INTERFACE s_axilite port = stencilConfig_total_itr bundle = control

#ifndef OPS_TILING
#pragma HLS INTERFACE s_axilite port = stencilConfig_lower_limit_0 bundle =    \
    control

#pragma HLS INTERFACE s_axilite port = stencilConfig_lower_limit_1 bundle =    \
    control

#pragma HLS INTERFACE s_axilite port = stencilConfig_upper_limit_0 bundle =    \
    control

#pragma HLS INTERFACE s_axilite port = stencilConfig_upper_limit_1 bundle =    \
    control

#endif
#pragma HLS INTERFACE s_axilite port = stencilConfig_outer_loop_limit bundle = \
    control
#ifndef OPS_TILING
#pragma HLS INTERFACE s_axilite port = stencilConfig_batch_size bundle = control
#else

#pragma HLS INTERFACE s_axilite port = tile_size_x bundle = control
#pragma HLS INTERFACE s_axilite port = last_tile_size_x bundle = control
#pragma HLS INTERFACE s_axilite port = tile_count_x bundle = control
#pragma HLS INTERFACE s_axilite port = total_xblocks bundle = control
#pragma HLS INTERFACE s_axilite port = last_tile_upper_limit_x bundle = control

#endif

#pragma HLS INTERFACE axis port = arg0_axis_in register
#pragma HLS INTERFACE axis port = arg1_axis_out register

#pragma HLS INTERFACE ap_ctrl_chain port = return
#pragma HLS INTERFACE s_axilite port = return bundle = control

  ops::hls::StencilConfigCoreTiled stencilConfig;

  stencilConfig.dim = stencilConfig_dim;
  stencilConfig.grid_size[0] = stencilConfig_grid_size_0;
  stencilConfig.grid_size[1] = stencilConfig_grid_size_1;
  stencilConfig.outer_loop_limit = stencilConfig_outer_loop_limit;
  stencilConfig.tiling_dim = 1;
  stencilConfig.tile_size[0] = tile_size_x;
  stencilConfig.tile_size[1] = 1;
  stencilConfig.last_tile_size[0] = last_tile_size_x;
  stencilConfig.last_tile_size[1] = 1;
  stencilConfig.tile_count[0] = tile_count_x;
  stencilConfig.tile_count[1] = 1;
  stencilConfig.last_tile_upper_limit_x = last_tile_upper_limit_x;
  // constexpr unsigned short num_of_pkts_per_beat = mem_data_width /
  // axis_data_width; constexpr unsigned short bytes_per_pkt =
  // sizeof(stencil_type) * vector_factor;
  const unsigned int num_beats = total_xblocks;
  const unsigned int num_pkts = num_beats * num_of_pkts_per_beat;
  // const unsigned int total_bytes = num_pkts * bytes_per_pkt;

#ifdef DEBUG_LOG
  printf("[KERNEL_DEBUG]|%s| num_beats: %d, num_pkts: %d\n", __func__,
         num_beats, num_pkts);

  printf(
      "[KERNEL_DEBUG]|%s| stencilConfig: dim: %hu, grid_size:(%d,%d,%d), outer_loop_limit: %d, tiling_dim: %hu, tile_size:(%d,%d),\
        last_tile_size:(%d,%d), tile_count:(%d,%d)\n, total_xblocks: %d\n",
      __func__, stencilConfig.dim, stencilConfig.grid_size[0],
      stencilConfig.grid_size[1], stencilConfig.grid_size[2],
      stencilConfig.outer_loop_limit, stencilConfig.tiling_dim,
      stencilConfig.tile_size[0], stencilConfig.tile_size[1],
      stencilConfig.last_tile_size[0], stencilConfig.last_tile_size[1],
      stencilConfig.tile_count[0], stencilConfig.tile_count[1], total_xblocks);
#endif

#ifdef DEBUG_LOG
  printf("[KERNEL_DEBUG]|%s| Starting outerloop_0 kernel TOP \n", __func__);
#endif

  kernel_outerloop_0_main_region(slr_region, outer_itr, stencilConfig,
                                 arg0_axis_in, arg1_axis_out);

#ifdef DEBUG_LOG
  printf("[KERNEL_DEBUG]|%s| Ending outerloop_0 kernel TOP \n", __func__);
#endif
}
