# Digital Design with VHDL â€“ Learning Portfolio

This repository is my collection of hands-on projects and exercises from the **"Design of Digital Circuits with VHDL Programming"** course.

The repo includes:
- VHDL code for various digital circuits
- Testbenches to verify functionality
- Simulations and results

## Topics Covered

| Module                        | Description                     | Status |
|-------------------------------|---------------------------------|--------|
| 01 â€“ Basic Gates              | AND, OR, NOT, XOR               | ðŸ”„ In Progress |
| 02 â€“ Arithmetic Circuits      | Half Adder, Full Adder          | â¬œ Todo |
| 03 â€“ Multiplexers & Demux     | 2:1 MUX, 4:1 MUX, Demux         | â¬œ Todo |
| 04 â€“ Flip-Flops               | D Flip-Flop, T Flip-Flop        | â¬œ Todo |
| 05 â€“ Counters                 | 4-bit counter, Modulo-N counter | â¬œ Todo |
| 06 â€“ FSM Design               | Vending machine, Traffic light  | â¬œ Todo |

---

### How to Run Simulations

For each project, youâ€™ll find:
- A `.vhd` file with the digital circuit
- A corresponding testbench file (`_tb.vhd`)
- Instructions to run the simulation (usually via ModelSim or Vivado)

---

## Tools Used
- VHDL (IEEE STD_LOGIC_1164)
- ModelSim / Vivado (Simulation tools)

---

More modules will be added as I progress through the course.
