{
  "module_name": "gaudi2_masks.h",
  "hash_id": "6d471fb1e1050107bb40402f23bdebe069771cc2aa0aad843254132b64697e1b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/gaudi2/gaudi2_masks.h",
  "human_readable_source": " \n\n#ifndef GAUDI2_MASKS_H_\n#define GAUDI2_MASKS_H_\n\n#include \"../include/gaudi2/asic_reg/gaudi2_regs.h\"\n\n \n#define QMAN_GLBL_ERR_CFG_MSG_EN_MASK\t\\\n\t((0xF << PDMA0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT))\n\n#define QMAN_GLBL_ERR_CFG_STOP_ON_ERR_EN_MASK\t\\\n\t((0xF << PDMA0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \\\n\t(0x1 << PDMA0_QM_GLBL_ERR_CFG_ARB_STOP_ON_ERR_SHIFT))\n\n#define QMAN_GLBL_ERR_CFG1_MSG_EN_MASK\t\\\n\t(0x1 << PDMA0_QM_GLBL_ERR_CFG1_CQF_ERR_MSG_EN_SHIFT)\n\n#define QMAN_GLBL_ERR_CFG1_STOP_ON_ERR_EN_MASK\t\\\n\t((0x1 << PDMA0_QM_GLBL_ERR_CFG1_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(0x1 << PDMA0_QM_GLBL_ERR_CFG1_ARC_STOP_ON_ERR_SHIFT))\n\n#define QM_PQC_LBW_WDATA\t\\\n\t((1 << DCORE0_SYNC_MNGR_OBJS_SOB_OBJ_VAL_SHIFT) | \\\n\t(1 << DCORE0_SYNC_MNGR_OBJS_SOB_OBJ_INC_SHIFT))\n\n#define QMAN_MAKE_TRUSTED\t\\\n\t((0xF << PDMA0_QM_GLBL_PROT_PQF_SHIFT) | \\\n\t(0x1 << PDMA0_QM_GLBL_PROT_ERR_SHIFT) | \\\n\t(0x1 << PDMA0_QM_GLBL_PROT_PQC_SHIFT))\n\n#define QMAN_MAKE_TRUSTED_TEST_MODE\t\\\n\t((0xF << PDMA0_QM_GLBL_PROT_PQF_SHIFT) | \\\n\t(0xF << PDMA0_QM_GLBL_PROT_CQF_SHIFT) | \\\n\t(0xF << PDMA0_QM_GLBL_PROT_CP_SHIFT) | \\\n\t(0x1 << PDMA0_QM_GLBL_PROT_ERR_SHIFT) | \\\n\t(0x1 << PDMA0_QM_GLBL_PROT_PQC_SHIFT))\n\n#define QMAN_ENABLE\t\t\\\n\t((0xF << PDMA0_QM_GLBL_CFG0_PQF_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_CFG0_CP_EN_SHIFT)  | \\\n\t(0x1 << PDMA0_QM_GLBL_CFG0_ARC_CQF_EN_SHIFT))\n\n#define PDMA0_QMAN_ENABLE\t\\\n\t((0x3 << PDMA0_QM_GLBL_CFG0_PQF_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_CFG0_CP_EN_SHIFT)  | \\\n\t(0x1 << PDMA0_QM_GLBL_CFG0_ARC_CQF_EN_SHIFT))\n\n#define PDMA1_QMAN_ENABLE\t\\\n\t((0x1 << PDMA0_QM_GLBL_CFG0_PQF_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(0x1F << PDMA0_QM_GLBL_CFG0_CP_EN_SHIFT)  | \\\n\t(0x1 << PDMA0_QM_GLBL_CFG0_ARC_CQF_EN_SHIFT))\n\n \n#define QM_IDLE_MASK\t(DCORE0_EDMA0_QM_GLBL_STS0_PQF_IDLE_MASK | \\\n\t\t\tDCORE0_EDMA0_QM_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\tDCORE0_EDMA0_QM_GLBL_STS0_CP_IDLE_MASK)\n\n#define QM_ARC_IDLE_MASK\tDCORE0_EDMA0_QM_GLBL_STS1_ARC_CQF_IDLE_MASK\n\n#define MME_ARCH_IDLE_MASK\t\\\n\t\t\t(DCORE0_MME_CTRL_LO_ARCH_STATUS_SB_IN_EMPTY_MASK | \\\n\t\t\tDCORE0_MME_CTRL_LO_ARCH_STATUS_AGU_COUT_SM_IDLE_MASK | \\\n\t\t\tDCORE0_MME_CTRL_LO_ARCH_STATUS_WBC_AXI_IDLE_MASK | \\\n\t\t\tDCORE0_MME_CTRL_LO_ARCH_STATUS_SB_IN_AXI_IDLE_MASK | \\\n\t\t\tDCORE0_MME_CTRL_LO_ARCH_STATUS_QM_IDLE_MASK | \\\n\t\t\tDCORE0_MME_CTRL_LO_ARCH_STATUS_QM_RDY_MASK)\n\n#define TPC_IDLE_MASK\t(DCORE0_TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK | \\\n\t\t\tDCORE0_TPC0_CFG_STATUS_IQ_EMPTY_MASK | \\\n\t\t\tDCORE0_TPC0_CFG_STATUS_SB_EMPTY_MASK | \\\n\t\t\tDCORE0_TPC0_CFG_STATUS_QM_IDLE_MASK | \\\n\t\t\tDCORE0_TPC0_CFG_STATUS_QM_RDY_MASK)\n\n#define DCORE0_TPC0_QM_CGM_STS_AGENT_IDLE_MASK 0x100\n\n#define DCORE0_TPC0_EML_CFG_DBG_CNT_DBG_EXIT_MASK 0x40\n\n \n#define CGM_IDLE_MASK\tDCORE0_TPC0_QM_CGM_STS_AGENT_IDLE_MASK\n\n#define QM_GLBL_CFG1_PQF_STOP\t\tPDMA0_QM_GLBL_CFG1_PQF_STOP_MASK\n#define QM_GLBL_CFG1_CQF_STOP\t\tPDMA0_QM_GLBL_CFG1_CQF_STOP_MASK\n#define QM_GLBL_CFG1_CP_STOP\t\tPDMA0_QM_GLBL_CFG1_CP_STOP_MASK\n#define QM_GLBL_CFG1_PQF_FLUSH\t\tPDMA0_QM_GLBL_CFG1_PQF_FLUSH_MASK\n#define QM_GLBL_CFG1_CQF_FLUSH\t\tPDMA0_QM_GLBL_CFG1_CQF_FLUSH_MASK\n#define QM_GLBL_CFG1_CP_FLUSH\t\tPDMA0_QM_GLBL_CFG1_CP_FLUSH_MASK\n\n#define QM_GLBL_CFG2_ARC_CQF_STOP\tPDMA0_QM_GLBL_CFG2_ARC_CQF_STOP_MASK\n#define QM_GLBL_CFG2_ARC_CQF_FLUSH\tPDMA0_QM_GLBL_CFG2_ARC_CQF_FLUSH_MASK\n\n#define QM_ARB_ERR_MSG_EN_CHOISE_OVF_MASK                            0x1\n#define QM_ARB_ERR_MSG_EN_CHOISE_WDT_MASK                            0x2\n#define QM_ARB_ERR_MSG_EN_AXI_LBW_ERR_MASK                           0x4\n\n#define QM_ARB_ERR_MSG_EN_MASK\t\t(\\\n\t\t\t\t\tQM_ARB_ERR_MSG_EN_CHOISE_OVF_MASK |\\\n\t\t\t\t\tQM_ARB_ERR_MSG_EN_CHOISE_WDT_MASK |\\\n\t\t\t\t\tQM_ARB_ERR_MSG_EN_AXI_LBW_ERR_MASK)\n\n#define PCIE_AUX_FLR_CTRL_HW_CTRL_MASK\t\t0x1\n#define PCIE_AUX_FLR_CTRL_INT_MASK_MASK\t\t0x2\n\n#define MME_ACC_INTR_MASK_WBC_ERR_RESP_MASK\t\tGENMASK(1, 0)\n#define MME_ACC_INTR_MASK_AP_SRC_POS_INF_MASK\t\tBIT(2)\n#define MME_ACC_INTR_MASK_AP_SRC_NEG_INF_MASK\t\tBIT(3)\n#define MME_ACC_INTR_MASK_AP_SRC_NAN_MASK\t\tBIT(4)\n#define MME_ACC_INTR_MASK_AP_RESULT_POS_INF_MASK\tBIT(5)\n#define MME_ACC_INTR_MASK_AP_RESULT_NEG_INF_MASK\tBIT(6)\n\n#define SM_CQ_L2H_MASK_VAL\t\t0xFFFFFFFFFC000000ull\n#define SM_CQ_L2H_CMPR_VAL\t\t0x1000007FFC000000ull\n#define SM_CQ_L2H_LOW_MASK\t\tGENMASK(31, 20)\n#define SM_CQ_L2H_LOW_SHIFT\t\t20\n\n#define MMU_STATIC_MULTI_PAGE_SIZE_HOP4_PAGE_SIZE_MASK \\\n\tREG_FIELD_MASK(DCORE0_HMMU0_MMU_STATIC_MULTI_PAGE_SIZE, HOP4_PAGE_SIZE)\n#define STLB_HOP_CONFIGURATION_ONLY_LARGE_PAGE_MASK \\\n\tREG_FIELD_MASK(DCORE0_HMMU0_STLB_HOP_CONFIGURATION, ONLY_LARGE_PAGE)\n\n#define AXUSER_HB_SEC_ASID_MASK                0x3FF\n#define AXUSER_HB_SEC_MMBP_MASK                0x400\n\n#define MMUBP_ASID_MASK\t(AXUSER_HB_SEC_ASID_MASK | AXUSER_HB_SEC_MMBP_MASK)\n\n#define ROT_MSS_HALT_WBC_MASK\tBIT(0)\n#define ROT_MSS_HALT_RSB_MASK\tBIT(1)\n#define ROT_MSS_HALT_MRSB_MASK\tBIT(2)\n\n#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN_SHIFT\t0\n#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN_MASK\t0x1\n\n#define DCORE0_SYNC_MNGR_OBJS_SOB_OBJ_SIGN_SHIFT\t15\n#define DCORE0_SYNC_MNGR_OBJS_SOB_OBJ_SIGN_MASK\t\t0x8000\n\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_ERR_INTR_SHIFT\t\t0\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_ERR_INTR_MASK\t\t0x1\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_LBW_ERR_INTR_SHIFT\t\t1\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_LBW_ERR_INTR_MASK\t\t0x2\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_BAD_ACCESS_INTR_SHIFT\t\t2\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_BAD_ACCESS_INTR_MASK\t\t0x4\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_ERR_INTR_MASK_SHIFT\t\t3\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_ERR_INTR_MASK_MASK\t\t0x8\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_LBW_ERR_INTR_MASK_SHIFT\t4\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_AXI_LBW_ERR_INTR_MASK_MASK\t0x10\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_BAD_ACCESS_INTR_MASK_SHIFT\t5\n#define PCIE_WRAP_PCIE_IC_SEI_INTR_IND_BAD_ACCESS_INTR_MASK_MASK\t0x20\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}