
<html><head><title>Feature-Specific License Checkout Order</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668838" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Feature-Specific License Checkout Order" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Installation/Licensing,Installation/Licensing," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668838" />
<meta name="NextFile" content="Typographic_and_Syntax_Conventions.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="License_Requirement_Report.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Feature-Specific License Checkout Order" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="License_Requirement_Report.html" title="License_Requirement_Report">License_Requirement_Report</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Typographic_and_Syntax_Conventions.html" title="Typographic_and_Syntax_Conventions">Typographic_and_Syntax_Convent ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Feature-Specific License Checkout Order</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The following table lists the default license checkout order for different mixed-signal&#160;<span class="inline-comment-marker" data-ref="253ed492-b54a-49ff-809d-a631d392da08">features</span>.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh">
<p>Feature</p>
</th><th class="confluenceTh">
<p>Default License Checkout Order</p>
</th></tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL or VHDL-AMS design</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Designer</li><li>2 MMSIM tokens</li><li>Spectre AMS Connector + Xcelium Single Core</li><li>1 MMSIM token + Xcelium Single Core</li><li>Spectre AMS Connector + Xcelium Multi Core</li><li>1 MMSIM token + Xcelium Multi Core</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL or VHDL-AMS design + WREAL</p>
</td>
<td class="confluenceTd"><ul><li>
<p>Spectre AMS Designer</p>
</li><li>
<p>2 MMSIM tokens</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Limited</p>
</li><li>
<p>1xMMSIM + Xcelium Limited</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Single Core</p>
</li><li>
<p>1 MMSIM token + Xcelium Single Core</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Multi Core</p>
</li><li>
<p>1 MMSIM token + Xcelium Multi Core</p>
</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL, or VHDL-AMS design + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>
<p>Spectre AMS Designer + Xcelium Mixed-Signal App</p>
</li><li>
<p>2 MMSIM tokens + Xcelium Mixed-Signal App</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Limited +Xcelium Mixed-Signal App</p>
</li><li>
<p>1xMMSIM + Xcelium Limited + Xcelium Mixed-Signal App</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Single Core + Xcelium Mixed-Signal App</p>
</li><li>
<p>1 MMSIM token + Xcelium Single Core + Xcelium Mixed-Signal App</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Multi Core + Xcelium Mixed-Signal App</p>
</li><li>
<p>1 MMSIM token + Xcelium Multi Core + Xcelium Mixed-Signal App</p>
</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL, or VHDL-AMS design + SVRNM + SVA</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Designer + Xcelium Mixed-Signal App</li><li>
<p>2xMMSIM + Xcelium Mixed-Signal App</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Limited +Xcelium Mixed-Signal App</p>
</li><li>
<p>1xMMSIM + Xcelium Limited + Xcelium Mixed-Signal App</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Single Core + Xcelium Mixed-Signal App</p>
</li><li>
<p>1xMMSIM + Xcelium Single Core+ Xcelium Mixed-Signal App</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Multi Core + Xcelium Mixed-Signal App</p>
</li><li>
<p>1xMMSIM + Xcelium Multi Core + Xcelium Mixed-Signal App</p>
</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL, or VHDL-AMS design + UVM/SVTB</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Connector + Xcelium Single Core + Xcelium Mixed-Signal App</li><li>1 MMSIM token + Xcelium Single Core + Xcelium Mixed-Signal App</li><li>Spectre AMS Connector + Xcelium Multi Core + Xcelium Mixed-Signal App</li><li>1 MMSIM token + Xcelium Multi Core + Xcelium Mixed-Signal App</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS or Verilog, or VHDL or VHDL-AMS design +UVM/SVTB + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Connector+ Xcelium Single Core + Xcelium Mixed-Signal App</li><li>1 MMSIM token + Xcelium Single Core + Xcelium Mixed-Signal App</li><li>Spectre AMS Connector + Xcelium Multi Core + Xcelium Mixed-Signal App</li><li>1 MMSIM token + Xcelium Multi Core+ Xcelium Mixed-Signal App</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (Verilog/VHDL) + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>Xcelium Limited + Xcelium Mixed-Signal App</li><li>Xcelium Single Core + Xcelium Mixed-Signal App</li><li>Spectre AMS Designer + Xcelium Mixed-Signal App</li><li>2 MMSIM tokens + Xcelium Mixed-Signal App</li><li>Xcelium Multi Core + Xcelium Mixed-Signal App</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (SystemVerilog) + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>Xcelium Limited + Xcelium Mixed-Signal App</li><li>Xcelium Single Core + Xcelium Mixed-Signal App</li><li>Xcelium Multi Core + Xcelium Mixed-Signal App</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (Verilog/VHDL, SystemVerilog Design or SVA) + WREAL</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Designer</li><li>2 MMSIM tokens</li><li>Xcelium Limited + Xcelium Mixed-Signal App</li><li>Xcelium Limited + Spectre AMS Connector</li><li>Xcelium Limited + 1xMMSIM</li><li>Xcelium Single Core + Xcelium Mixed-Signal App</li><li>Xcelium Single Core + Spectre AMS Connector</li><li>Xcelium Single Core + 1 MMSIM token</li><li>Xcelium Multi Core + Xcelium Mixed-Signal App</li><li>Xcelium Multi Core + Spectre AMS Connector</li><li>Xcelium Multi Core + 1 MMSIM token</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (SystemVerilog Testbench)+ WREAL</p>
</td>
<td class="confluenceTd"><ul><li>Xcelium Single Core + Xcelium Mixed-Signal App</li><li>Xcelium Multi Core + Xcelium Mixed-Signal App</li></ul></td>
</tr>
</tbody></table></div>
<h4 id="FeatureSpecificLicenseCheckoutOrder-RelatedTopics">Related Topics</h4>
<ul><li><a href="Product_and_Licensing_Information_for_Mixed-Signal_Designs.html">Product and Licensing Information for Mixed-Signal Designs</a></li><li><a href="Feature-Specific_License_Checkout_Order.html#Feature-SpecificLicenseCheckoutOrder-">Feature-Specific License Checkout Order</a></li><li><a href="License_Requirement_Report.html">License Requirement Report</a></li><li><a href="Platform_Support.html">Platform Support</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="License_Requirement_Report.html" id="prev" title="License_Requirement_Report">License_Requirement_Report</a></em></b><b><em><a href="Typographic_and_Syntax_Conventions.html" id="nex" title="Typographic_and_Syntax_Conventions">Typographic_and_Syntax_Convent ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>