<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>TRBLIMITR_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRBLIMITR_EL1, Trace Buffer Limit Address Register</h1><p>The TRBLIMITR_EL1 characteristics are:</p><h2>Purpose</h2><p>Defines the top address for the trace buffer, and controls the trace buffer modes and enable.</p><h2>Configuration</h2><p>AArch64 System register TRBLIMITR_EL1 bits [63:0] are architecturally mapped to External register <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1[63:0]</a> when FEAT_TRBE_EXT is implemented.</p><p>This register is present only when FEAT_TRBE is implemented. Otherwise, direct accesses to TRBLIMITR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>TRBLIMITR_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_12">LIMIT</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#fieldset_0-63_12">LIMIT</a></td><td class="lr" colspan="5"><a href="#fieldset_0-11_7">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6-1">XE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">nVM</a></td><td class="lr" colspan="2"><a href="#fieldset_0-4_3">TM</a></td><td class="lr" colspan="2"><a href="#fieldset_0-2_1">FM</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">E</a></td></tr></tbody></table><h4 id="fieldset_0-63_12">LIMIT, bits [63:12]</h4><div class="field"><p>Trace Buffer Limit pointer address. (<a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1</a>.LIMIT &lt;&lt; 12) is the address of the last byte in the trace buffer plus one. Bits [11:0] of the Limit pointer address are always zero. If the smallest implemented translation granule is not 4KB, then <a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1</a>[N-1:12] are <span class="arm-defined-word">RES0</span>, where N is the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value Log<sub>2</sub>(smallest implemented translation granule).</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-11_7">Bits [11:7]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-6_6-1">XE, bit [6]<span class="condition"><br/>When FEAT_TRBE_EXT is implemented:
                        </span></h4><div class="field"><p>Trace Buffer Unit External mode enable. Used for save/restore of <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>.XE.</p><table class="valuetable"><tr><th>XE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Trace Buffer Unit is not enabled by this control.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If SelfHostedTraceEnabled() is FALSE, the Trace Buffer Unit is enabled.</p></td></tr></table><p>Software must treat this field as UNK/SBZP when the OS Lock is unlocked.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul><p>Accessing this field has the following behavior:</p><ul><li>When !OSLockStatus(), access to this field
                            is <span class="access_level">RO</span>.</li><li>
                Otherwise,
                
            access to this field
            is <span class="access_level">RW</span>.</li></ul></div><h4 id="fieldset_0-6_6-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-5_5">nVM, bit [5]</h4><div class="field"><p>Address mode.</p><table class="valuetable"><tr><th>nVM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The trace buffer pointers are virtual addresses.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The trace buffer pointers are:</p><ul><li>Physical address in the owning security state if the owning translation regime has no stage 2 translation.
</li><li>Intermediate physical addresses in the owning security state if the owning translation regime has stage 2 translations.
</li></ul></td></tr></table><p>When <span class="xref">FEAT_TRBE_EXT</span> is implemented and  SelfHostedTraceEnabled() == FALSE, the trace buffer pointers are always physical addresses.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>Accessing this field has the following behavior:</p><ul><li>
            Access is <span class="access_level">RES1</span> if
                
                    all of the following are true:
                <ul><li>FEAT_TRBE_EXT is implemented</li><li>!SelfHostedTraceEnabled()</li></ul></li><li>
                Otherwise,
                
            access to this field
            is <span class="access_level">RW</span>.</li></ul></div><h4 id="fieldset_0-4_3">TM, bits [4:3]</h4><div class="field"><p>Trigger mode.</p><table class="valuetable"><tr><th>TM</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Stop on trigger. Flush then stop collection and raise maintenance interrupt on Trigger Event.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>IRQ on trigger. Continue collection and raise maintenance interrupt on Trigger Event.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Ignore trigger. Continue collection and do not raise maintenance interrupt on Trigger Event.</p></td></tr></table><p>All other values are reserved.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_1">FM, bits [2:1]</h4><div class="field"><p>Trace buffer mode.</p><table class="valuetable"><tr><th>FM</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Fill mode. Stop collection and raise maintenance interrupt on current write pointer wrap.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Wrap mode. Continue collection and raise maintenance interrupt on current write pointer wrap.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Circular Buffer mode. Continue collection and do not raise maintenance interrupt on current write pointer wrap.</p></td></tr></table><p>All other values are reserved.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">E, bit [0]</h4><div class="field"><p>Trace Buffer Unit enable. Controls whether the Trace Buffer Unit is enabled when SelfHostedTraceEnabled() == TRUE.</p><table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Trace Buffer Unit is not enabled by this control.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If SelfHostedTraceEnabled() is TRUE, the Trace Buffer Unit is enabled.</p></td></tr></table><p>If <span class="xref">FEAT_TRBE_EXT</span> is implemented and SelfHostedTraceEnabled() == FALSE, then <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>.XE controls whether the Trace Buffer Unit is enabled.</p><p>If <span class="xref">FEAT_TRBE_EXT</span> is not implemented, then the Trace Buffer Unit is disabled when SelfHostedTraceEnabled() == FALSE.</p><p>All output is discarded by the Trace Buffer Unit when the Trace Buffer Unit is disabled.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="access_mechanisms"><h2>Accessing TRBLIMITR_EL1</h2><p>The PE might ignore a write to TRBLIMITR_EL1 if all the following are true:</p><ul><li>TRBLIMITR_EL1.E ==<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.
</ins></li><li>Either <span class="xref">FEAT_TRBE_EXT</span> is not implemented or the Trace Buffer Unit is using Self-hosted mode.
</li><li>The write does not set TRBLIMITR_EL1.E to 0.
</li></ul><p>If <span class="xref">FEAT_TRBE_EXT</span> is implemented, the PE might ignore a write to TRBLIMITR_EL1 if all the following are true:</p><ul><li>TRBLIMITR_EL1.XE ==<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.
</ins></li><li>The Trace Buffer Unit is using External mode.
</li><li>The write does not set TRBLIMITR_EL1.XE to 0.
</li></ul><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt>, TRBLIMITR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1001</td><td>0b1011</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.TRBLIMITR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.E2TB == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        X[t, 64] = TRBLIMITR_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        X[t, 64] = TRBLIMITR_EL1;
elsif PSTATE.EL == EL3 then
    <ins>if !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        </ins>X[t, 64] = TRBLIMITR_EL1;
                </p><h4 class="assembler">MSR TRBLIMITR_EL1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1001</td><td>0b1011</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.TRBLIMITR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.E2TB == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        TRBLIMITR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS || (IsFeatureImplemented(FEAT_RME) &amp;&amp; MDCR_EL3.NSTBE != SCR_EL3.NSE)) then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        TRBLIMITR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    <ins>if !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        </ins>TRBLIMITR_EL1 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>