===== Simulator configuration =====
BLOCKSIZE:		 32
L1_SIZE:		 8192
L1_ASSOC:		 32
L2_SIZE:		 0
L2_ASSOC:		 0
REPLACEMENT POLICY:	 LRU
INCLUSION PROPERTY:	 non-inclusive
trace_file:		 ./traces/gcc_trace.txt
===== L1 contents =====
Set 	0:		4001f3    400365 D  40055f D  400519 D  4002f3    4001f5    400518 D  7b0339 D  4003f9 D  4002f7 D  400356    400446 D  40051a D  400561 D  40051c D  40047f    400293    7b033a D  400013    400330 D  4003ef D  400517 D  4003a2 D  400562 D  400355    40039e    4003e8 D  40051b D  400560 D  4002f4 D  400314    400377 D  
Set 	1:		4003fb D  400519 D  400330 D  400518 D  400276    400368 D  40047f    400562 D  4001f6    400537 D  400538 D  400550 D  4003a2 D  4002f7 D  4002a6 D  4001f5    4001ef    4003f0 D  40036b    400013    4001f3    400517 D  40051c D  400382 D  400355    400530 D  400535 D  400365 D  400533 D  40051b D  40051a D  7b0339 D  
Set 	2:		40051c D  400518 D  40054b D  40051b D  400519 D  400429 D  40054a D  400276    40035d    400013    400561 D  400517 D  40054f D  400562 D  40047f    400382 D  40051a D  4003fa D  400357 D  400482    400292    40031f D  4003ee D  4001f5    400365 D  400446 D  4001ef    400314    4003f9 D  400330 D  400550 D  400355    
Set 	3:		40051a D  40055e D  400561 D  40054d D  400357    400355    400519 D  40047f    400562 D  400314    40054a D  400517 D  4003fa D  400358 D  400518 D  40055f D  400429 D  400545 D  400382 D  400560 D  400544 D  400516 D  7b0339 D  40055d D  40051b D  40037a D  40051c D  400360 D  400013    400275    40031b D  4002f4 D  
Set 	4:		400517 D  400357    4001f2    40035f D  400358 D  400315 D  4001f0    40054e D  400313 D  40047f    400355    40031b D  4002f4 D  4001f1    4003e9 D  4003e5    400518 D  40035b D  400292    400519 D  40035a D  40051a D  4003e6 D  40047e    400314    400275    4002d2 D  40031f D  40031e D  40051b D  40051c D  400562 D  
Set 	5:		4002f4    40035a D  4003fd D  40035f D  400561 D  400314    4001f4    400365 D  400367 D  400518 D  40055f D  4003a3 D  4001ef    400275    40047e    400560 D  40051a D  400519 D  40031e D  4003eb D  400357 D  40031b D  400445 D  40055e D  400012    40051c D  40037b D  400517 D  400364 D  400516 D  4001cf    40051b D  
Set 	6:		400446 D  4001ef    400012    400561 D  400358 D  4003eb D  400383    4003fb D  400517 D  40035a D  400367 D  400519 D  400275    40051a D  400516 D  400378 D  40051b D  400364 D  400314    400351 D  4001f2    40047e    40035b D  400365 D  4003c8 D  4003fe D  40031b D  400560 D  4001cf    40034f D  400518 D  4003a1 D  
Set 	7:		4003a3 D  40051a D  40035e D  40032f D  4002f4    40035b D  400358    400292    400561 D  4003ec D  400516 D  400364 D  4001cf    4001f2    40047e    400517 D  400376 D  400445 D  40051b D  40055e D  400518 D  400353 D  400012    40031b D  40034f D  40055f D  4003f1 D  400275    4001f4    400560 D  400519 D  4002f6 D  
===== Simulation results (raw) =====
a. number of L1 reads:          63640
b. number of L1 read misses:    1642
c. number of L1 writes:         36360
d. number of L1 write misses:   2294
e. L1 miss rate:                0.039360
f. number of L1 writebacks:     2392
g. number of L2 reads:          0
h. number of L2 read misses:    0
i. number of L2 writes:         0
j. number of L2 write misses:   0
k. L2 miss rate:                0
l. number of L2 writebacks:     0
m. total memory traffic:        6328
