{
    "pips": {},
    "sites": [],
    "tile_type": "RCLK_CLEL_R_L",
    "wires": {
        "AC_MODE_FT0": null,
        "CLK_HDISTR_FT0_0": null,
        "CLK_HDISTR_FT0_1": null,
        "CLK_HDISTR_FT0_2": null,
        "CLK_HDISTR_FT0_3": null,
        "CLK_HDISTR_FT0_4": null,
        "CLK_HDISTR_FT0_5": null,
        "CLK_HDISTR_FT0_6": null,
        "CLK_HDISTR_FT0_7": null,
        "CLK_HDISTR_FT0_8": null,
        "CLK_HDISTR_FT0_9": null,
        "CLK_HDISTR_FT0_10": null,
        "CLK_HDISTR_FT0_11": null,
        "CLK_HDISTR_FT0_12": null,
        "CLK_HDISTR_FT0_13": null,
        "CLK_HDISTR_FT0_14": null,
        "CLK_HDISTR_FT0_15": null,
        "CLK_HDISTR_FT0_16": null,
        "CLK_HDISTR_FT0_17": null,
        "CLK_HDISTR_FT0_18": null,
        "CLK_HDISTR_FT0_19": null,
        "CLK_HDISTR_FT0_20": null,
        "CLK_HDISTR_FT0_21": null,
        "CLK_HDISTR_FT0_22": null,
        "CLK_HDISTR_FT0_23": null,
        "CLK_HROUTE_FT0_0": null,
        "CLK_HROUTE_FT0_1": null,
        "CLK_HROUTE_FT0_2": null,
        "CLK_HROUTE_FT0_3": null,
        "CLK_HROUTE_FT0_4": null,
        "CLK_HROUTE_FT0_5": null,
        "CLK_HROUTE_FT0_6": null,
        "CLK_HROUTE_FT0_7": null,
        "CLK_HROUTE_FT0_8": null,
        "CLK_HROUTE_FT0_9": null,
        "CLK_HROUTE_FT0_10": null,
        "CLK_HROUTE_FT0_11": null,
        "CLK_HROUTE_FT0_12": null,
        "CLK_HROUTE_FT0_13": null,
        "CLK_HROUTE_FT0_14": null,
        "CLK_HROUTE_FT0_15": null,
        "CLK_HROUTE_FT0_16": null,
        "CLK_HROUTE_FT0_17": null,
        "CLK_HROUTE_FT0_18": null,
        "CLK_HROUTE_FT0_19": null,
        "CLK_HROUTE_FT0_20": null,
        "CLK_HROUTE_FT0_21": null,
        "CLK_HROUTE_FT0_22": null,
        "CLK_HROUTE_FT0_23": null,
        "COUT_FT0": null,
        "EXTEST_FT0": null,
        "FST_CFG_B_FT0": null,
        "GPWRDWN_B_FT0": null,
        "GTS_CFG_B_FT0": null,
        "GTS_USR_B_FT0": null,
        "INTEST_FT0": null,
        "INT_RCLK_TO_CLK_0_0": null,
        "INT_RCLK_TO_CLK_0_1": null,
        "INT_RCLK_TO_CLK_0_2": null,
        "INT_RCLK_TO_CLK_0_3": null,
        "INT_RCLK_TO_CLK_1_0": null,
        "INT_RCLK_TO_CLK_1_1": null,
        "INT_RCLK_TO_CLK_1_2": null,
        "INT_RCLK_TO_CLK_1_3": null,
        "MISR_JTAG_LOAD_FT0": null,
        "UPDATE_DR_FT0": null,
        "VCC_WIRE0": null,
        "VCC_WIRE1": null
    }
}
