HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Kart_Board
Implementation;Synthesis|| CD638 ||@W:Signal p_ok is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(37);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/37||Kart.vhd(1001);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1001
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_curr_high_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(39);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/39||Kart.vhd(1156);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1156
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_volt_high_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(40);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/40||Kart.vhd(1156);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1156
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(43);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/43||Kart.vhd(1020);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1020
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(44);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/44||Kart.vhd(1020);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1020
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(45);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/45||Kart.vhd(1020);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1020
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(46);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/46||Kart.vhd(1020);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1020
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_volt(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(47);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/47||Kart.vhd(1020);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1020
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_curr(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(48);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/48||Kart.vhd(1020);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1020
Implementation;Synthesis|| CD434 ||@W:Signal send1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Kart_Board.srr(50);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/50||Kart.vhd(1292);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1292
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_data(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(69);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/69||Kart.vhd(1877);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1877
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of p_data(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Kart_Board.srr(70);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/70||Kart.vhd(1877);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_pmod\Board\concat\Kart.vhd'/linenumber/1877
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Kart_Board|clock which controls 282 sequential elements including I5.p_state[0:5]. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(158);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/158||kart.vhd(1877);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_pmod\board\concat\kart.vhd'/linenumber/1877
Implementation;Synthesis|| MO160 ||@W:Register bit I11.U_tx.sendStop (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(252);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/252||kart.vhd(1259);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_pmod\board\concat\kart.vhd'/linenumber/1259
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Kart_Board|clock with period 100.00ns. Please declare a user-defined clock on object "p:clock"||Kart_Board.srr(333);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/333||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Kart_Board.srr(349);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/349||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Kart_Board.srr(351);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Kart\Board\libero\ElnKart_SODIMM200_PMOD_tester\synthesis\Kart_Board.srr'/linenumber/351||null;null
Implementation;Compile;RootName:Kart_Board
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||Kart_Board_compile_log.rpt;liberoaction://open_report/file/Kart_Board_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Kart_Board
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Kart_Board_placeroute_log.rpt;liberoaction://open_report/file/Kart_Board_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Kart_Board
