$date
	Mon Dec 14 11:23:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DataMemory_tb $end
$var wire 8 ! outputf [7:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clk $end
$scope module instance1 $end
$var wire 8 $ address [7:0] $end
$var wire 1 # clk $end
$var reg 8 % outputf [7:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 &
bx %
b101 $
0#
b101 "
bx !
$end
#20
b0 !
b0 %
1#
#40
0#
b110 "
b110 $
#60
b1000010 !
b1000010 %
1#
#80
0#
b1 "
b1 $
#100
b0 !
b0 %
1#
#120
0#
b1000 "
b1000 $
#140
b1 !
b1 %
1#
#160
0#
