var __xr_tmp = [
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * linux/include/video/vga.h -- standard VGA chipset interaction</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * Copyright 1999 Jeff Garzik &lt;jgarzik@pobox.com&gt;</span>", 
"<span class=\"comment\"> * </span>", 
"<span class=\"comment\"> * Copyright history from vga16fb.c:</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>Copyright 1999 Ben Pfaff and Petr Vandrovec</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>Based on VGA info at http://www.goodnet.com/~tinara/FreeVGA/home.htm</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>Based on VESA framebuffer (c) 1998 Gerd Knorr</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * This file is subject to the terms and conditions of the GNU General</span>", 
"<span class=\"comment\"> * Public License.  See the file COPYING in the main directory of this</span>", 
"<span class=\"comment\"> * archive for more details.  </span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#__linux_video_vga_h__\">__linux_video_vga_h__</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#__linux_video_vga_h__\">__linux_video_vga_h__</a>", 
"", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#types\">types</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#asm\">asm</a>/<a class=\"id\" href=\"#io\">io</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#CONFIG_AMIGA\">CONFIG_AMIGA</a>", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#asm\">asm</a>/<a class=\"id\" href=\"#vga\">vga</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#else", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * FIXME</span>", 
"<span class=\"comment\"> * Ugh, we don't have PCI space, so map readb() and friends to use Zorro space</span>", 
"<span class=\"comment\"> * for MMIO accesses. This should make cirrusfb work again on Amiga</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#inb_p\">inb_p</a>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#inw_p\">inw_p</a>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#outb_p\">outb_p</a>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#outw\">outw</a>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#readb\">readb</a>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#writeb\">writeb</a>", 
"#<a class=\"id\" href=\"#undef\">undef</a> <a class=\"id\" href=\"#writew\">writew</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#inb_p\">inb_p</a>(<a class=\"id\" href=\"#port\">port</a>)<span class=\"ts\"/>0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#inw_p\">inw_p</a>(<a class=\"id\" href=\"#port\">port</a>)<span class=\"ts\"/>0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#outb_p\">outb_p</a>(<a class=\"id\" href=\"#port\">port</a>, <a class=\"id\" href=\"#val\">val</a>)<span class=\"ts\"/>do { } while (0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#outw\">outw</a>(<a class=\"id\" href=\"#port\">port</a>, <a class=\"id\" href=\"#val\">val</a>)<span class=\"ts\"/><span class=\"ts\"/>do { } while (0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#readb\">readb</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#z_readb\">z_readb</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#writeb\">writeb</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#z_writeb\">z_writeb</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#writew\">writew</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#z_writew\">z_writew</a>", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#asm\">asm</a>/<a class=\"id\" href=\"#byteorder\">byteorder</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"", 
"", 
"<span class=\"comment\">/* Some of the code below is taken from SVGAlib.  The original,</span>", 
"<span class=\"comment\">   unmodified copyright notice for that code is below. */</span>", 
"<span class=\"comment\">/* VGAlib version 1.2 - (c) 1993 Tommy Frandsen                    */</span>", 
"<span class=\"comment\">/*                                                                 */</span>", 
"<span class=\"comment\">/* This library is free software; you can redistribute it and/or   */</span>", 
"<span class=\"comment\">/* modify it without any restrictions. This library is distributed */</span>", 
"<span class=\"comment\">/* in the hope that it will be useful, but without any warranty.   */</span>", 
"", 
"<span class=\"comment\">/* Multi-chipset support Copyright 1993 Harm Hanemaayer */</span>", 
"<span class=\"comment\">/* partially copyrighted (C) 1993 by Hartmut Schirmer */</span>", 
"", 
"<span class=\"comment\">/* VGA data register ports */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRT_DC\">VGA_CRT_DC</a>  <span class=\"ts\"/>0x3D5<span class=\"ts\"/><span class=\"comment\">/* CRT Controller Data Register - color emulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRT_DM\">VGA_CRT_DM</a>  <span class=\"ts\"/>0x3B5<span class=\"ts\"/><span class=\"comment\">/* CRT Controller Data Register - mono emulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATT_R\">VGA_ATT_R</a>   <span class=\"ts\"/>0x3C1<span class=\"ts\"/><span class=\"comment\">/* Attribute Controller Data Read Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATT_W\">VGA_ATT_W</a>   <span class=\"ts\"/>0x3C0<span class=\"ts\"/><span class=\"comment\">/* Attribute Controller Data Write Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_D\">VGA_GFX_D</a>   <span class=\"ts\"/>0x3CF<span class=\"ts\"/><span class=\"comment\">/* Graphics Controller Data Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_D\">VGA_SEQ_D</a>   <span class=\"ts\"/>0x3C5<span class=\"ts\"/><span class=\"comment\">/* Sequencer Data Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_R\">VGA_MIS_R</a>   <span class=\"ts\"/>0x3CC<span class=\"ts\"/><span class=\"comment\">/* Misc Output Read Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_W\">VGA_MIS_W</a>   <span class=\"ts\"/>0x3C2<span class=\"ts\"/><span class=\"comment\">/* Misc Output Write Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_FTC_R\">VGA_FTC_R</a><span class=\"ts\"/>0x3CA<span class=\"ts\"/><span class=\"comment\">/* Feature Control Read Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_IS1_RC\">VGA_IS1_RC</a>  <span class=\"ts\"/>0x3DA<span class=\"ts\"/><span class=\"comment\">/* Input Status Register 1 - color emulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_IS1_RM\">VGA_IS1_RM</a>  <span class=\"ts\"/>0x3BA<span class=\"ts\"/><span class=\"comment\">/* Input Status Register 1 - mono emulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_PEL_D\">VGA_PEL_D</a>   <span class=\"ts\"/>0x3C9<span class=\"ts\"/><span class=\"comment\">/* PEL Data Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_PEL_MSK\">VGA_PEL_MSK</a> <span class=\"ts\"/>0x3C6<span class=\"ts\"/><span class=\"comment\">/* PEL mask register */</span>", 
"", 
"<span class=\"comment\">/* EGA-specific registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EGA_GFX_E0\">EGA_GFX_E0</a><span class=\"ts\"/>0x3CC<span class=\"ts\"/><span class=\"comment\">/* Graphics enable processor 0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EGA_GFX_E1\">EGA_GFX_E1</a><span class=\"ts\"/>0x3CA<span class=\"ts\"/><span class=\"comment\">/* Graphics enable processor 1 */</span>", 
"", 
"<span class=\"comment\">/* VGA index register ports */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRT_IC\">VGA_CRT_IC</a>  <span class=\"ts\"/>0x3D4<span class=\"ts\"/><span class=\"comment\">/* CRT Controller Index - color emulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRT_IM\">VGA_CRT_IM</a>  <span class=\"ts\"/>0x3B4<span class=\"ts\"/><span class=\"comment\">/* CRT Controller Index - mono emulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATT_IW\">VGA_ATT_IW</a>  <span class=\"ts\"/>0x3C0<span class=\"ts\"/><span class=\"comment\">/* Attribute Controller Index &amp; Data Write Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_I\">VGA_GFX_I</a>   <span class=\"ts\"/>0x3CE<span class=\"ts\"/><span class=\"comment\">/* Graphics Controller Index */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_I\">VGA_SEQ_I</a>   <span class=\"ts\"/>0x3C4<span class=\"ts\"/><span class=\"comment\">/* Sequencer Index */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_PEL_IW\">VGA_PEL_IW</a>  <span class=\"ts\"/>0x3C8<span class=\"ts\"/><span class=\"comment\">/* PEL Write Index */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_PEL_IR\">VGA_PEL_IR</a>  <span class=\"ts\"/>0x3C7<span class=\"ts\"/><span class=\"comment\">/* PEL Read Index */</span>", 
"", 
"<span class=\"comment\">/* standard VGA indexes max counts */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRT_C\">VGA_CRT_C</a>   <span class=\"ts\"/>0x19<span class=\"ts\"/><span class=\"comment\">/* Number of CRT Controller Registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATT_C\">VGA_ATT_C</a>   <span class=\"ts\"/>0x15<span class=\"ts\"/><span class=\"comment\">/* Number of Attribute Controller Registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_C\">VGA_GFX_C</a>   <span class=\"ts\"/>0x09<span class=\"ts\"/><span class=\"comment\">/* Number of Graphics Controller Registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_C\">VGA_SEQ_C</a>   <span class=\"ts\"/>0x05<span class=\"ts\"/><span class=\"comment\">/* Number of Sequencer Registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_C\">VGA_MIS_C</a>   <span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Number of Misc Output Register */</span>", 
"", 
"<span class=\"comment\">/* VGA misc register bit masks */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_COLOR\">VGA_MIS_COLOR</a><span class=\"ts\"/><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_ENB_MEM_ACCESS\">VGA_MIS_ENB_MEM_ACCESS</a><span class=\"ts\"/>0x02", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_DCLK_28322_720\">VGA_MIS_DCLK_28322_720</a><span class=\"ts\"/>0x04", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_ENB_PLL_LOAD\">VGA_MIS_ENB_PLL_LOAD</a><span class=\"ts\"/>(0x04 | 0x08)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_MIS_SEL_HIGH_PAGE\">VGA_MIS_SEL_HIGH_PAGE</a><span class=\"ts\"/>0x20", 
"", 
"<span class=\"comment\">/* VGA CRT controller register indices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_H_TOTAL\">VGA_CRTC_H_TOTAL</a><span class=\"ts\"/>0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_H_DISP\">VGA_CRTC_H_DISP</a><span class=\"ts\"/><span class=\"ts\"/>1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_H_BLANK_START\">VGA_CRTC_H_BLANK_START</a><span class=\"ts\"/>2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_H_BLANK_END\">VGA_CRTC_H_BLANK_END</a><span class=\"ts\"/>3", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_H_SYNC_START\">VGA_CRTC_H_SYNC_START</a><span class=\"ts\"/>4", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_H_SYNC_END\">VGA_CRTC_H_SYNC_END</a><span class=\"ts\"/>5", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_V_TOTAL\">VGA_CRTC_V_TOTAL</a><span class=\"ts\"/>6", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_OVERFLOW\">VGA_CRTC_OVERFLOW</a><span class=\"ts\"/>7", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_PRESET_ROW\">VGA_CRTC_PRESET_ROW</a><span class=\"ts\"/>8", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_MAX_SCAN\">VGA_CRTC_MAX_SCAN</a><span class=\"ts\"/>9", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_CURSOR_START\">VGA_CRTC_CURSOR_START</a><span class=\"ts\"/>0x0A", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_CURSOR_END\">VGA_CRTC_CURSOR_END</a><span class=\"ts\"/>0x0B", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_START_HI\">VGA_CRTC_START_HI</a><span class=\"ts\"/>0x0C", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_START_LO\">VGA_CRTC_START_LO</a><span class=\"ts\"/>0x0D", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_CURSOR_HI\">VGA_CRTC_CURSOR_HI</a><span class=\"ts\"/>0x0E", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_CURSOR_LO\">VGA_CRTC_CURSOR_LO</a><span class=\"ts\"/>0x0F", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_V_SYNC_START\">VGA_CRTC_V_SYNC_START</a><span class=\"ts\"/>0x10", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_V_SYNC_END\">VGA_CRTC_V_SYNC_END</a><span class=\"ts\"/>0x11", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_V_DISP_END\">VGA_CRTC_V_DISP_END</a><span class=\"ts\"/>0x12", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_OFFSET\">VGA_CRTC_OFFSET</a><span class=\"ts\"/><span class=\"ts\"/>0x13", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_UNDERLINE\">VGA_CRTC_UNDERLINE</a><span class=\"ts\"/>0x14", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_V_BLANK_START\">VGA_CRTC_V_BLANK_START</a><span class=\"ts\"/>0x15", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_V_BLANK_END\">VGA_CRTC_V_BLANK_END</a><span class=\"ts\"/>0x16", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_MODE\">VGA_CRTC_MODE</a><span class=\"ts\"/><span class=\"ts\"/>0x17", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_LINE_COMPARE\">VGA_CRTC_LINE_COMPARE</a><span class=\"ts\"/>0x18", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CRTC_REGS\">VGA_CRTC_REGS</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#VGA_CRT_C\">VGA_CRT_C</a>", 
"", 
"<span class=\"comment\">/* VGA CRT controller bit masks */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CR11_LOCK_CR0_CR7\">VGA_CR11_LOCK_CR0_CR7</a><span class=\"ts\"/>0x80 <span class=\"comment\">/* lock writes to CR0 - CR7 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_CR17_H_V_SIGNALS_ENABLED\">VGA_CR17_H_V_SIGNALS_ENABLED</a> 0x80", 
"", 
"<span class=\"comment\">/* VGA attribute controller register indices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE0\">VGA_ATC_PALETTE0</a><span class=\"ts\"/>0x00", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE1\">VGA_ATC_PALETTE1</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE2\">VGA_ATC_PALETTE2</a><span class=\"ts\"/>0x02", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE3\">VGA_ATC_PALETTE3</a><span class=\"ts\"/>0x03", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE4\">VGA_ATC_PALETTE4</a><span class=\"ts\"/>0x04", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE5\">VGA_ATC_PALETTE5</a><span class=\"ts\"/>0x05", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE6\">VGA_ATC_PALETTE6</a><span class=\"ts\"/>0x06", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE7\">VGA_ATC_PALETTE7</a><span class=\"ts\"/>0x07", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE8\">VGA_ATC_PALETTE8</a><span class=\"ts\"/>0x08", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTE9\">VGA_ATC_PALETTE9</a><span class=\"ts\"/>0x09", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTEA\">VGA_ATC_PALETTEA</a><span class=\"ts\"/>0x0A", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTEB\">VGA_ATC_PALETTEB</a><span class=\"ts\"/>0x0B", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTEC\">VGA_ATC_PALETTEC</a><span class=\"ts\"/>0x0C", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTED\">VGA_ATC_PALETTED</a><span class=\"ts\"/>0x0D", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTEE\">VGA_ATC_PALETTEE</a><span class=\"ts\"/>0x0E", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PALETTEF\">VGA_ATC_PALETTEF</a><span class=\"ts\"/>0x0F", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_MODE\">VGA_ATC_MODE</a><span class=\"ts\"/><span class=\"ts\"/>0x10", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_OVERSCAN\">VGA_ATC_OVERSCAN</a><span class=\"ts\"/>0x11", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PLANE_ENABLE\">VGA_ATC_PLANE_ENABLE</a><span class=\"ts\"/>0x12", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_PEL\">VGA_ATC_PEL</a><span class=\"ts\"/><span class=\"ts\"/>0x13", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_ATC_COLOR_PAGE\">VGA_ATC_COLOR_PAGE</a><span class=\"ts\"/>0x14", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_AR_ENABLE_DISPLAY\">VGA_AR_ENABLE_DISPLAY</a><span class=\"ts\"/>0x20", 
"", 
"<span class=\"comment\">/* VGA sequencer register indices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_RESET\">VGA_SEQ_RESET</a><span class=\"ts\"/><span class=\"ts\"/>0x00", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_CLOCK_MODE\">VGA_SEQ_CLOCK_MODE</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_PLANE_WRITE\">VGA_SEQ_PLANE_WRITE</a><span class=\"ts\"/>0x02", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_CHARACTER_MAP\">VGA_SEQ_CHARACTER_MAP</a><span class=\"ts\"/>0x03", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SEQ_MEMORY_MODE\">VGA_SEQ_MEMORY_MODE</a><span class=\"ts\"/>0x04", 
"", 
"<span class=\"comment\">/* VGA sequencer register bit masks */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SR01_CHAR_CLK_8DOTS\">VGA_SR01_CHAR_CLK_8DOTS</a><span class=\"ts\"/>0x01 <span class=\"comment\">/* bit 0: character clocks 8 dots wide are generated */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SR01_SCREEN_OFF\">VGA_SR01_SCREEN_OFF</a><span class=\"ts\"/>0x20 <span class=\"comment\">/* bit 5: Screen is off */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SR02_ALL_PLANES\">VGA_SR02_ALL_PLANES</a><span class=\"ts\"/>0x0F <span class=\"comment\">/* bits 3-0: enable access to all planes */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SR04_EXT_MEM\">VGA_SR04_EXT_MEM</a><span class=\"ts\"/>0x02 <span class=\"comment\">/* bit 1: allows complete mem access to 256K */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SR04_SEQ_MODE\">VGA_SR04_SEQ_MODE</a><span class=\"ts\"/>0x04 <span class=\"comment\">/* bit 2: directs system to use a sequential addressing mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SR04_CHN_4M\">VGA_SR04_CHN_4M</a><span class=\"ts\"/><span class=\"ts\"/>0x08 <span class=\"comment\">/* bit 3: selects modulo 4 addressing for CPU access to display memory */</span>", 
"", 
"<span class=\"comment\">/* VGA graphics controller register indices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_SR_VALUE\">VGA_GFX_SR_VALUE</a><span class=\"ts\"/>0x00", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_SR_ENABLE\">VGA_GFX_SR_ENABLE</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_COMPARE_VALUE\">VGA_GFX_COMPARE_VALUE</a><span class=\"ts\"/>0x02", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_DATA_ROTATE\">VGA_GFX_DATA_ROTATE</a><span class=\"ts\"/>0x03", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_PLANE_READ\">VGA_GFX_PLANE_READ</a><span class=\"ts\"/>0x04", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_MODE\">VGA_GFX_MODE</a><span class=\"ts\"/><span class=\"ts\"/>0x05", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_MISC\">VGA_GFX_MISC</a><span class=\"ts\"/><span class=\"ts\"/>0x06", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_COMPARE_MASK\">VGA_GFX_COMPARE_MASK</a><span class=\"ts\"/>0x07", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GFX_BIT_MASK\">VGA_GFX_BIT_MASK</a><span class=\"ts\"/>0x08", 
"", 
"<span class=\"comment\">/* VGA graphics controller bit masks */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_GR06_GRAPHICS_MODE\">VGA_GR06_GRAPHICS_MODE</a><span class=\"ts\"/>0x01", 
"", 
"<span class=\"comment\">/* macro for composing an 8-bit VGA register index and value</span>", 
"<span class=\"comment\"> * into a single 16-bit quantity */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_OUT16VAL\">VGA_OUT16VAL</a>(<a class=\"id\" href=\"#v\">v</a>, <a class=\"id\" href=\"#r\">r</a>)       (((<a class=\"id\" href=\"#v\">v</a>) << 8) | (<a class=\"id\" href=\"#r\">r</a>))", 
"", 
"<span class=\"comment\">/* decide whether we should enable the faster 16-bit VGA register writes */</span>", 
"#<a class=\"id\" href=\"#ifdef\">ifdef</a> <a class=\"id\" href=\"#__LITTLE_ENDIAN\">__LITTLE_ENDIAN</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_OUTW_WRITE\">VGA_OUTW_WRITE</a>", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"", 
"<span class=\"comment\">/* VGA State Save and Restore */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SAVE_FONT0\">VGA_SAVE_FONT0</a> 1  <span class=\"comment\">/* save/restore plane 2 fonts<span class=\"ts\"/>  */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SAVE_FONT1\">VGA_SAVE_FONT1</a> 2  <span class=\"comment\">/* save/restore plane 3 fonts   */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SAVE_TEXT\">VGA_SAVE_TEXT</a>  4  <span class=\"comment\">/* save/restore plane 0/1 fonts */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SAVE_FONTS\">VGA_SAVE_FONTS</a> 7  <span class=\"comment\">/* save/restore all fonts<span class=\"ts\"/>  */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SAVE_MODE\">VGA_SAVE_MODE</a>  8  <span class=\"comment\">/* save/restore video mode <span class=\"ts\"/>  */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#VGA_SAVE_CMAP\">VGA_SAVE_CMAP</a>  16 <span class=\"comment\">/* save/restore color map/DAC   */</span>", 
"", 
"struct <a class=\"id\" href=\"#vgastate\">vgastate</a> {", 
"<span class=\"ts\"/>void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#vgabase\">vgabase</a>;<span class=\"ts\"/><span class=\"comment\">/* mmio base, if supported <span class=\"ts\"/><span class=\"ts\"/>   */</span>", 
"<span class=\"ts\"/>unsigned long <a class=\"id\" href=\"#membase\">membase</a>;<span class=\"ts\"/><span class=\"comment\">/* VGA window base, 0 for default - 0xA000 */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#memsize\">memsize</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* VGA window size, 0 for default 64K<span class=\"ts\"/>   */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#flags\">flags</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* what state[s] to save (see VGA_SAVE_*)  */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#depth\">depth</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* current fb depth, not important<span class=\"ts\"/>   */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#num_attr\">num_attr</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* number of att registers, 0 for default  */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#num_crtc\">num_crtc</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* number of crt registers, 0 for default  */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#num_gfx\">num_gfx</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* number of gfx registers, 0 for default  */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__u32\">__u32</a> <a class=\"id\" href=\"#num_seq\">num_seq</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* number of seq registers, 0 for default  */</span>", 
"<span class=\"ts\"/>void *<a class=\"id\" href=\"#vidstate\">vidstate</a>;", 
"};<span class=\"ts\"/>", 
"", 
"extern int <a class=\"id\" href=\"#save_vga\">save_vga</a>(struct <a class=\"id\" href=\"#vgastate\">vgastate</a> *<a class=\"id\" href=\"#state\">state</a>);", 
"extern int <a class=\"id\" href=\"#restore_vga\">restore_vga</a>(struct <a class=\"id\" href=\"#vgastate\">vgastate</a> *<a class=\"id\" href=\"#state\">state</a>);", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * generic VGA port read/write</span>", 
"<span class=\"comment\"> */</span>", 
" ", 
"static <a class=\"id\" href=\"#inline\">inline</a> unsigned char <a class=\"id\" href=\"#vga_io_r\">vga_io_r</a> (unsigned short <a class=\"id\" href=\"#port\">port</a>)", 
"{", 
"<span class=\"ts\"/>return <a class=\"id\" href=\"#inb_p\">inb_p</a>(<a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#vga_io_w\">vga_io_w</a> (unsigned short <a class=\"id\" href=\"#port\">port</a>, unsigned char <a class=\"id\" href=\"#val\">val</a>)", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#outb_p\">outb_p</a>(<a class=\"id\" href=\"#val\">val</a>, <a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#vga_io_w_fast\">vga_io_w_fast</a> (unsigned short <a class=\"id\" href=\"#port\">port</a>, unsigned char <a class=\"id\" href=\"#reg\">reg</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  unsigned char <a class=\"id\" href=\"#val\">val</a>)", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#outw\">outw</a>(<a class=\"id\" href=\"#VGA_OUT16VAL\">VGA_OUT16VAL</a> (<a class=\"id\" href=\"#val\">val</a>, <a class=\"id\" href=\"#reg\">reg</a>), <a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> unsigned char <a class=\"id\" href=\"#vga_mm_r\">vga_mm_r</a> (void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#regbase\">regbase</a>, unsigned short <a class=\"id\" href=\"#port\">port</a>)", 
"{", 
"<span class=\"ts\"/>return <a class=\"id\" href=\"#readb\">readb</a> (<a class=\"id\" href=\"#regbase\">regbase</a> + <a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#vga_mm_w\">vga_mm_w</a> (void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#regbase\">regbase</a>, unsigned short <a class=\"id\" href=\"#port\">port</a>, unsigned char <a class=\"id\" href=\"#val\">val</a>)", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#writeb\">writeb</a> (<a class=\"id\" href=\"#val\">val</a>, <a class=\"id\" href=\"#regbase\">regbase</a> + <a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#vga_mm_w_fast\">vga_mm_w_fast</a> (void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#regbase\">regbase</a>, unsigned short <a class=\"id\" href=\"#port\">port</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  unsigned char <a class=\"id\" href=\"#reg\">reg</a>, unsigned char <a class=\"id\" href=\"#val\">val</a>)", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#writew\">writew</a> (<a class=\"id\" href=\"#VGA_OUT16VAL\">VGA_OUT16VAL</a> (<a class=\"id\" href=\"#val\">val</a>, <a class=\"id\" href=\"#reg\">reg</a>), <a class=\"id\" href=\"#regbase\">regbase</a> + <a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> unsigned char <a class=\"id\" href=\"#vga_r\">vga_r</a> (void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#regbase\">regbase</a>, unsigned short <a class=\"id\" href=\"#port\">port</a>)", 
"{", 
"<span class=\"ts\"/>if (<a class=\"id\" href=\"#regbase\">regbase</a>)", 
"<span class=\"ts\"/><span class=\"ts\"/>return <a class=\"id\" href=\"#vga_mm_r\">vga_mm_r</a> (<a class=\"id\" href=\"#regbase\">regbase</a>, <a class=\"id\" href=\"#port\">port</a>);", 
"<span class=\"ts\"/>else", 
"<span class=\"ts\"/><span class=\"ts\"/>return <a class=\"id\" href=\"#vga_io_r\">vga_io_r</a> (<a class=\"id\" href=\"#port\">port</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#vga_w\">vga_w</a> (void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#regbase\">regbase</a>, unsigned short <a class=\"id\" href=\"#port\">port</a>, unsigned char <a class=\"id\" href=\"#val\">val</a>)", 
"{", 
"<span class=\"ts\"/>if (<a class=\"id\" href=\"#regbase\">regbase</a>)", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#vga_mm_w\">vga_mm_w</a> (<a class=\"id\" href=\"#regbase\">regbase</a>, <a class=\"id\" href=\"#port\">port</a>, <a class=\"id\" href=\"#val\">val</a>);", 
"<span class=\"ts\"/>else", 
];
xr_frag_insert('l/aa/b805a60e63b178fcc755257641f7f5f5f4b420.xr', __xr_tmp);
