INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_9/project_9.srcs/sources_1/new/shift4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_9/project_9.srcs/sim_1/new/shift4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift4_tb
