// Seed: 1263462115
module module_0 ();
  reg   id_1;
  logic id_2;
  if (1) begin : LABEL_0
    for (id_3 = id_2; (""); id_1 = 1) begin : LABEL_1
      always @(posedge id_3 or negedge id_1) begin : LABEL_2
        $unsigned(57);
        ;
      end
    end
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3
);
  always @(posedge -1) begin : LABEL_0
    id_0 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
