<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc4100s__32__qfn.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PSoC4100S 32-QFN<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT2 (PMG/PSoCâ„¢ 4) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PSoC4100S 32-QFN package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9035a4d9113643a5b941012eda7dd480"><td class="memItemLeft" align="right" valign="top"><a id="ga9035a4d9113643a5b941012eda7dd480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga9035a4d9113643a5b941012eda7dd480">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_DSI_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9035a4d9113643a5b941012eda7dd480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:ga9035a4d9113643a5b941012eda7dd480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga6c548a21e0aa045fef1970d1b597958c">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga128ae519fb6ccf752abe226b3be3982b">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc53fe2ab45b703a9deb5385e417190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga4fc53fe2ab45b703a9deb5385e417190">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_DSI_CTB_CMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga4fc53fe2ab45b703a9deb5385e417190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memItemLeft" align="right" valign="top"><a id="ga0c88c2881ddec9708f7f8968afbd1bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga0c88c2881ddec9708f7f8968afbd1bb6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_OUT_10X</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e45148eb46a4c35615383490cb73fe6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e45148eb46a4c35615383490cb73fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga4e45148eb46a4c35615383490cb73fe6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_M</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga4e45148eb46a4c35615383490cb73fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:ga4e45148eb46a4c35615383490cb73fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82047ec5444db3e2bb11895c01418eba"><td class="memItemLeft" align="right" valign="top"><a id="ga82047ec5444db3e2bb11895c01418eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga82047ec5444db3e2bb11895c01418eba">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga82047ec5444db3e2bb11895c01418eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga82047ec5444db3e2bb11895c01418eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memItemLeft" align="right" valign="top"><a id="gaf24b643fc5c3a201ec1a2292973eebad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaf24b643fc5c3a201ec1a2292973eebad">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaf24b643fc5c3a201ec1a2292973eebad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p1. <br /></td></tr>
<tr class="separator:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1e57c337249f128bb40cb56aef119d"><td class="memItemLeft" align="right" valign="top"><a id="ga8f1e57c337249f128bb40cb56aef119d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga8f1e57c337249f128bb40cb56aef119d">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga8f1e57c337249f128bb40cb56aef119d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data. <br /></td></tr>
<tr class="separator:ga8f1e57c337249f128bb40cb56aef119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memItemLeft" align="right" valign="top"><a id="gad5d956a5ef1727ffe6af0c4e9b987742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gad5d956a5ef1727ffe6af0c4e9b987742">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA_VALID</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data_valid. <br /></td></tr>
<tr class="separator:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memItemLeft" align="right" valign="top"><a id="gaf5f6cabd257d78e6ba2680b3c7d0a8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaf5f6cabd257d78e6ba2680b3c7d0a8a1">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_SAMPLE_DONE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_sample_done. <br /></td></tr>
<tr class="separator:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19718a5299b2fd94367be319f480bee2"><td class="memItemLeft" align="right" valign="top"><a id="ga19718a5299b2fd94367be319f480bee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga19718a5299b2fd94367be319f480bee2">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga19718a5299b2fd94367be319f480bee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref0. <br /></td></tr>
<tr class="separator:ga19718a5299b2fd94367be319f480bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483efc127fd4b98245c7e50b6fb887f"><td class="memItemLeft" align="right" valign="top"><a id="gad483efc127fd4b98245c7e50b6fb887f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gad483efc127fd4b98245c7e50b6fb887f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gad483efc127fd4b98245c7e50b6fb887f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref1. <br /></td></tr>
<tr class="separator:gad483efc127fd4b98245c7e50b6fb887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaa4a0b9678341c62534d22b954a825e8a">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d9c1b248e811afa724ed240b1d894f"><td class="memItemLeft" align="right" valign="top"><a id="ga98d9c1b248e811afa724ed240b1d894f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga98d9c1b248e811afa724ed240b1d894f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_TR_SAR_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga98d9c1b248e811afa724ed240b1d894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_tr_sar_out. <br /></td></tr>
<tr class="separator:ga98d9c1b248e811afa724ed240b1d894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga318ce843790a53d67e48f4a313f816c1">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga803b92e83981ec41e43631ef1053d394">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga9f1267e1d5dcd2bb8ef2cc7fbf4af828">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaf2b36390a895539ae18d8e5a661642ef">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gae6f130fdc79bade0b25b31d39bab151c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gadf69720f4b9406d51715cf1b7b3a085b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga26f39d579dedec1f490b827cda147add">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memItemLeft" align="right" valign="top"><a id="ga5fa96d027cccf8a49dfed175368f47aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga5fa96d027cccf8a49dfed175368f47aa">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5fa96d027cccf8a49dfed175368f47aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_in. <br /></td></tr>
<tr class="separator:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaff6eeefdb963a53877d433a5f3eb6d41"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga45f8960c7f6b75fb8672f70e1dc56447">cyhal_gpio_psoc4100s_32_qfn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaff6eeefdb963a53877d433a5f3eb6d41">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:gaff6eeefdb963a53877d433a5f3eb6d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#gaff6eeefdb963a53877d433a5f3eb6d41">More...</a><br /></td></tr>
<tr class="separator:gaff6eeefdb963a53877d433a5f3eb6d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga45f8960c7f6b75fb8672f70e1dc56447"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga45f8960c7f6b75fb8672f70e1dc56447">cyhal_gpio_psoc4100s_32_qfn_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447aad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a5429399e7b50e30b878487fc4512a1c8">P0_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447aa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447ab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447ac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a4e756b641c82fc50cd1e02b5b2645d60">P1_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447ae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447af7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a583cbcc11d71b44face70c1fadefc9c0">P2_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447aecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447acd157ea5f39d394d92881bdfc3289dab">P3_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a54a63837a8bb026bd112b886ca8dc47d">P3_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447ab85e0c3af8cd4b57398754081786a201">P4_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447abd2abcc9f0b2483ad5a64032a1edf2f4">P4_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a1e48c9ef12a350ebab7de78ec4dfcb87">P4_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gga45f8960c7f6b75fb8672f70e1dc56447a76f6cddc146fd4886c8d1eb1099bcc54">P4_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 3)
<br />
 }</td></tr>
<tr class="memdesc:ga45f8960c7f6b75fb8672f70e1dc56447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 32-QFN package for the PSoC4100S series.  <a href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga45f8960c7f6b75fb8672f70e1dc56447">More...</a><br /></td></tr>
<tr class="separator:ga45f8960c7f6b75fb8672f70e1dc56447"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga40898b069011223e699de2ced14202f5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga40898b069011223e699de2ced14202f5">cyhal_pin_map_lpcomp_dsi_comp</a> [3]</td></tr>
<tr class="memdesc:ga40898b069011223e699de2ced14202f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal.  <a href="#ga40898b069011223e699de2ced14202f5">More...</a><br /></td></tr>
<tr class="separator:ga40898b069011223e699de2ced14202f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9867472e2b3ff245eaed06a736836e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga7a9867472e2b3ff245eaed06a736836e">cyhal_pin_map_lpcomp_inn_comp</a> [2]</td></tr>
<tr class="memdesc:ga7a9867472e2b3ff245eaed06a736836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal.  <a href="#ga7a9867472e2b3ff245eaed06a736836e">More...</a><br /></td></tr>
<tr class="separator:ga7a9867472e2b3ff245eaed06a736836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cc77365deff1072796431c5a4dc299"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gad8cc77365deff1072796431c5a4dc299">cyhal_pin_map_lpcomp_inp_comp</a> [2]</td></tr>
<tr class="memdesc:gad8cc77365deff1072796431c5a4dc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal.  <a href="#gad8cc77365deff1072796431c5a4dc299">More...</a><br /></td></tr>
<tr class="separator:gad8cc77365deff1072796431c5a4dc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac227a3efb38a89118c060c3536f0b341"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gac227a3efb38a89118c060c3536f0b341">cyhal_pin_map_opamp_dsi_ctb_cmp</a> [1]</td></tr>
<tr class="memdesc:gac227a3efb38a89118c060c3536f0b341"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal.  <a href="#gac227a3efb38a89118c060c3536f0b341">More...</a><br /></td></tr>
<tr class="separator:gac227a3efb38a89118c060c3536f0b341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gad911ae2ea7a6a6b6947f21a3e6fad5c4">cyhal_pin_map_opamp_out_10x</a> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal.  <a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">More...</a><br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga354b8315a3e51e24e1cb8c85c5d09e39">cyhal_pin_map_opamp_vin_m</a> [1]</td></tr>
<tr class="memdesc:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal.  <a href="#ga354b8315a3e51e24e1cb8c85c5d09e39">More...</a><br /></td></tr>
<tr class="separator:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga63377551ffe0293e4f4828e9dcd23fbd">cyhal_pin_map_opamp_vin_p0</a> [1]</td></tr>
<tr class="memdesc:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal.  <a href="#ga63377551ffe0293e4f4828e9dcd23fbd">More...</a><br /></td></tr>
<tr class="separator:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bc3ff99fc3cf66e40540267965095b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga11bc3ff99fc3cf66e40540267965095b">cyhal_pin_map_opamp_vin_p1</a> [1]</td></tr>
<tr class="memdesc:ga11bc3ff99fc3cf66e40540267965095b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p1 signal.  <a href="#ga11bc3ff99fc3cf66e40540267965095b">More...</a><br /></td></tr>
<tr class="separator:ga11bc3ff99fc3cf66e40540267965095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e153e5159585c8724fa12c9718b4769"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga0e153e5159585c8724fa12c9718b4769">cyhal_pin_map_pass_dsi_sar_data</a> [12]</td></tr>
<tr class="memdesc:ga0e153e5159585c8724fa12c9718b4769"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data signal.  <a href="#ga0e153e5159585c8724fa12c9718b4769">More...</a><br /></td></tr>
<tr class="separator:ga0e153e5159585c8724fa12c9718b4769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd903b95b4eed21d30898da4baea44d9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gabd903b95b4eed21d30898da4baea44d9">cyhal_pin_map_pass_dsi_sar_data_valid</a> [1]</td></tr>
<tr class="memdesc:gabd903b95b4eed21d30898da4baea44d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal.  <a href="#gabd903b95b4eed21d30898da4baea44d9">More...</a><br /></td></tr>
<tr class="separator:gabd903b95b4eed21d30898da4baea44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga97b9cf27b1cbaaeca17ccd16ef21518d">cyhal_pin_map_pass_dsi_sar_sample_done</a> [1]</td></tr>
<tr class="memdesc:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal.  <a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">More...</a><br /></td></tr>
<tr class="separator:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245995cb76a520efb59b2b065fac9024"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga245995cb76a520efb59b2b065fac9024">cyhal_pin_map_pass_sar_ext_vref0</a> [1]</td></tr>
<tr class="memdesc:ga245995cb76a520efb59b2b065fac9024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal.  <a href="#ga245995cb76a520efb59b2b065fac9024">More...</a><br /></td></tr>
<tr class="separator:ga245995cb76a520efb59b2b065fac9024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga9c30cf5574cabff4f5a8b5eb1be04808">cyhal_pin_map_pass_sar_ext_vref1</a> [1]</td></tr>
<tr class="memdesc:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal.  <a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">More...</a><br /></td></tr>
<tr class="separator:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a85c23827e619d9992c0afbb49f328c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga5a85c23827e619d9992c0afbb49f328c">cyhal_pin_map_pass_sarmux_pads</a> [7]</td></tr>
<tr class="memdesc:ga5a85c23827e619d9992c0afbb49f328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#ga5a85c23827e619d9992c0afbb49f328c">More...</a><br /></td></tr>
<tr class="separator:ga5a85c23827e619d9992c0afbb49f328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0da8b15a5003e27a793300744799c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga2e0da8b15a5003e27a793300744799c3">cyhal_pin_map_pass_tr_sar_out</a> [1]</td></tr>
<tr class="memdesc:ga2e0da8b15a5003e27a793300744799c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_tr_sar_out signal.  <a href="#ga2e0da8b15a5003e27a793300744799c3">More...</a><br /></td></tr>
<tr class="separator:ga2e0da8b15a5003e27a793300744799c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6debdb8d370ad19aa8cc8849d0e7b350"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga6debdb8d370ad19aa8cc8849d0e7b350">cyhal_pin_map_scb_i2c_scl</a> [7]</td></tr>
<tr class="memdesc:ga6debdb8d370ad19aa8cc8849d0e7b350"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga6debdb8d370ad19aa8cc8849d0e7b350">More...</a><br /></td></tr>
<tr class="separator:ga6debdb8d370ad19aa8cc8849d0e7b350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab014833a17bff29b53e8b237b6a6061b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gab014833a17bff29b53e8b237b6a6061b">cyhal_pin_map_scb_i2c_sda</a> [7]</td></tr>
<tr class="memdesc:gab014833a17bff29b53e8b237b6a6061b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#gab014833a17bff29b53e8b237b6a6061b">More...</a><br /></td></tr>
<tr class="separator:gab014833a17bff29b53e8b237b6a6061b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gacc07ac505c7ef6df1cce392cab77ba7f">cyhal_pin_map_scb_spi_m_clk</a> [6]</td></tr>
<tr class="memdesc:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#gacc07ac505c7ef6df1cce392cab77ba7f">More...</a><br /></td></tr>
<tr class="separator:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc984b73ac76609dbd69d2add534f5a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga7bc984b73ac76609dbd69d2add534f5a">cyhal_pin_map_scb_spi_m_miso</a> [5]</td></tr>
<tr class="memdesc:ga7bc984b73ac76609dbd69d2add534f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#ga7bc984b73ac76609dbd69d2add534f5a">More...</a><br /></td></tr>
<tr class="separator:ga7bc984b73ac76609dbd69d2add534f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8533ab49d9f0426e1dd90e8e3b0c0160"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga8533ab49d9f0426e1dd90e8e3b0c0160">cyhal_pin_map_scb_spi_m_mosi</a> [6]</td></tr>
<tr class="memdesc:ga8533ab49d9f0426e1dd90e8e3b0c0160"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#ga8533ab49d9f0426e1dd90e8e3b0c0160">More...</a><br /></td></tr>
<tr class="separator:ga8533ab49d9f0426e1dd90e8e3b0c0160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96bf0927531861cbaf9827b8441c5a9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaf96bf0927531861cbaf9827b8441c5a9">cyhal_pin_map_scb_spi_m_select0</a> [5]</td></tr>
<tr class="memdesc:gaf96bf0927531861cbaf9827b8441c5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#gaf96bf0927531861cbaf9827b8441c5a9">More...</a><br /></td></tr>
<tr class="separator:gaf96bf0927531861cbaf9827b8441c5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8249bef212df6308296c485fce2d7b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga2f8249bef212df6308296c485fce2d7b">cyhal_pin_map_scb_spi_m_select1</a> [1]</td></tr>
<tr class="memdesc:ga2f8249bef212df6308296c485fce2d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal.  <a href="#ga2f8249bef212df6308296c485fce2d7b">More...</a><br /></td></tr>
<tr class="separator:ga2f8249bef212df6308296c485fce2d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8918a968c1df66f3e724f02a55d2f2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga0b8918a968c1df66f3e724f02a55d2f2">cyhal_pin_map_scb_spi_m_select2</a> [2]</td></tr>
<tr class="memdesc:ga0b8918a968c1df66f3e724f02a55d2f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal.  <a href="#ga0b8918a968c1df66f3e724f02a55d2f2">More...</a><br /></td></tr>
<tr class="separator:ga0b8918a968c1df66f3e724f02a55d2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf005d96677757fa3d5924f8003b2cf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga8bf005d96677757fa3d5924f8003b2cf">cyhal_pin_map_scb_spi_m_select3</a> [2]</td></tr>
<tr class="memdesc:ga8bf005d96677757fa3d5924f8003b2cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal.  <a href="#ga8bf005d96677757fa3d5924f8003b2cf">More...</a><br /></td></tr>
<tr class="separator:ga8bf005d96677757fa3d5924f8003b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d27f7a1370334611ac7967afa4d5f15"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga7d27f7a1370334611ac7967afa4d5f15">cyhal_pin_map_scb_spi_s_clk</a> [6]</td></tr>
<tr class="memdesc:ga7d27f7a1370334611ac7967afa4d5f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#ga7d27f7a1370334611ac7967afa4d5f15">More...</a><br /></td></tr>
<tr class="separator:ga7d27f7a1370334611ac7967afa4d5f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ae0fff317cef6039f0cf508a459243"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaa8ae0fff317cef6039f0cf508a459243">cyhal_pin_map_scb_spi_s_miso</a> [5]</td></tr>
<tr class="memdesc:gaa8ae0fff317cef6039f0cf508a459243"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#gaa8ae0fff317cef6039f0cf508a459243">More...</a><br /></td></tr>
<tr class="separator:gaa8ae0fff317cef6039f0cf508a459243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e66b151858c5d296f3dd24244a9a28f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga2e66b151858c5d296f3dd24244a9a28f">cyhal_pin_map_scb_spi_s_mosi</a> [6]</td></tr>
<tr class="memdesc:ga2e66b151858c5d296f3dd24244a9a28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#ga2e66b151858c5d296f3dd24244a9a28f">More...</a><br /></td></tr>
<tr class="separator:ga2e66b151858c5d296f3dd24244a9a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f75dcb3293c38d0616f23409ac8dc32"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga0f75dcb3293c38d0616f23409ac8dc32">cyhal_pin_map_scb_spi_s_select0</a> [5]</td></tr>
<tr class="memdesc:ga0f75dcb3293c38d0616f23409ac8dc32"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga0f75dcb3293c38d0616f23409ac8dc32">More...</a><br /></td></tr>
<tr class="separator:ga0f75dcb3293c38d0616f23409ac8dc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff70327d1813e2c44fd1d98c5f94b93"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga6ff70327d1813e2c44fd1d98c5f94b93">cyhal_pin_map_scb_spi_s_select1</a> [1]</td></tr>
<tr class="memdesc:ga6ff70327d1813e2c44fd1d98c5f94b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal.  <a href="#ga6ff70327d1813e2c44fd1d98c5f94b93">More...</a><br /></td></tr>
<tr class="separator:ga6ff70327d1813e2c44fd1d98c5f94b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafe6b3258fd22436d7f146766cead6d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gadafe6b3258fd22436d7f146766cead6d">cyhal_pin_map_scb_spi_s_select2</a> [2]</td></tr>
<tr class="memdesc:gadafe6b3258fd22436d7f146766cead6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal.  <a href="#gadafe6b3258fd22436d7f146766cead6d">More...</a><br /></td></tr>
<tr class="separator:gadafe6b3258fd22436d7f146766cead6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c8f3a6d996db1aaf26a5229a1d463c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gab9c8f3a6d996db1aaf26a5229a1d463c">cyhal_pin_map_scb_spi_s_select3</a> [2]</td></tr>
<tr class="memdesc:gab9c8f3a6d996db1aaf26a5229a1d463c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal.  <a href="#gab9c8f3a6d996db1aaf26a5229a1d463c">More...</a><br /></td></tr>
<tr class="separator:gab9c8f3a6d996db1aaf26a5229a1d463c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17989079ac6faf78d5438c2537e7c677"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga17989079ac6faf78d5438c2537e7c677">cyhal_pin_map_scb_uart_cts</a> [5]</td></tr>
<tr class="memdesc:ga17989079ac6faf78d5438c2537e7c677"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#ga17989079ac6faf78d5438c2537e7c677">More...</a><br /></td></tr>
<tr class="separator:ga17989079ac6faf78d5438c2537e7c677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gacb958e8a22ca82ac7d50ce7fa4538c12">cyhal_pin_map_scb_uart_rts</a> [4]</td></tr>
<tr class="memdesc:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#gacb958e8a22ca82ac7d50ce7fa4538c12">More...</a><br /></td></tr>
<tr class="separator:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e7858e10ab250b67a8f1433d63d2ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gaf1e7858e10ab250b67a8f1433d63d2ed">cyhal_pin_map_scb_uart_rx</a> [5]</td></tr>
<tr class="memdesc:gaf1e7858e10ab250b67a8f1433d63d2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#gaf1e7858e10ab250b67a8f1433d63d2ed">More...</a><br /></td></tr>
<tr class="separator:gaf1e7858e10ab250b67a8f1433d63d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a2d80837723f425e94bc2478e720c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gac5a2d80837723f425e94bc2478e720c3">cyhal_pin_map_scb_uart_tx</a> [6]</td></tr>
<tr class="memdesc:gac5a2d80837723f425e94bc2478e720c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gac5a2d80837723f425e94bc2478e720c3">More...</a><br /></td></tr>
<tr class="separator:gac5a2d80837723f425e94bc2478e720c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace007c16947adeda17a897dbc8fe81cf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gace007c16947adeda17a897dbc8fe81cf">cyhal_pin_map_tcpwm_line</a> [6]</td></tr>
<tr class="memdesc:gace007c16947adeda17a897dbc8fe81cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#gace007c16947adeda17a897dbc8fe81cf">More...</a><br /></td></tr>
<tr class="separator:gace007c16947adeda17a897dbc8fe81cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013d6a4a770f3956bf8fd2210360aafd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga013d6a4a770f3956bf8fd2210360aafd">cyhal_pin_map_tcpwm_line_compl</a> [7]</td></tr>
<tr class="memdesc:ga013d6a4a770f3956bf8fd2210360aafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal.  <a href="#ga013d6a4a770f3956bf8fd2210360aafd">More...</a><br /></td></tr>
<tr class="separator:ga013d6a4a770f3956bf8fd2210360aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac193cae406924b5125a300bf128e71eb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#gac193cae406924b5125a300bf128e71eb">cyhal_pin_map_tcpwm_tr_in</a> [6]</td></tr>
<tr class="memdesc:gac193cae406924b5125a300bf128e71eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_in signal.  <a href="#gac193cae406924b5125a300bf128e71eb">More...</a><br /></td></tr>
<tr class="separator:gac193cae406924b5125a300bf128e71eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaff6eeefdb963a53877d433a5f3eb6d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff6eeefdb963a53877d433a5f3eb6d41">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga45f8960c7f6b75fb8672f70e1dc56447">cyhal_gpio_psoc4100s_32_qfn_t</a> <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga45f8960c7f6b75fb8672f70e1dc56447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f8960c7f6b75fb8672f70e1dc56447">&#9670;&nbsp;</a></span>cyhal_gpio_psoc4100s_32_qfn_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc4100s__32__qfn.html#ga45f8960c7f6b75fb8672f70e1dc56447">cyhal_gpio_psoc4100s_32_qfn_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 32-QFN package for the PSoC4100S series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447aad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a5429399e7b50e30b878487fc4512a1c8"></a>P0_6&#160;</td><td class="fielddoc"><p>Port 0 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447aa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447ab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447ac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a4e756b641c82fc50cd1e02b5b2645d60"></a>P1_7&#160;</td><td class="fielddoc"><p>Port 1 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447ae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p>Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447af7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p>Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a583cbcc11d71b44face70c1fadefc9c0"></a>P2_7&#160;</td><td class="fielddoc"><p>Port 2 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447aecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447acd157ea5f39d394d92881bdfc3289dab"></a>P3_2&#160;</td><td class="fielddoc"><p>Port 3 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a54a63837a8bb026bd112b886ca8dc47d"></a>P3_3&#160;</td><td class="fielddoc"><p>Port 3 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447ab85e0c3af8cd4b57398754081786a201"></a>P4_0&#160;</td><td class="fielddoc"><p>Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447abd2abcc9f0b2483ad5a64032a1edf2f4"></a>P4_1&#160;</td><td class="fielddoc"><p>Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a1e48c9ef12a350ebab7de78ec4dfcb87"></a>P4_2&#160;</td><td class="fielddoc"><p>Port 4 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f8960c7f6b75fb8672f70e1dc56447a76f6cddc146fd4886c8d1eb1099bcc54"></a>P4_3&#160;</td><td class="fielddoc"><p>Port 4 Pin 3. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga40898b069011223e699de2ced14202f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40898b069011223e699de2ced14202f5">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_dsi_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_dsi_comp[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. </p>

</div>
</div>
<a id="ga7a9867472e2b3ff245eaed06a736836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9867472e2b3ff245eaed06a736836e">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inn_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inn_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inn_comp signal. </p>

</div>
</div>
<a id="gad8cc77365deff1072796431c5a4dc299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8cc77365deff1072796431c5a4dc299">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inp_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inp_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inp_comp signal. </p>

</div>
</div>
<a id="gac227a3efb38a89118c060c3536f0b341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac227a3efb38a89118c060c3536f0b341">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_dsi_ctb_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_dsi_ctb_cmp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. </p>

</div>
</div>
<a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_out_10x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_out_10x[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_out_10x signal. </p>

</div>
</div>
<a id="ga354b8315a3e51e24e1cb8c85c5d09e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga354b8315a3e51e24e1cb8c85c5d09e39">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_m[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_m signal. </p>

</div>
</div>
<a id="ga63377551ffe0293e4f4828e9dcd23fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63377551ffe0293e4f4828e9dcd23fbd">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p0 signal. </p>

</div>
</div>
<a id="ga11bc3ff99fc3cf66e40540267965095b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11bc3ff99fc3cf66e40540267965095b">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p1 signal. </p>

</div>
</div>
<a id="ga0e153e5159585c8724fa12c9718b4769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e153e5159585c8724fa12c9718b4769">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data signal. </p>

</div>
</div>
<a id="gabd903b95b4eed21d30898da4baea44d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd903b95b4eed21d30898da4baea44d9">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal. </p>

</div>
</div>
<a id="ga97b9cf27b1cbaaeca17ccd16ef21518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_sample_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_sample_done[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal. </p>

</div>
</div>
<a id="ga245995cb76a520efb59b2b065fac9024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245995cb76a520efb59b2b065fac9024">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal. </p>

</div>
</div>
<a id="ga9c30cf5574cabff4f5a8b5eb1be04808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal. </p>

</div>
</div>
<a id="ga5a85c23827e619d9992c0afbb49f328c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a85c23827e619d9992c0afbb49f328c">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga2e0da8b15a5003e27a793300744799c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0da8b15a5003e27a793300744799c3">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_tr_sar_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_tr_sar_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_tr_sar_out signal. </p>

</div>
</div>
<a id="ga6debdb8d370ad19aa8cc8849d0e7b350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6debdb8d370ad19aa8cc8849d0e7b350">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="gab014833a17bff29b53e8b237b6a6061b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab014833a17bff29b53e8b237b6a6061b">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="gacc07ac505c7ef6df1cce392cab77ba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc07ac505c7ef6df1cce392cab77ba7f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="ga7bc984b73ac76609dbd69d2add534f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bc984b73ac76609dbd69d2add534f5a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="ga8533ab49d9f0426e1dd90e8e3b0c0160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8533ab49d9f0426e1dd90e8e3b0c0160">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="gaf96bf0927531861cbaf9827b8441c5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96bf0927531861cbaf9827b8441c5a9">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="ga2f8249bef212df6308296c485fce2d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f8249bef212df6308296c485fce2d7b">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select1 signal. </p>

</div>
</div>
<a id="ga0b8918a968c1df66f3e724f02a55d2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8918a968c1df66f3e724f02a55d2f2">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select2 signal. </p>

</div>
</div>
<a id="ga8bf005d96677757fa3d5924f8003b2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf005d96677757fa3d5924f8003b2cf">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select3 signal. </p>

</div>
</div>
<a id="ga7d27f7a1370334611ac7967afa4d5f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d27f7a1370334611ac7967afa4d5f15">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="gaa8ae0fff317cef6039f0cf508a459243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ae0fff317cef6039f0cf508a459243">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="ga2e66b151858c5d296f3dd24244a9a28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e66b151858c5d296f3dd24244a9a28f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga0f75dcb3293c38d0616f23409ac8dc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f75dcb3293c38d0616f23409ac8dc32">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga6ff70327d1813e2c44fd1d98c5f94b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ff70327d1813e2c44fd1d98c5f94b93">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select1 signal. </p>

</div>
</div>
<a id="gadafe6b3258fd22436d7f146766cead6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadafe6b3258fd22436d7f146766cead6d">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select2 signal. </p>

</div>
</div>
<a id="gab9c8f3a6d996db1aaf26a5229a1d463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c8f3a6d996db1aaf26a5229a1d463c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select3 signal. </p>

</div>
</div>
<a id="ga17989079ac6faf78d5438c2537e7c677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17989079ac6faf78d5438c2537e7c677">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="gacb958e8a22ca82ac7d50ce7fa4538c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb958e8a22ca82ac7d50ce7fa4538c12">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="gaf1e7858e10ab250b67a8f1433d63d2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e7858e10ab250b67a8f1433d63d2ed">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gac5a2d80837723f425e94bc2478e720c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a2d80837723f425e94bc2478e720c3">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="gace007c16947adeda17a897dbc8fe81cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace007c16947adeda17a897dbc8fe81cf">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga013d6a4a770f3956bf8fd2210360aafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013d6a4a770f3956bf8fd2210360aafd">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line_compl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line_compl[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line_compl signal. </p>

</div>
</div>
<a id="gac193cae406924b5125a300bf128e71eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac193cae406924b5125a300bf128e71eb">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_in[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_in signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
