.TH "tlm::tlm_transport_dbg_if< TRANS >" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
tlm::tlm_transport_dbg_if< TRANS >
.SH SYNOPSIS
.br
.PP
.PP
\fR#include <tlm_fw_bw_ifs\&.h>\fP
.PP
Inherits \fBsc_core::sc_interface\fP\&.
.SS "Public Member Functions"

.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBunsigned\fP int \fBtransport_dbg\fP (\fBTRANS\fP &\fBtrans\fP)=0"
.br
.in -1c

Public Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBregister_port\fP (\fBsc_port_base\fP &\fBport_\fP, \fBconst\fP \fBchar\fP *\fBif_typename_\fP)"
.br
.ti -1c
.RI "\fBvirtual\fP \fBconst\fP \fBsc_event\fP & \fBdefault_event\fP () \fBconst\fP"
.br
.ti -1c
.RI "\fBvirtual\fP \fB~sc_interface\fP ()"
.br
.in -1c
.SS "Additional Inherited Members"


Protected Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBsc_interface\fP ()"
.br
.in -1c
.SH "Member Function Documentation"
.PP 
.SS "template<\fBtypename\fP \fBTRANS\fP  = tlm_generic_payload> \fBvirtual\fP \fBunsigned\fP int \fBtlm::tlm_transport_dbg_if\fP< \fBTRANS\fP >::transport_dbg (\fBTRANS\fP & trans)\fR [pure virtual]\fP"

.PP
Implemented in \fBtlm_utils::callback_binder_fw< TYPES >\fP, \fBtlm_utils::callback_binder_fw< tlm::tlm_base_protocol_types >\fP, \fBtlm_utils::passthrough_target_socket_b< MODULE, BUSWIDTH, TYPES, POL >::process\fP, \fBtlm_utils::passthrough_target_socket_tagged_b< MODULE, BUSWIDTH, TYPES, POL >::process\fP, \fBtlm_utils::simple_target_socket_b< MODULE, BUSWIDTH, TYPES, POL >::fw_process\fP, and \fBtlm_utils::simple_target_socket_tagged_b< MODULE, BUSWIDTH, TYPES, POL >::fw_process\fP\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
