#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2048780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2048910 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x2054b60 .functor NOT 1, L_0x2077f30, C4<0>, C4<0>, C4<0>;
L_0x2077bd0 .functor XOR 1, L_0x2077a70, L_0x2077b30, C4<0>, C4<0>;
L_0x2077e70 .functor XOR 1, L_0x2077bd0, L_0x2077d10, C4<0>, C4<0>;
v0x2076cc0_0 .net *"_ivl_10", 0 0, L_0x2077d10;  1 drivers
v0x2076dc0_0 .net *"_ivl_12", 0 0, L_0x2077e70;  1 drivers
v0x2076ea0_0 .net *"_ivl_2", 0 0, L_0x2077960;  1 drivers
v0x2076f60_0 .net *"_ivl_4", 0 0, L_0x2077a70;  1 drivers
v0x2077040_0 .net *"_ivl_6", 0 0, L_0x2077b30;  1 drivers
v0x2077170_0 .net *"_ivl_8", 0 0, L_0x2077bd0;  1 drivers
v0x2077250_0 .var "clk", 0 0;
v0x20772f0_0 .net "in", 0 0, v0x2076250_0;  1 drivers
v0x2077390_0 .net "out_dut", 0 0, L_0x20778f0;  1 drivers
v0x2077430_0 .net "out_ref", 0 0, v0x2043b00_0;  1 drivers
v0x20774d0_0 .var/2u "stats1", 159 0;
v0x2077570_0 .var/2u "strobe", 0 0;
v0x2077630_0 .net "tb_match", 0 0, L_0x2077f30;  1 drivers
v0x20776f0_0 .net "tb_mismatch", 0 0, L_0x2054b60;  1 drivers
L_0x2077960 .concat [ 1 0 0 0], v0x2043b00_0;
L_0x2077a70 .concat [ 1 0 0 0], v0x2043b00_0;
L_0x2077b30 .concat [ 1 0 0 0], L_0x20778f0;
L_0x2077d10 .concat [ 1 0 0 0], v0x2043b00_0;
L_0x2077f30 .cmp/eeq 1, L_0x2077960, L_0x2077e70;
S_0x20540c0 .scope module, "good1" "reference_module" 3 74, 3 4 0, S_0x2048910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x2046b60_0 .net "clk", 0 0, v0x2077250_0;  1 drivers
v0x2046c00_0 .net "in", 0 0, v0x2076250_0;  alias, 1 drivers
v0x2043b00_0 .var "out", 0 0;
E_0x2051930 .event posedge, v0x2046b60_0;
S_0x2075f20 .scope module, "stim1" "stimulus_gen" 3 70, 3 20 0, S_0x2048910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v0x2076190_0 .net "clk", 0 0, v0x2077250_0;  alias, 1 drivers
v0x2076250_0 .var "in", 0 0;
E_0x2051b70/0 .event negedge, v0x2046b60_0;
E_0x2051b70/1 .event posedge, v0x2046b60_0;
E_0x2051b70 .event/or E_0x2051b70/0, E_0x2051b70/1;
S_0x2076310 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x2048910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x20471b0 .functor XOR 1, v0x2076250_0, v0x20766e0_0, C4<0>, C4<0>;
L_0x20778f0 .functor BUFZ 1, v0x20766e0_0, C4<0>, C4<0>, C4<0>;
v0x2076510_0 .net "clk", 0 0, v0x2077250_0;  alias, 1 drivers
v0x2076620_0 .var "flip_flop_input", 0 0;
v0x20766e0_0 .var "flip_flop_output", 0 0;
v0x2076780_0 .net "in", 0 0, v0x2076250_0;  alias, 1 drivers
v0x2076870_0 .net "out", 0 0, L_0x20778f0;  alias, 1 drivers
v0x2076980_0 .net "xor_output", 0 0, L_0x20471b0;  1 drivers
E_0x2051e30 .event anyedge, v0x2076980_0;
S_0x2076ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0x2048910;
 .timescale -12 -12;
E_0x203c9f0 .event anyedge, v0x2077570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2077570_0;
    %nor/r;
    %assign/vec4 v0x2077570_0, 0;
    %wait E_0x203c9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2075f20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2051b70;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x2076250_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x20540c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2043b00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x20540c0;
T_3 ;
    %wait E_0x2051930;
    %load/vec4 v0x2046c00_0;
    %load/vec4 v0x2043b00_0;
    %xor;
    %assign/vec4 v0x2043b00_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2076310;
T_4 ;
    %wait E_0x2051930;
    %load/vec4 v0x2076620_0;
    %assign/vec4 v0x20766e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2076310;
T_5 ;
Ewait_0 .event/or E_0x2051e30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2076980_0;
    %store/vec4 v0x2076620_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2048910;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2077250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2077570_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2048910;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2077250_0;
    %inv;
    %store/vec4 v0x2077250_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2048910;
T_8 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2076190_0, v0x20776f0_0, v0x2077250_0, v0x20772f0_0, v0x2077430_0, v0x2077390_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2048910;
T_9 ;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2048910;
T_10 ;
    %wait E_0x2051b70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20774d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20774d0_0, 4, 32;
    %load/vec4 v0x2077630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20774d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20774d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20774d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2077430_0;
    %load/vec4 v0x2077430_0;
    %load/vec4 v0x2077390_0;
    %xor;
    %load/vec4 v0x2077430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20774d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20774d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20774d0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4d/m2014_q4d_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/m2014_q4d/iter1/response0/top_module.sv";
