Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/ro_isim_beh.exe -prj C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/ro_beh.prj work.ro work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/ipcore_dir/VIO.v" into library work
Analyzing Verilog file "C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/ipcore_dir/ILA.v" into library work
Analyzing Verilog file "C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/ipcore_dir/ICON.v" into library work
Analyzing Verilog file "C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ICON
Compiling module VIO
Compiling module ILA
Compiling module ro
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/zjc19/Desktop/Master files/18632 Assignment/ringpuf_student/ro_isim_beh.exe
Fuse Memory Usage: 27536 KB
Fuse CPU Usage: 296 ms
