
---------- Begin Simulation Statistics ----------
final_tick                               584715011000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80875                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701184                       # Number of bytes of host memory used
host_op_rate                                    81144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7573.99                       # Real time elapsed on the host
host_tick_rate                               77200344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612546593                       # Number of instructions simulated
sim_ops                                     614584186                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.584715                       # Number of seconds simulated
sim_ticks                                584715011000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.774219                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78144884                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92180010                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7225828                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123641811                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12615363                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12779914                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          164551                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159637293                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062094                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018211                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5033336                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143200682                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19819384                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058517                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62819133                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580282287                       # Number of instructions committed
system.cpu0.commit.committedOps             581301781                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1036515850                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560823                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389270                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    767360068     74.03%     74.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160369528     15.47%     89.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37723575      3.64%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33286495      3.21%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10944350      1.06%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1938566      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1916872      0.18%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3157012      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19819384      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1036515850                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887550                       # Number of function calls committed.
system.cpu0.commit.int_insts                561282093                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949067                       # Number of loads committed
system.cpu0.commit.membars                    2037593                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037602      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322223178     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967266     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70920047     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581301781                       # Class of committed instruction
system.cpu0.commit.refs                     251887348                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580282287                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301781                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.996369                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.996369                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184798222                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2202125                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77321745                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657377457                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               395436372                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                458241872                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5041103                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7166670                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3944696                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159637293                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114748570                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    648109705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2662014                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669237998                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          393                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14467310                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137802                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         392118261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90760247                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577697                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1047462265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639888                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882648                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               567050347     54.14%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358459717     34.22%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73120843      6.98%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37041795      3.54%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6740422      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3856060      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  166533      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021774      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4774      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1047462265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      110995477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5104945                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150767617                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.550491                       # Inst execution rate
system.cpu0.iew.exec_refs                   286137356                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79945470                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153583243                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205686613                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021626                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2678741                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80903478                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644103848                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206191886                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3934913                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            637720330                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1046481                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2906137                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5041103                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5120474                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80352                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11314432                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29040                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8173                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4119933                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25737546                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8965197                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8173                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       853697                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4251248                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270291226                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630179455                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851286                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230095211                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543981                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630270373                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776158645                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404120805                       # number of integer regfile writes
system.cpu0.ipc                              0.500909                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500909                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038519      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346936803     54.07%     54.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139610      0.65%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018076      0.16%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208319856     32.47%     87.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79202311     12.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             641655244                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1304390                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002033                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 240227     18.42%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                916871     70.29%     88.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               147289     11.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             640921043                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2332161251                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630179386                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        706913165                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641044448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                641655244                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059400                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62802063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            84250                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           883                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13709383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1047462265                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819869                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          583268674     55.68%     55.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323017068     30.84%     86.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114406602     10.92%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20450399      1.95%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4053996      0.39%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1623861      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             425923      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             142988      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72754      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1047462265                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553887                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9685277                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2029938                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205686613                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80903478                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1158457742                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10973034                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165814370                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370565682                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6690174                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               401363703                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5006639                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9223                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            794509830                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             651751472                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419874493                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                455685864                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7432954                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5041103                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19383461                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49308806                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       794509773                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        173764                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2841                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14297687                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2839                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1660806382                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1299202208                       # The number of ROB writes
system.cpu0.timesIdled                       12190997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.679627                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4510568                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5590715                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           768267                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7787455                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            260543                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         386734                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          126191                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8754141                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3260                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           459982                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095738                       # Number of branches committed
system.cpu1.commit.bw_lim_events               818016                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4367037                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264306                       # Number of instructions committed
system.cpu1.commit.committedOps              33282405                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191653418                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829155                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177920201     92.83%     92.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6905132      3.60%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2260832      1.18%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2014269      1.05%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       521471      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       179133      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       953423      0.50%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        80941      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       818016      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191653418                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320848                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049121                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248810                       # Number of loads committed
system.cpu1.commit.membars                    2035971                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035971      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083447     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266735     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896114      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282405                       # Class of committed instruction
system.cpu1.commit.refs                      12162861                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264306                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282405                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.974272                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.974272                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171925372                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               310634                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4339422                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39606053                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5254161                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12533963                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                460214                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               568959                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2315278                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8754141                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4941538                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186308387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55231                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40352854                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1536998                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045416                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5412089                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4771111                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209347                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192488988                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.214928                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.653962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167498246     87.02%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14731901      7.65%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5998072      3.12%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2876710      1.49%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  987348      0.51%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  316864      0.16%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79650      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192488988                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         266750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              492125                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7720785                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188342                       # Inst execution rate
system.cpu1.iew.exec_refs                    12962586                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943979                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149251656                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10087458                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018618                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           571364                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977533                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37641937                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10018607                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           564486                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36303976                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                749972                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1377519                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                460214                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3375944                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17308                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156372                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4999                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          384                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       838648                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63482                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           191                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92485                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        399640                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21315409                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36034534                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866723                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18474546                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186944                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36043615                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44634386                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24556502                       # number of integer regfile writes
system.cpu1.ipc                              0.167384                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167384                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036077      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21798425     59.12%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11099726     30.11%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934091      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36868462                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1110139                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030111                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 214500     19.32%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804916     72.51%     91.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                90720      8.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35942509                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         267409729                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36034522                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42001595                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34587262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36868462                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054675                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4359531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73705                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           238                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1477290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192488988                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191535                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170338703     88.49%     88.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14190745      7.37%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4436364      2.30%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1479798      0.77%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1388622      0.72%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             272170      0.14%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             260622      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89187      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32777      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192488988                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191270                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6174465                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532683                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10087458                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977533                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       192755738                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   976666224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159739510                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413694                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6464605                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6305832                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1195340                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7793                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47795508                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38757637                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26670241                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13112481                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4789564                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                460214                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12850908                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4256547                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47795496                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20043                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14068031                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           582                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228484558                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76136474                       # The number of ROB writes
system.cpu1.timesIdled                           3930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1968561                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 9777                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2151005                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5677671                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3784290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7534173                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88355                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35404                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36230572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2674931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72435975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2710335                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2358733                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1629252                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2120532                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              384                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1424798                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1424791                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2358733                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           205                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11317697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11317697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    346417664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               346417664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3784389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3784389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3784389                       # Request fanout histogram
system.membus.respLayer1.occupancy        19843078333                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15086235392                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   584715011000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   584715011000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       914420000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1202497378.987747                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       397000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3137634500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   579228491000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5486520000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98864914                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98864914                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98864914                       # number of overall hits
system.cpu0.icache.overall_hits::total       98864914                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15883656                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15883656                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15883656                       # number of overall misses
system.cpu0.icache.overall_misses::total     15883656                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 222942972994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 222942972994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 222942972994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 222942972994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114748570                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114748570                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114748570                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114748570                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138421                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138421                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138421                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138421                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14035.998576                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14035.998576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14035.998576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14035.998576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4203                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.237288                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14854591                       # number of writebacks
system.cpu0.icache.writebacks::total         14854591                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1029031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1029031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1029031                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1029031                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14854625                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14854625                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14854625                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14854625                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 198347830996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 198347830996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 198347830996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 198347830996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129454                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129454                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129454                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129454                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13352.597659                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13352.597659                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13352.597659                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13352.597659                       # average overall mshr miss latency
system.cpu0.icache.replacements              14854591                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98864914                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98864914                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15883656                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15883656                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 222942972994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 222942972994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114748570                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114748570                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138421                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138421                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14035.998576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14035.998576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1029031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1029031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14854625                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14854625                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 198347830996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 198347830996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129454                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129454                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13352.597659                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13352.597659                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113719251                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14854591                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.655495                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244351763                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244351763                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232944509                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232944509                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232944509                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232944509                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28399773                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28399773                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28399773                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28399773                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 700128804344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 700128804344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 700128804344                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 700128804344                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261344282                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261344282                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261344282                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261344282                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108668                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108668                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108668                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108668                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24652.619736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24652.619736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24652.619736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24652.619736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4388661                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       181358                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99076                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2386                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.295904                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.009220                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20277997                       # number of writebacks
system.cpu0.dcache.writebacks::total         20277997                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8515459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8515459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8515459                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8515459                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19884314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19884314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19884314                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19884314                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 355243588237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 355243588237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 355243588237                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 355243588237                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076085                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17865.518933                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17865.518933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17865.518933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17865.518933                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20277997                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168143101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168143101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22282964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22282964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 458679754500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 458679754500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190426065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190426065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117016                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117016                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20584.324172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20584.324172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5069094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5069094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17213870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17213870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 265389802500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 265389802500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090397                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090397                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15417.207316                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15417.207316                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64801408                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64801408                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6116809                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6116809                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 241449049844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 241449049844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70918217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70918217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39473.040575                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39473.040575                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3446365                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3446365                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2670444                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2670444                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  89853785737                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  89853785737                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037655                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037655                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33647.507956                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33647.507956                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53986500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53986500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.407330                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.407330                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69391.388175                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69391.388175                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 81461.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81461.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          129                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       518000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       518000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1853                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1853                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.069617                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069617                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4015.503876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4015.503876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          129                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       389000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       389000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.069617                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069617                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3015.503876                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3015.503876                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611449                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611449                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406762                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406762                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32554635000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32554635000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018211                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018211                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399487                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399487                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80033.619168                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80033.619168                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406762                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406762                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32147873000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32147873000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399487                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399487                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79033.619168                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79033.619168                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965176                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253846910                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20290767                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.510464                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965176                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998912                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998912                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545023311                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545023311                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14667289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18981097                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2358                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              200939                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33851683                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14667289                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18981097                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2358                       # number of overall hits
system.l2.overall_hits::.cpu1.data             200939                       # number of overall hits
system.l2.overall_hits::total                33851683                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            187334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1295936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866181                       # number of demand (read+write) misses
system.l2.demand_misses::total                2351918                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           187334                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1295936                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2467                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866181                       # number of overall misses
system.l2.overall_misses::total               2351918                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15169574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 120355878998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    216996999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85741385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221483835497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15169574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 120355878998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    216996999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85741385500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221483835497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14854623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20277033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36203601                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14854623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20277033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36203601                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.511295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.511295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80976.085494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92871.776845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87959.869882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98987.839147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94171.580598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80976.085494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92871.776845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87959.869882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98987.839147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94171.580598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1069                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.115385                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1228755                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1629252                       # number of writebacks
system.l2.writebacks::total                   1629252                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21462                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               76690                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21462                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              76690                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       187316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1240747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       844719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2275228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       187316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1240747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       844719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1524132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3799360                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13295882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 104055060001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    191487499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75401825001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 192944255001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13295882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 104055060001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    191487499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75401825001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 121937016118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 314881271119                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.506943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.506943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70981.029384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83864.849160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78285.976697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89262.612775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84802.162685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70981.029384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83864.849160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78285.976697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89262.612775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80004.235931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82877.450707                       # average overall mshr miss latency
system.l2.replacements                        6432524                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4933448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4933448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4933448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4933448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31185105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31185105                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31185105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31185105                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1524132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1524132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 121937016118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 121937016118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80004.235931                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80004.235931                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 87                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.843137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.828571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1732.558140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1712.643678                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1723000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1742500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.843137                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.828571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20034.883721                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20028.735632                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       504000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       504000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20160                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2242332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2327337                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         821247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1480789                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76777776499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65085595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  141863371999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3063579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3808126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.268068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93489.262669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98683.018671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95802.556609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39830                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17415                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       781417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       642127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1423544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  65872228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56956962000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122829190500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.255067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.862440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.373817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84298.432847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88700.462681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86284.084299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14667289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14669647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       187334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           189801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15169574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    216996999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15386570999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14854623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14859448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.511295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80976.085494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87959.869882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81066.859495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       187316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       189762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13295882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    191487499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13487369999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.506943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70981.029384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78285.976697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71075.188916                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16738765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       115934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16854699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       474689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       206639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          681328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43578102499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20655790000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  64233892499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17213454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17536027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.640596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91803.480803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99960.752810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94277.488227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4047                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       459330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       202592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       661922                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38182831501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18444863001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  56627694502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.628050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83127.232058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91044.379842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85550.403978                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                56                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          297                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             308                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5893500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       214500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6108000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           364                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.843750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19843.434343                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        19500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19831.168831                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          197                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          204                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3831999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       140000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3971999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.559659                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.560440                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19451.771574                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19470.583333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999817                       # Cycle average of tags in use
system.l2.tags.total_refs                    73753509                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6432683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.465435                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.302019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.877377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.356515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.414952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.041174                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.193071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.281893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 585013939                       # Number of tag accesses
system.l2.tags.data_accesses                585013939                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11988160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      79462144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        156544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54088640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     96450048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242145536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11988160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       156544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12144704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104272128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104272128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         187315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1241596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         845135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1507032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3783524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1629252                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1629252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20502569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135898929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           267727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92504278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    164952235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             414125739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20502569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       267727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20770296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178329829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178329829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178329829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20502569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135898929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          267727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92504278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    164952235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            592455568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    187314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1168843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    829305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1502957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003732275250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96088                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96088                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8117392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1478396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3783524                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1629252                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3783524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1629252                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92659                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58404                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            158079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            156604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            174353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            403364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            304992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            374267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            264719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            269551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           197820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           175513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           173124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           167366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           161648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            124976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            140228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            187727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 104645766726                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18454325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            173849485476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28352.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47102.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2534037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  999185                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3783524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1629252                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1414080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  788821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  413881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  326885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  272195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  137008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   55460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1728447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.824973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.615412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.239533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       977540     56.56%     56.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       328854     19.03%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       162342      9.39%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        92927      5.38%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37280      2.16%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22564      1.31%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14155      0.82%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10948      0.63%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81837      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1728447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.410811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.267613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.499201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96083     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.347723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81913     85.25%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1588      1.65%     86.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7964      8.29%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3139      3.27%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1085      1.13%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              290      0.30%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               80      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96088                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              236215360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5930176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100532480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               242145536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104272128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       403.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    414.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  584714907500                       # Total gap between requests
system.mem_ctrls.avgGap                     108024.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11988096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     74805952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       156544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53075520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     96189248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100532480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20502459.787200503051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 127935747.488446131349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 267727.007268503308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90771604.972529083490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 164506205.913020431995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171934152.721794933081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       187315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1241596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       845135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1507032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1629252                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5578051058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  53339852321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89258522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40463810704                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  74378512871                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13940524055712                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29778.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42960.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36491.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47878.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49354.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8556395.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5732513220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3046872675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10894733220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3693572820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46156390800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     110987514660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131067394080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       311578991475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.873256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 339535634845                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19524700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 225654676155                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6608712600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3512583690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15458042880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4506107580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46156390800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     196169483160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59335210080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       331746530790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.364484                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 152275451404                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19524700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 412914859596                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5808794589.285714                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27917052633.617695                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222467430500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96776265500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 487938745500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4935423                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4935423                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4935423                       # number of overall hits
system.cpu1.icache.overall_hits::total        4935423                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6115                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6115                       # number of overall misses
system.cpu1.icache.overall_misses::total         6115                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    312448000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    312448000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    312448000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    312448000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4941538                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4941538                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4941538                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4941538                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001237                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001237                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001237                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001237                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51095.339330                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51095.339330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51095.339330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51095.339330                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          364                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           23                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4793                       # number of writebacks
system.cpu1.icache.writebacks::total             4793                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1290                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1290                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4825                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4825                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4825                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4825                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    250749000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    250749000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    250749000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    250749000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000976                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000976                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000976                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000976                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51968.704663                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51968.704663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51968.704663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51968.704663                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4793                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4935423                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4935423                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    312448000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    312448000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4941538                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4941538                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51095.339330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51095.339330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4825                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4825                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    250749000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    250749000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51968.704663                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51968.704663                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.410291                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4700569                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4793                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           980.715418                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        398512500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.410291                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9887901                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9887901                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9369663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9369663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9369663                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9369663                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2322414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2322414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2322414                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2322414                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200124467016                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200124467016                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200124467016                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200124467016                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11692077                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11692077                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11692077                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11692077                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198631                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86170.883837                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86170.883837                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86170.883837                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86170.883837                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1047481                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       127882                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1639                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.996463                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.024405                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067089                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067089                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1667468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1667468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1667468                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1667468                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654946                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654946                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54832909640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54832909640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54832909640                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54832909640                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056016                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056016                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056016                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056016                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83721.268074                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83721.268074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83721.268074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83721.268074                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067089                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8378613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8378613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1417773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1417773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104419237000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104419237000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9796386                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9796386                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73650.180247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73650.180247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1094270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1094270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22660279500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22660279500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70046.582257                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70046.582257                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       991050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        991050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       904641                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       904641                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  95705230016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  95705230016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895691                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895691                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.477209                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.477209                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105793.602121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105793.602121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       573198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       573198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331443                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331443                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32172630140                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32172630140                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174840                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174840                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97068.365119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97068.365119                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3639000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3639000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.296943                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.296943                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26757.352941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26757.352941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008734                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008734                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        12375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          291                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1300000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1300000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.326389                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.326389                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9219.858156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9219.858156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1159000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1159000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.326389                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.326389                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8219.858156                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8219.858156                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592170                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592170                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425755                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425755                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35713340500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35713340500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418258                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418258                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83882.374840                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83882.374840                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425755                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425755                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35287585500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35287585500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418258                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418258                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82882.374840                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82882.374840                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.168121                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11042177                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080567                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.218873                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        398524000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.168121                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26502379                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26502379                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 584715011000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32396828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6562700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31271009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4803272                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2585714                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             400                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3833650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3833650                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14859449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17537380                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          364                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          364                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44563837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60846692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3215096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108640068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1901389632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2595521280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       615552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136589376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4634115840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9045658                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105992512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45249754                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063209                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42425018     93.76%     93.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2789305      6.16%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35428      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45249754                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72422449989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30437417774                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22302649985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1621431150                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7251471                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2525171492500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703036                       # Number of bytes of host memory used
host_op_rate                                    75485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32732.90                       # Real time elapsed on the host
host_tick_rate                               59281537                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468416259                       # Number of instructions simulated
sim_ops                                    2470849366                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.940456                       # Number of seconds simulated
sim_ticks                                1940456481500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.612034                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164181556                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164821006                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12843480                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185927334                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            308566                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         324273                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15707                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196306008                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10030                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        198068                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12827117                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124042800                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32999572                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         601344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      252492345                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           927606774                       # Number of instructions committed
system.cpu0.commit.committedOps             927804880                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3823808825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.242639                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.182268                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3596299773     94.05%     94.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     80423590      2.10%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20307096      0.53%     96.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9586515      0.25%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8787311      0.23%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5591880      0.15%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37789283      0.99%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32023805      0.84%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32999572      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3823808825                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317377675                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              674760                       # Number of function calls committed.
system.cpu0.commit.int_insts                760931588                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246315800                       # Number of loads committed
system.cpu0.commit.membars                     392454                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       393465      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468255208     50.47%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117717225     12.69%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36543031      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8361330      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12199523      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141050443     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        712464      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105463425     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24950018      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927804880                       # Class of committed instruction
system.cpu0.commit.refs                     272176350                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  927606774                       # Number of Instructions Simulated
system.cpu0.committedOps                    927804880                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.183349                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.183349                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3412381585                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16463                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143593305                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1280556849                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100815467                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                266053771                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13591958                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25676                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70561709                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196306008                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79078894                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3763194650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1613299                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1461842132                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           67                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27216664                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.050588                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86601313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164490122                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.376715                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3863404490                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.378458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.980376                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3022623097     78.24%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               602697976     15.60%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43986367      1.14%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131190088      3.40%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5902204      0.15%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  641979      0.02%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43478245      1.13%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12869978      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14556      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3863404490                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358522480                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315138530                       # number of floating regfile writes
system.cpu0.idleCycles                       17098061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14919788                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146290169                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.399022                       # Inst execution rate
system.cpu0.iew.exec_refs                   809373270                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27913928                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1472433762                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310367868                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            260631                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17349197                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32915664                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1178685027                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            781459342                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12810039                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1548404990                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12824444                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1024511629                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13591958                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1050927560                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51860621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          389040                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       920200                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64052068                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7055114                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        920200                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6981496                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7938292                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                828104253                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1030959863                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839395                       # average fanout of values written-back
system.cpu0.iew.wb_producers                695106901                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.265677                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1035285400                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1601218147                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546329609                       # number of integer regfile writes
system.cpu0.ipc                              0.239043                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.239043                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           396615      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540805258     34.64%     34.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14074      0.00%     34.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1994      0.00%     34.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124792796      7.99%     42.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                998      0.00%     42.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47791417      3.06%     45.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8752614      0.56%     46.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13551765      0.87%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           479745983     30.73%     78.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             724987      0.05%     78.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      305426999     19.56%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27067399      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1561215028                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              631351856                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1171410924                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341914851                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         518479745                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  190921132                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122290                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7301586      3.82%      3.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%      3.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                69545      0.04%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                91634      0.05%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               51745      0.03%      3.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             58584168     30.69%     34.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              224573      0.12%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91784128     48.07%     82.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9666      0.01%     82.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32798996     17.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5078      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1120387689                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6009255850                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689045012                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        912004129                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1177930578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1561215028                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             754449                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      250880150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3911095                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        153105                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    206585387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3863404490                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.404103                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.159647                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3267517328     84.58%     84.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          224644824      5.81%     90.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111921429      2.90%     93.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68119546      1.76%     95.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          106328295      2.75%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52787976      1.37%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           14999172      0.39%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7566744      0.20%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9519176      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3863404490                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.402323                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17662602                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10918064                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310367868                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32915664                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363852594                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186964232                       # number of misc regfile writes
system.cpu0.numCycles                      3880502551                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      410524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2703240784                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            778148176                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             167356336                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133689274                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             617487973                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8021085                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1747436936                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1235480405                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1036581718                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                288396303                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1815641                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13591958                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            723991521                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               258433547                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        493015670                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1254421266                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        494650                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11894                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                425729077                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11739                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4971054907                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2400238408                       # The number of ROB writes
system.cpu0.timesIdled                         164137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3139                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.706672                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164003034                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164485516                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12638092                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        185244354                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            278183                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         285867                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7684                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195481303                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3950                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194852                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12629374                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124086255                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32728961                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         595324                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      249392885                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928262892                       # Number of instructions committed
system.cpu1.commit.committedOps             928460300                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3820588990                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.243015                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.184148                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3593881043     94.07%     94.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     79671931      2.09%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20077297      0.53%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9511603      0.25%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8711932      0.23%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5532220      0.14%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37559571      0.98%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     32914432      0.86%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32728961      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3820588990                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317541100                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              608008                       # Number of function calls committed.
system.cpu1.commit.int_insts                761699151                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246730384                       # Number of loads committed
system.cpu1.commit.membars                     390484                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       390484      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469083589     50.52%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117963751     12.71%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36313088      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8264910      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12085024      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140988157     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        455322      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105937079     11.41%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24835168      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        928460300                       # Class of committed instruction
system.cpu1.commit.refs                     272215726                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928262892                       # Number of Instructions Simulated
system.cpu1.committedOps                    928460300                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.161903                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.161903                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3413611706                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8731                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143598554                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1276741896                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97161149                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                265023891                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13380881                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17824                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             70487530                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195481303                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78060019                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3763615779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1574416                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1455782731                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26779198                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050599                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82659779                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164281217                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.376820                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3859665157                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.377255                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.977009                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3020550984     78.26%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               602000570     15.60%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43737563      1.13%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131383494      3.40%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5780455      0.15%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  620890      0.02%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42915433      1.11%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12671326      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3859665157                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358196769                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315198139                       # number of floating regfile writes
system.cpu1.idleCycles                        3675397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14698429                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146062960                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.399357                       # Inst execution rate
system.cpu1.iew.exec_refs                   804217118                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27520397                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1482067938                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            309983415                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            256676                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17063588                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32453790                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1176260137                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            776696721                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12611280                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1542850948                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12974450                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1018533034                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13380881                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1045168470                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51395044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          376929                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       903437                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63253031                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6968448                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        903437                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6870213                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7828216                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                828443927                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1030315093                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840260                       # average fanout of values written-back
system.cpu1.iew.wb_producers                696108450                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.266690                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1034603606                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1596108738                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546173580                       # number of integer regfile writes
system.cpu1.ipc                              0.240275                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.240275                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393049      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540679204     34.76%     34.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 980      0.00%     34.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124982067      8.04%     42.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47436474      3.05%     45.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8649589      0.56%     46.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13427253      0.86%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           476212542     30.62%     78.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             460675      0.03%     78.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      304140395     19.55%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26937248      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1555462228                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              629332381                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1167571370                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    341843838                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         516267888                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  189929852                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122105                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7389195      3.89%      3.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                69887      0.04%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                87958      0.05%      3.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               51628      0.03%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             58623935     30.87%     34.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              226099      0.12%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              90923271     47.87%     82.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  111      0.00%     82.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32552887     17.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4881      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1115666650                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5996819383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    688471255                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        908694063                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1175511442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1555462228                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             748695                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      247799837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3871288                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        153371                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    204109543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3859665157                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.403004                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.158762                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3265886365     84.62%     84.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          224112042      5.81%     90.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111538218      2.89%     93.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           67980717      1.76%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          105520807      2.73%     97.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52388483      1.36%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           14986568      0.39%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7629108      0.20%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9622849      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3859665157                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402621                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17489224                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10813293                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           309983415                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32453790                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363556677                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186768853                       # number of misc regfile writes
system.cpu1.numCycles                      3863340554                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17441698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2706219773                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779100024                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             166272835                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129934170                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             615834760                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7907634                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1743042623                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1232257138                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1034260579                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                287399685                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1812458                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13380881                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            722353928                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               255160555                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        490940636                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1252101987                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        376720                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11520                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                425265041                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11515                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4965677321                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2394831394                       # The number of ROB writes
system.cpu1.timesIdled                          36854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        133945757                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2546231                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           144630230                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             322505478                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    214540684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     424352019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8539118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4454937                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139575691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    115616460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279078317                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      120071397                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          212253797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4246027                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2046                       # Transaction distribution
system.membus.trans_dist::CleanEvict        205567735                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           309970                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1967162                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1965651                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     212253798                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    638571467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              638571467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  13981921344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13981921344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           243860                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         214536211                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               214536211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           214536211                       # Request fanout histogram
system.membus.respLayer1.occupancy       1101303686195                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             56.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        494316518445                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1092                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          546                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    376437.728938                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   240267.364007                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          546    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1265500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            546                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1940250946500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    205535000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78911380                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78911380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78911380                       # number of overall hits
system.cpu0.icache.overall_hits::total       78911380                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       167513                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        167513                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       167513                       # number of overall misses
system.cpu0.icache.overall_misses::total       167513                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12708227500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12708227500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12708227500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12708227500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79078893                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79078893                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79078893                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79078893                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002118                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75864.126963                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75864.126963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75864.126963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75864.126963                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6322                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               99                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.858586                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152407                       # number of writebacks
system.cpu0.icache.writebacks::total           152407                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15106                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15106                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15106                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15106                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152407                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152407                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152407                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152407                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11660442500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11660442500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11660442500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11660442500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001927                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001927                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001927                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001927                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76508.575722                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76508.575722                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76508.575722                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76508.575722                       # average overall mshr miss latency
system.cpu0.icache.replacements                152407                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78911380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78911380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       167513                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       167513                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12708227500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12708227500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79078893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79078893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75864.126963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75864.126963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15106                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15106                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152407                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152407                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11660442500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11660442500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76508.575722                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76508.575722                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79064073                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152439                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           518.660402                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158310193                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158310193                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    145573828                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       145573828                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    145573828                       # number of overall hits
system.cpu0.dcache.overall_hits::total      145573828                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    159947055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     159947055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    159947055                       # number of overall misses
system.cpu0.dcache.overall_misses::total    159947055                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12195528391073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12195528391073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12195528391073                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12195528391073                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305520883                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305520883                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305520883                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305520883                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.523522                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.523522                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.523522                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.523522                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76247.283147                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76247.283147                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76247.283147                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76247.283147                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2571452194                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       688962                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53092982                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11542                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.432996                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.691735                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69558830                       # number of writebacks
system.cpu0.dcache.writebacks::total         69558830                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     90182328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     90182328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     90182328                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     90182328                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69764727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69764727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69764727                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69764727                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6461538424866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6461538424866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6461538424866                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6461538424866                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228347                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228347                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228347                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92618.988172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92618.988172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92618.988172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92618.988172                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69558768                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127806393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127806393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    152058680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    152058680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11828208005000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11828208005000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279865073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279865073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.543329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.543329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77787.128002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77787.128002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     83667132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     83667132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68391548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68391548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6364769685000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6364769685000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93063.688001                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93063.688001                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     17767435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17767435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7888375                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7888375                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 367320386073                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 367320386073                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25655810                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25655810                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.307469                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.307469                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46564.772348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46564.772348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6515196                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6515196                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1373179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1373179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  96768739866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  96768739866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70470.594049                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70470.594049                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1545                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1545                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62901000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62901000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.207578                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.207578                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40712.621359                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40712.621359                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019884                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019884                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16212.837838                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16212.837838                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4320                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4320                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6618                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6618                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.347235                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.347235                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5094.212359                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5094.212359                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2298                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2298                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9408500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9408500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.347235                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.347235                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4094.212359                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4094.212359                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6351                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6351                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191717                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191717                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5239110000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5239110000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       198068                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       198068                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.967935                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.967935                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27327.310567                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27327.310567                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191717                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191717                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5047393000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5047393000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.967935                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.967935                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26327.310567                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26327.310567                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.944910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          215705155                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69818497                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.089513                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.944910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681284489                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681284489                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10485852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5907                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10557674                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21060434                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11001                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10485852                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5907                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10557674                       # number of overall hits
system.l2.overall_hits::total                21060434                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59077420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58769654                       # number of demand (read+write) misses
system.l2.demand_misses::total              118020764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141407                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59077420                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32283                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58769654                       # number of overall misses
system.l2.overall_misses::total             118020764                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11293297497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6209466333646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2690734498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6179228668876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12402679034517                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11293297497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6209466333646                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2690734498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6179228668876                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12402679034517                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69563272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69327328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139081198                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69563272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69327328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139081198                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.927819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.849262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.845326                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.848575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.927819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.849262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.845326                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.848575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79863.779707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105107.269980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83348.341170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105143.186122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105088.957351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79863.779707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105107.269980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83348.341170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105143.186122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105088.957351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            8663575                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    323778                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.757763                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  97338541                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4245930                       # number of writebacks
system.l2.writebacks::total                   4245930                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3448745                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3430894                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             6880362                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3448745                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3430894                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            6880362                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     55628675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        31972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     55338760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         111140402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     55628675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        31972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     55338760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    109028932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        220169334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9861306003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5452971229176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2355518004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5426606120488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10891794173671                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9861306003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5452971229176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2355518004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5426606120488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 9102533416828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19994327590499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.925115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.799685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.837183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.798224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799104                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.925115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.799685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.837183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.798224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.583027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69940.820618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98024.467223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73674.402727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98061.577825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98000.312917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69940.820618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98024.467223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73674.402727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98061.577825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83487.320749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90813.408149                       # average overall mshr miss latency
system.l2.replacements                      323834237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5330174                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5330174                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           97                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             97                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5330271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5330271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           97                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           97                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125629001                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125629001                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2046                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2046                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125631047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125631047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000016                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000016                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2046                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2046                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000016                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000016                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    109028932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      109028932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 9102533416828                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 9102533416828                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83487.320749                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83487.320749                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12387                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           13115                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                25502                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         37104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         36614                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              73718                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    264189000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    290569500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    554758500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49491                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49729                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            99220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.749712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.736271                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.742975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7120.229625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7936.021740                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7525.414417                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2776                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3070                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5846                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        34328                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        33544                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         67872                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    796366043                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    790554990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1586921033                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.693621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.674536                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.684056                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23198.731152                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23567.701824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23381.085470                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          209                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              288                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        61500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       340500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       402000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          222                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            321                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.797980                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.941441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.897196                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   778.481013                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1629.186603                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1395.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          205                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          283                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1553000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4233000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5786000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.787879                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923423                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.881620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19910.256410                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20648.780488                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20445.229682                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           330509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           299059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                629568                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         998866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         980924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1979790                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92630668915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91155266961                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183785935876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1329375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1279983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2609358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.751380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.766357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.758727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92735.831348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92927.960740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92831.025450                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7840                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15416                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       991026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       973348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1964374                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  82132166917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  80852630962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162984797879                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.745483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.760438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.752819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82875.895201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83066.519849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82970.349780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           173690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11293297497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2690734498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13984031995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.927819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.845326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79863.779707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83348.341170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80511.439893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           723                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140995                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        31972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9861306003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2355518004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12216824007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.925115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.837183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.907496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69940.820618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73674.402727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70630.952766                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10155343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10258615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20413958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58078554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57788730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       115867284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6116835664731                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6088073401915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 12204909066646                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68233897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68047345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136281242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.851169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.849243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105320.040591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105350.531183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105335.247753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3440905                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      3423318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      6864223                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     54637649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     54365412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    109003061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5370839062259                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5345753489526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10716592551785                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.800741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.798935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98299.234329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98330.046492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98314.601934                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   366270594                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 323834301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.131043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.921029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.043497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.689816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.682568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.649839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.342516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.416404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2485023309                       # Number of tag accesses
system.l2.tags.data_accesses               2485023309                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9023616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3562843648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2046208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3544248576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6591882624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        13710044672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9023616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2046208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11069824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    271745728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       271745728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       55669432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          31972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       55378884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    102998166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           214219448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4246027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4246027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4650254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1836085314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1054498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1826502480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3397078310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7065370856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4650254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1054498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5704753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140042166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140042166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140042166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4650254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1836085314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1054498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1826502480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3397078310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7205413022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3260601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  55139240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     31972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  54849870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 101730406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004052444250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       203193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       203193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           312714282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3074260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   214219449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4248073                       # Number of write requests accepted
system.mem_ctrls.readBursts                 214219449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4248073                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2326966                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                987472                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6466814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5683823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5205323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4772840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4855978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5504346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          42741725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34733702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          27182059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          19464990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         13504526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11055457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          8794200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7718933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6600243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7607524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            215973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            246849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            253905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           263640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8125630620355                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1059462415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            12098614676605                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38347.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57097.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                181579018                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3005075                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             214219449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4248073                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6949843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12520590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                17227920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                20023083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                21115948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                21257704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                20163740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                18362982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                16098332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                13867844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12775085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12920094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                7496432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4462243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3092461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2003611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1137029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 386714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  26602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 212230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 214628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 215445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 218992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 211651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 209540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 208932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 207677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 206754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     30568998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    450.449796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.929057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.972455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8914738     29.16%     29.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4775450     15.62%     44.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3148965     10.30%     55.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1993163      6.52%     61.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1355026      4.43%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1048557      3.43%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       827034      2.71%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       687580      2.25%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7818485     25.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     30568998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       203193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1042.813685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    232.621974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3442.116492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       186313     91.69%     91.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6348      3.12%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2537      1.25%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1433      0.71%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1378      0.68%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          944      0.46%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          694      0.34%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          634      0.31%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          362      0.18%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          342      0.17%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          590      0.29%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          452      0.22%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          370      0.18%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          182      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          129      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          170      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           92      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           41      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           29      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           71      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           51      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           29      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        203193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       203193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.046832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.328136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           198253     97.57%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1665      0.82%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2336      1.15%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              682      0.34%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              194      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        203193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            13561118912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               148925824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               208678656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             13710044736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            271876672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6988.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7065.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    54.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1940456561500                       # Total gap between requests
system.mem_ctrls.avgGap                       8882.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9023680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3528911360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2046208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3510391680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6510745984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    208678656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4650287.231911827810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1818598558.454710721970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1054498.268581758020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1809054577.346881866455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3355265137.905644893646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107541013.153095021844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     55669432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        31972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     55378884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    102998166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4248073                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4034282941                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3135300266793                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1028161705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3121032029654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5837219935512                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48262070015050                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28612.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56319.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32158.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56357.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56673.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11360932.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         114372297060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          60790332735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        727765434480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8437566240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     153178122240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     877058511510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6559700160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1948161964425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1003.970964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9388105334                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64796160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1866272216166                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         103890312960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          55219014675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        785146887000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8582786640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153178122240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     877391331090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6279431040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1989687885645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1025.371043                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8496011691                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64796160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1867164309809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2586                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6790456.723338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9360853.716973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69386000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1931669630500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8786851000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78018692                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78018692                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78018692                       # number of overall hits
system.cpu1.icache.overall_hits::total       78018692                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41327                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41327                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41327                       # number of overall misses
system.cpu1.icache.overall_misses::total        41327                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3054459500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3054459500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3054459500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3054459500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78060019                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78060019                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78060019                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78060019                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000529                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000529                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000529                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000529                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73909.538558                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73909.538558                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73909.538558                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73909.538558                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38190                       # number of writebacks
system.cpu1.icache.writebacks::total            38190                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3137                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3137                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3137                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3137                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2818217000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2818217000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2818217000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2818217000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73794.632103                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73794.632103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73794.632103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73794.632103                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38190                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78018692                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78018692                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3054459500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3054459500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78060019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78060019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73909.538558                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73909.538558                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3137                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3137                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2818217000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2818217000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73794.632103                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73794.632103                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78296561                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38222                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2048.468447                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156158228                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156158228                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    144000032                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       144000032                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    144000032                       # number of overall hits
system.cpu1.dcache.overall_hits::total      144000032                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    161096663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     161096663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    161096663                       # number of overall misses
system.cpu1.dcache.overall_misses::total    161096663                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12264426131377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12264426131377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12264426131377                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12264426131377                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305096695                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305096695                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305096695                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305096695                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.528018                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.528018                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.528018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.528018                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76130.851521                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76130.851521                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76130.851521                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76130.851521                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2551690602                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       707629                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52632211                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11560                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.481539                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.213581                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69314236                       # number of writebacks
system.cpu1.dcache.writebacks::total         69314236                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     91569672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     91569672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     91569672                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     91569672                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69526991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69526991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69526991                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69526991                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6431303253755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6431303253755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6431303253755                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6431303253755                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227885                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92500.813875                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92500.813875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92500.813875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92500.813875                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69314160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    126442771                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      126442771                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    153370857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    153370857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11905196680000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11905196680000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279813628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279813628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.548118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.548118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77623.591032                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77623.591032                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     85164990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     85164990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68205867                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68205867                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6336577495000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6336577495000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92903.701305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92903.701305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17557261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17557261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7725806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7725806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 359229451377                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 359229451377                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25283067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25283067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.305572                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.305572                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46497.342980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46497.342980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6404682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6404682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1321124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1321124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94725758755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94725758755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71700.884062                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71700.884062                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6514                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6514                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1593                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1593                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     57759500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     57759500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.196497                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.196497                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36258.317640                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36258.317640                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1238                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1238                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          355                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          355                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3659000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3659000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.043789                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.043789                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10307.042254                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10307.042254                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3019                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3019                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18376500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18376500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7215                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7215                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.418434                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.418434                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6086.949321                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6086.949321                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3019                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3019                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15357500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15357500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.418434                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.418434                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5086.949321                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5086.949321                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3972                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3972                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190880                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190880                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5225240499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5225240499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194852                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194852                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979615                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979615                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27374.478725                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27374.478725                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190879                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190879                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5034360499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5034360499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26374.616899                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26374.616899                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.921869                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          213898282                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69579106                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.074174                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.921869                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        680192816                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       680192816                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1940456481500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136788109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9576201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133732984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       319588531                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        180897185                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          336573                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         341890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2800169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2800169                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190598                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136597512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209160190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208442469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418174451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19508096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8903809472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4888320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8873057536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17801263424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       505481365                       # Total snoops (count)
system.tol2bus.snoopTraffic                 304211200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        644680914                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421921                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              515636121     79.98%     79.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1              124589856     19.33%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4454937      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          644680914                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278656945288                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105005512772                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228847525                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104648851270                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57464640                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           433774                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
