id	area	title	year	x	y	ix
1156639	EDA	scope design implemented in a pci card	2007	-2.781627424217328	10.855553197467664	1156666
1157212	Embedded	migrating functionality from roms to embedded multipliers	2004	-2.988313886561985	10.704003480663584	1157239
1158291	SE	performance testing: evaluating an rfid library inventory reader	2007	-3.2296335958133096	9.646398345774617	1158318
1159996	PL	on-the-fly maintenance of series-parallel relationships in fork-join multithreaded programs	2004	-1.5906505705060414	10.19633937017599	1160023
1160956	Graphics	design, implementation, and analysis of maximum transversal algorithms	2011	-1.6847477259834462	9.757733765088178	1160983
1161498	Crypto	protection of software algorithms executed on secure microprocessors	1996	-2.5491618735899904	10.327442478630179	1161525
1162047	EDA	generating core in rough set theory: design and implementation on fpga	2014	-1.908034930574668	10.320388336599855	1162074
1162139	EDA	divide and conquer based fast shmoo algorithms	2004	-3.0237454667775134	9.450042184284852	1162166
1162401	Theory	fast parallel matrix multiplication algorithms on optical bus fully shuffled trees	2004	-1.7870906536469242	9.899209016135636	1162428
1162673	EDA	reliability aware high-level embedded system design in presence of hard and soft errors	2012	-2.306370995946291	10.370038759161003	1162700
1163018	EDA	the hermod behavioral synthesis system	1990	-2.950141329861102	10.91867086452203	1163045
1163232	Theory	efficient parallel sorting and merging algorithms for two-dimensional mesh-connected processor arrays	1991	-1.5867685849690605	10.130993172521496	1163259
1164300	Embedded	the design and implementation of an automatic tonsillitis monitoring and detection system	2017	-2.9208350915431778	10.517901013004812	1164327
1165287	EDA	model based formal design for mvb system	2017	-3.323276928077429	11.238677850022931	1165314
1165578	HPC	parallel synchronization of continuous time discrete event simulators	1997	-3.1144703582076065	10.87317726248721	1165605
1165929	EDA	vlsi implementation of linear algebraic operations based on the orthogonal fadddeev algorithm	1995	-3.0684300277913183	9.721959380950658	1165956
1166225	Arch	asynchronous operation of an iteratively structured general-purpose digital computer	1968	-2.346785668250041	10.734918870007817	1166252
1166445	Theory	time delay analysis for a parallel steiner tree algorithm.	2008	-1.8866266087806007	9.781263147738699	1166472
1166477	HPC	a partially asynchronous and iterative algorithm for distributed load balancing	1993	-1.9728160411307227	9.866549480812074	1166504
1166864	Metrics	energy scalable system design	2002	-1.600476012924799	11.07495400385985	1166891
1168578	EDA	multithread reconfiguration algorithm for mesh-connected processor arrays	2012	-1.9206578321964525	11.042761783563792	1168605
1168832	Visualization	mtec: a microprocessor system for astronomical telescope and instrument control	1980	-2.5579015311425697	10.922779858801489	1168859
1168874	Metrics	twofold fast summation	2013	-1.5857521843460172	10.799764203612693	1168901
1170714	HPC	an efficient dynamic parallel approach to automatic test pattern generation	1997	-2.5008870629643107	10.792162592538496	1170741
1170938	Graphics	a microprocessor display controller for combining refresh and storage tube graphics	1978	-1.8128208817817648	10.689659415142255	1170965
1172256	PL	on the design of some systolic algorithms	1989	-1.6019705369381043	10.276460388153406	1172283
1172585	EDA	synthesis of system-level bus interfaces	1994	-2.816479636581136	11.28352698725851	1172612
1173095	Theory	parallel asynchronous algorithms for discrete data	1990	-1.5264146555220754	9.858584476059852	1173122
1173760	EDA	alternative component technologies for advanced memory systems	1973	-1.9321361543618998	10.873222837678744	1173787
1174299	EDA	high-level synthesis for low power hardware implementation of unscheduled data-dominated circuits	2005	-3.0800780700821075	10.93945810426828	1174326
1174305	EDA	high-level synthesis using genetic algorithms for dynamically reconfigurable fpgas (abstract)	1998	-3.0461644904519893	10.628326741812964	1174332
1175379	PL	a recursive growing & featuring mechanism for nanocomputing structures	2018	-1.5629572319369616	10.072119609585053	1175406
1177222	Robotics	the gpu-oriented tree representation based on the method of finding the remainder	2017	-2.210310125195864	9.672025875407963	1177249
1177470	HPC	a pattern recognition and associative memory approach to power system security assessment	1986	-1.4644803525654548	10.559041378531948	1177497
1178552	EDA	multilevel cooperative search: application to the circuit/hypergraph partitioning problem	2000	-1.846844243750835	9.6044091817713	1178579
1178683	Arch	scheduling of the dag associated with pipeline inversion of triangular matrices	1996	-1.6502971993174629	9.933201463362467	1178710
1178688	HPC	optimizing data alignment for data parallel programs	1994	-1.6400941893519658	9.733813688193118	1178715
1179406	Logic	static memory allocation by pointer analysis and coloring	2001	-2.99981768358136	10.747057969278062	1179433
1179748	HPC	algorithms for scheduling of data transfer across fpgas in a grid.	2005	-1.6585371168615195	10.679222875054046	1179775
1180027	EDA	simulation platform for mimo systems	2006	-2.302583786301781	10.808399826846266	1180054
1180515	Embedded	on the on-line computation of dct-iv and dst-iv transforms	1995	-2.6957828880380084	9.808417707474124	1180542
1180576	Theory	the projection of systolic programs	1990	-1.5113525167899142	9.763808911026192	1180603
1181096	EDA	modeling and analysis for optimal pvr implementation	2006	-2.6651285957752187	10.854764728819847	1181123
1181144	Visualization	bitonic sort on a mesh-connected parallel computer	1979	-1.5704036042654952	10.104673131180745	1181171
1181423	Arch	cisc versus risc processors for graphics: a simulation study	1993	-1.8040341742323864	11.184897397062823	1181450
1182523	Arch	distributed full switch as an ideal system area network for multiprocessor computers	2013	-2.036310560560204	10.474508009106378	1182550
1182597	DB	an efficient routing database	2002	-2.8825796812349553	10.244281209990882	1182624
1182977	Robotics	implementing an artificial cpg using fine-grain fpgas	1999	-2.2680418697389784	10.451604057768359	1183004
1183502	Arch	fpga implementations of a parallel associative processor with  multi-comparand multi-search operations	2008	-2.2655398790186356	10.337383208774149	1183529
1184088	EDA	methodology of algorithms synthesis of storage devices test diagnosing	2010	-3.3113935053171133	9.67907657648942	1184115
1185233	EDA	behavioral level transformation in the cmu-da system	1983	-2.9184137280002314	10.992355694186847	1185260
1185352	EDA	towards maximising the use of structural vhdl for synthesis	1996	-2.496111127358026	11.12089974153899	1185379
1186468	EDA	how to choose semiconductor ip? - embedded processor	2002	-2.996807795755324	10.55836874082803	1186495
1186963	DB	concept of checking integrity constraints in cellular network relational databases	1990	-1.518465734102329	10.3552384761454	1186990
1187185	EDA	prototyping design of a flexible dsp block with pipeline structure for fpga	2016	-2.6710545652907864	10.406281259599838	1187212
1189837	HPC	performance properties of large scale parallel systems	1993	-1.747500985301165	9.948194642350154	1189864
1190212	Robotics	optimal extra links placement in mesh interconnection network using improved environmental adaptation method	2017	-2.6580293001763358	9.882960233428133	1190239
1190781	Vision	trimm: a parallel processor for image reconstruction by simulated annealing	1990	-1.5967044010542026	9.859458759113739	1190808
1191161	EDA	formal design of an asynchronous dsp counterflow pipeline: a case study in handshake algebra	1994	-3.2095067601811786	10.832976717112016	1191188
1191998	ML	evaluation ot monitor complexity for concurrently testing microprogrammed control units	1985	-2.270235299198777	10.226439620987435	1192025
1192577	EDA	parallel test pattern generation using circuit partitioning in a shared-memory multiprocessor	1998	-1.859276468522298	10.863123517527224	1192604
1192705	HPC	partitioning sparse rectangular matrices for parallel computations of ax and atv	1998	-1.7071173327879163	9.855341370044465	1192732
1194154	EDA	using a grid platform for solving large sparse linear systems over gf(2)	2010	-1.4526850208857358	10.003083287899194	1194181
1194627	DB	cgmgraph/cgmlib: implementing and testing cgm graph algorithms on pc clusters	2003	-1.855612890979205	9.538767436097613	1194654
1194644	NLP	self-adaptive termination check of min-sum algorithm for ldpc decoders using the first two minima	2017	-3.150059493572544	9.780828778907024	1194671
1196174	EDA	configurable computing solutions for automatic target recognition	1996	-2.2509701961760653	11.250897351374023	1196201
1196213	Theory	high-speed routing algorithms based on integer residue number arithmetic	1986	-3.0696597976516626	9.597792249862037	1196240
1197498	ML	parallelization and analysis of a linear adaptive filtering algorithm	1993	-1.9582799006858855	9.6851317478982	1197525
1197725	EDA	a novel low-power bus design for bus-invert coding	2007	-3.315385317227064	10.097498970158592	1197752
1198815	NLP	one-pass semi-dynamic network decoding using a subnetwork caching model for large vocabulary continuous speech recongnition	2004	-2.957803007575221	9.553413418975095	1198842
1199172	Arch	design of a mesh-type systolic array architecture for the fast computation of the single linkage algorithm	1994	-1.5335897629718973	10.11166218758347	1199199
1199597	Arch	a study of an fpga based flexible simd processor	2011	-1.7916630750955131	10.749800080062272	1199624
1200378	HPC	code development of high-performance applications for power-efficient architectures	2012	-2.928984430895801	10.266352277159864	1200405
1200431	Robotics	active noise cancellation (a nc) for stereo headphones using a single bluetooth chip solution	2012	-2.864769359405825	10.57677568219995	1200458
1200814	Embedded	reliability modeling of embedded nodes in real time wireless systems	2013	-2.4253017386589364	9.642824984664811	1200841
1201270	EDA	control pass check technology of switches based on expert system	2013	-2.33237194435377	11.04708852946844	1201297
1201280	EDA	session 28 overview: adaptive and low-power circuits: energy-efficient digital subcommittee	2012	-3.165900379623679	10.4875643586644	1201307
1202045	HPC	parallel pattern matching with scaling	2001	-1.6662640355153853	9.813297839937057	1202072
1202068	Networks	an accurate and fast trace-aware performance estimation model for prioritized mpsoc bus with multiple interfering bus-masters	2017	-2.3406856541660703	10.718084029041645	1202095
1202458	Robotics	adaptable image processing system based on fpga modular multi kernel instantiations	2006	-1.9433548325522847	10.164948918199835	1202485
1202601	Arch	an isometric on on-chip multiprocessor architecture	2007	-1.7406089295085905	10.712728573255594	1202628
1202650	Theory	on synthesizing systolic arrays from recurrence equations with linear dependencies	1986	-2.1121858918241228	9.935508690992755	1202677
1203106	Robotics	full fpga game machine	2016	-1.5727782787130449	10.760195055504584	1203133
1204252	Arch	supersystems for the 80's	1980	-2.94724705427932	10.075783145964657	1204279
1204281	EDA	microprocessor instruction sets and software principles: d l heisermanprentice hall (1983) £23.95 pp 440	1983	-1.7854128987066125	11.103899837364896	1204308
1205835	EDA	work-in-progress: heterogeneous redundancy to address performance and cost in multi-core simt	2017	-2.085026810981703	11.145333996327109	1205862
1207328	HPC	interval arithmetic on multimedia architectures	2002	-2.727327010753468	9.617362988784873	1207355
1208683	EDA	performance of a parallel algorithm for standard cell placement on the intel hypercube	1987	-3.2607272716194564	10.339072458088935	1208710
1210934	Robotics	design of a wsi scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units	2000	-2.4445146728645963	11.139863925089672	1210961
1211534	EDA	"""dagstuhl-seminar """"dynamically and partially reconfigurable architectures"""""""	2004	-2.4242713307530623	10.163514989889793	1211561
1211639	Vision	fpga architecture for 2d discrete fourier transform based on 2d decomposition for large-sized data	2009	-1.5988524075634467	11.262004090674806	1211666
1212421	EDA	a transformational approach to asynchronous high-level synthesis	1993	-2.4752208839495777	10.574339973558931	1212448
1212681	EDA	a compilation-based software estimation scheme for hardware/software co-simulation	1999	-1.9655882399972224	10.948078364034634	1212708
1213710	HPC	parallel alpha-beta algorithm on the gpu	2011	-1.878416365067599	9.61797783664448	1213737
1213803	EDA	an effective general connectivity concept for clustering	1998	-1.4553970276036283	9.980404849110199	1213830
1213910	HPC	evaluation of hierarchical mesh reorderings	2009	-1.4465660434710748	9.751642059959114	1213937
1214594	EDA	high-throughput partially parallel inter-chip link architecture for asynchronous multi-chip nocs	2014	-2.7820292950444108	11.095486423599516	1214621
1215070	Theory	register allocation and data conversion in machine independent code generators	1984	-2.5472815535744973	9.960662111942801	1215097
1216879	AI	engineering a high-capacity pascal compiler for high performance	1984	-2.176312126938109	10.392559887070801	1216906
1216918	EDA	optimization methods for look-up table-type fpgas based on permissible functions	1996	-3.1961984858561525	10.613605387174301	1216945
1217086	EDA	ibm fsd vlsi chip design methodology	1983	-2.9299031865818836	11.268009569561105	1217113
1218044	Networks	a power simulator/validator for ultra-low-power data-driven networking system	2010	-3.0948858481178685	10.297356088803737	1218071
1218419	EDA	application of data acquisition system for superconducting quantum interface devices (squid) at remote location	2014	-2.7329505940040444	10.833307244784644	1218446
1218473	HPC	maximum performance code restructuring for hierarchical memory risc computers	1991	-2.092149817171116	10.247729448466258	1218500
1219378	HPC	efficient communication channel utilization for mapping fft onto mesh array	2004	-2.312396578977787	9.98560032492728	1219405
1220159	EDA	analyzing algorithms by simulation: variance reduction techniques and simulation speedups	1992	-2.294343619703316	9.685804119316488	1220186
1220310	Security	public utility customer accounting on the type 650 magnetic drum data processing machine	1954	-1.8573007476432541	10.534551670893672	1220337
1221477	Arch	message-passing algorithms for a simd torus with coteries	1990	-1.8741289903806533	10.173797055270224	1221504
1221864	DB	exchanging messages of different sizes	2006	-1.6796197344149542	10.269683735636713	1221891
1222719	Arch	an extact hardware implementation of the boltzmann machine	1992	-1.6137208752898924	10.758199737228123	1222746
1223216	HCI	effects of breadth, depth and number responses on computer menu search performance	1988	-1.7426473352781149	10.604109311326065	1223243
1224057	Networks	scalar replacement with polyhedral model	2018	-1.55729955357521	9.432690088070432	1224084
1224362	EDA	dependability-aware system-level design for embedded systems	2011	-2.6300285037710984	10.694207339248504	1224389
1225149	HCI	btorus: a novel thermal-traffic balanced noc topology	2015	-2.5803052107051228	10.174658468019382	1225176
1225215	HPC	estimating the parallel performance of iqmr method for unsymmetric large and sparse linear systems	2000	-1.7697518265777346	9.841744494018467	1225242
1225939	Robotics	application of brain tumor detection on dsp environment using tms320c6713 dsk	2017	-2.391934751266481	10.803249828985365	1225966
1226128	EDA	review of microprocessor architecture	1979	-2.9488325260154333	10.117247586713114	1226155
1226858	EDA	rectangular spatial decomposition methods for parallel simulated annealing	1989	-2.3829026940252365	9.608661635405607	1226885
1227195	Arch	hardware architecture for high-performance regular expression matching	2009	-2.264949283032217	10.9898351220363	1227222
1228050	EDA	performance analysis of extended vector-scalar operations using reconfigurable computing	2001	-1.5827531574732043	10.546495669799539	1228077
1229954	EDA	acceleration of satisfiability algorithms by reconfigurable hardware	1998	-2.669483303609164	10.349719840165493	1229981
1230432	Embedded	hardware implementation challenges of modern error control decoders	2011	-2.9174817118521155	10.332731278507591	1230459
1230466	HCI	comparison of fall rates from different resources: a self report system and an electronic medical record system	2009	-3.2098543164001416	10.446185915370929	1230493
1230549	Vision	real-time hardware implementation of a sound recognition system with in-field learning	2016	-2.889250096661885	10.084659094836047	1230576
1230652	Visualization	low-power loop parallelization onto cgra utilizing variable dual v dd	2015	-1.7918017221197924	10.65645801056441	1230679
1230901	EDA	specification and verification of synchronous hardware using lotos	1999	-3.0539275276207736	10.826008121067149	1230928
1231244	EDA	asynchronous datapaths and the design of an asynchronous adder	1992	-3.2950741544707025	10.994703660763726	1231271
1231326	Graphics	overview of the mpeg reconfigurable video coding framework	2011	-2.125322734282502	11.035722272701733	1231353
1232615	EDA	fpga acceleration of sat/max-sat solving using variable-way cache	2014	-3.1426332477435426	10.544416664643164	1232642
1233289	Embedded	ethernet-based network measure and control systems embedded mcu	2011	-2.679430245001892	10.348888030738873	1233316
1234172	Theory	brief announcement: efficient graph algorithms without synchronization	2010	-1.8960429009725024	9.677918337062305	1234199
1236798	HPC	efficient algorithms for parallel sorting on mesh multicomputers	1991	-1.9176044016229188	9.805966375659608	1236825
1237291	HPC	distributed load balancing for parallel agent-based simulations	2011	-1.9361503824648336	9.470827821034813	1237318
1238810	EDA	fpga based singular value decomposition for image processing applications	2008	-1.8015407464083317	11.197625522220683	1238837
1240176	Crypto	efficient implementation of bailey and borwein pseudo-random number generator based on normal numbers	2013	-2.250301625430532	10.126023647915076	1240203
1240467	EDA	dynamic power optimization based on formal property checking of operations	2017	-3.3617458001442104	11.278909522843227	1240494
1240818	HPC	a cost optimal parallel quicksorting and its implementation on a shared memory parallel computer	2005	-1.677282975677692	10.095229403917054	1240845
1241164	DB	a floating-point data space model: domain and range of a function	2003	-2.624839248308672	9.61159001390195	1241191
1243298	Embedded	a dynamic module server for embedded platform fpgas	2003	-2.456794450611719	10.174167354693708	1243325
1243490	EDA	designing gate arrays using a silicon compiler	1982	-3.130330797149672	11.251342445917091	1243517
1244211	Embedded	using static analysis for coverage extraction fromemulation/prototyping platforms	2012	-3.0138253976570386	11.201055253496651	1244238
1245205	AI	hardware-accelerated concurrent fault simulation: eventflow computing versus dataflow computing	1995	-2.1346514125938296	10.36508195203646	1245232
1245269	PL	some efficient solutions to the affine scheduling problem. i. one-dimensional time	1992	-1.717269497160718	9.931057569788088	1245296
1247169	Robotics	reconfigurable and modular mobile robotics platform for remote experiments	2013	-2.7016709851971576	11.167881952106429	1247196
1247715	Arch	determining the optimal redistribution for a given data partition	2014	-1.7589471260322622	10.138320670560269	1247742
1248036	Robotics	research and implementation of the portable led stage lighting control system	2012	-2.695379680062061	10.589989253113702	1248063
1248148	SE	a comparison of three verification techniques: directed testing, pseudo-random testing and property checking	2002	-3.066751381041628	11.122925508809216	1248175
1248513	Theory	a serial input vlsi systolic architecture for clustering analyzer	1995	-2.835175107494334	10.309232794660485	1248540
1248672	EDA	scalability and stability of ip and compact routing	2015	-2.740316220047406	9.6825132968078	1248699
1248822	Visualization	event-driven data acquisition and digital signal processing—a tutorial	2010	-3.322514048171405	10.774362858245404	1248849
1249179	EDA	synthesis of intermediate memories for the data supply to processor arrays	1991	-2.791844420290908	10.122215155264838	1249206
1250101	HPC	fast and scalable parallel matrix computations with optical buses	2000	-1.5754509832360073	10.231019857878444	1250128
1250181	Crypto	the exact security of ecies in the generic group model	2001	-2.9277651690793527	9.385363109599902	1250208
1250611	Arch	concurrent simulation of systolic and wavefront array processor architectures.	1994	-1.9214184080579293	10.07858143787634	1250638
1250673	Theory	communication—processor tradeoffs in a limited resources pram	2002	-2.293034912383844	9.84365576367049	1250700
1250718	HPC	lookahead processor allocation in mesh-connected massively parallel multicomputer	1994	-1.6236468997197755	9.830146345409961	1250745
1252023	HPC	design framework for systolic-type arrays	1984	-2.1748744210520434	10.036974038948118	1252050
1252278	EDA	a test planning system for functional validation of vhdl dsp models	1998	-2.961786315999698	10.418067467841789	1252305
1252793	AI	confidence-based work stealing in parallel constraint programming	2009	-1.8019581102810018	9.422480451367436	1252820
1253121	HPC	parallel search in discrete optimization problems	1996	-2.1254913044726376	9.502179682656225	1253148
1253774	EDA	parallel algorithms for addition and multiplication on processor arrays with reconfigurable bus systems	1993	-1.8825160012872797	10.590147374239844	1253801
1254355	EDA	results of 'icaveats', a project on the integration of architectures and components for embedded vision	2018	-2.2888836364511147	11.178335629581756	1254382
1254779	DB	fault tolerance through reconfigurability : applications in space instrumentation	1992	-2.5493686429607583	10.45900041435702	1254806
1255001	Theory	parallel multiplication of a vector by a kronecker product of matrices (part ii)	1999	-1.7786835153308	9.938449135320461	1255028
1257406	EDA	preform: a process independent symbolic layout system	1990	-3.1990200566609244	11.031961093302355	1257433
1257547	Robotics	real-time control system for improved precision and throughput in an ultrafast carbon fiber placement robot using a soc fpga extended processing platform	2017	-2.6945161390086043	10.767817206956034	1257574
1257864	Vision	a reconfigurable coprocessor for a pci-based real time computer vision system	1997	-1.681675812072266	11.182309672936327	1257891
1258222	HPC	encapsulating multiple communication-cost metrics in partitioning sparse rectangular matrices for parallel matrix-vector multiplies	2004	-1.6246720445023792	9.854190887944817	1258249
1258586	HPC	parallel implementation of ant colony optimization for vector quantization codebook design	2007	-2.3275743438653596	9.431443499579213	1258613
1260029	HPC	a constraint optimization framework for mapping a digital signal processing application onto a parallel architecture	2001	-1.8287004799889142	11.15067595760403	1260056
1260042	Vision	parallel formulations of matrix-vector multiplication for matrices with large aspect ratios	1996	-1.5092659131323158	10.041653985565944	1260069
1261021	EDA	blokus duo engine on a zynq	2014	-1.8877759209257885	11.081992825730238	1261048
1261813	Logic	a spanning tree based recursive refinement algorithm for fast task mapping	1995	-1.6566840655955457	10.060492588480097	1261840
1262022	Robotics	a hough transform rapid prototyping system using the matlab embedded target for the ti tms320dm642 evm	2007	-2.191096446364801	11.101992039680411	1262049
1262168	Robotics	opc server based and real time motor speed control with plc communication system	2018	-2.390602997359149	10.055050371143162	1262195
1262766	EDA	fpga implementation of a strong reversi player	2010	-2.6397026064559435	10.307029248083307	1262793
1262833	HCI	drum organization for strobe addressing	1961	-2.2177823052698837	11.14596773525443	1262860
1264071	HPC	a 64kb - 32 dram for graphics applications	1995	-2.366084744916911	10.072160073293736	1264098
1264626	Graphics	a system for general-purpose analog-digital computation	1956	-1.8740632597125342	10.947431743939452	1264653
1265428	DB	tiling and processors allocation for three dimensional iteration space	1999	-2.154712591390846	9.501454156984618	1265455
1265623	Theory	power - time optimal algorithm for computing fft over sensor networks	2004	-2.0518706913882494	9.866643546769126	1265650
1267251	PL	program slicing of hardware description languages	1999	-2.7265682290789948	10.93870903869232	1267278
1268790	Robotics	speech processing using programmable vlsi	1982	-3.0882316993811103	10.731713137950042	1268817
1269534	AI	program library for random number generation, sse2 realization	2010	-2.7614910511490005	10.27238515561649	1269561
1269891	EDA	pattern of the global syndrome for multiprocessor system of h4 type for the mm model	2015	-2.688626005151751	10.061896903034711	1269918
1270251	Arch	a level one cache architecture for chip size limited single processor	2005	-2.604678802116439	10.152584840225543	1270278
1270611	Arch	16-bit operating systems	1983	-2.139197700991	11.198640947656132	1270638
1271045	Arch	microprocessor simulation and program assembling using spreadsheets	2000	-3.2538917191599595	10.541104621485339	1271072
1271111	Vision	binary image algebra and optical cellular logic processor design	1989	-1.5127223833716048	10.658208774125294	1271138
1272154	EDA	putting it all together	2003	-2.7278260003201145	11.277587733259061	1272181
1272784	HPC	processor-efficient hypercube algorithms for the knapsack problem	1991	-2.1875343548198227	9.42910831383382	1272811
1273049	HPC	modular cube-connected cycle architecture for efficiet image processing (abstract and references only)	1991	-2.4536377351584644	10.684150372746977	1273076
1274602	Theory	a parallel steiner tree construction on the server-client model of computation	2008	-1.932903247362856	9.775463011872443	1274629
1274888	OS	development of a multiprocessor architecture for efficient processing allocation in electronic musical instruments	2009	-2.177689650962386	11.198470335754257	1274915
1275130	Theory	mapping binary precedence trees to hypercubes and meshes	1990	-2.4367507861804296	9.816010468630834	1275157
1275210	HPC	connected morphological attribute filters on distributed memory parallel machines	2017	-1.4780209904123958	9.788798812578829	1275237
1275808	EDA	effective routing algorithm and topology on power consumption in networks on chip	2018	-2.8970088747893565	10.729204244326873	1275835
1275927	HPC	"""parallel processing system design with """"propeller"""" processor"""	2009	-2.6080353196514103	10.925203911808612	1275954
1277106	EDA	synchronous paradigm in embedded systems	2007	-2.8471356034107163	10.009872498617856	1277133
1277278	EDA	systemverilog: interface based design	2004	-2.738280144038701	10.954967258579147	1277305
1277583	Embedded	the semantic challenge of verilog hdl	1995	-3.1044467717179924	10.964647056051508	1277610
1277920	EDA	synthesis and selection of dct algorithms using behavioral synthesis-based algorithm space exploration	1995	-2.855615121255407	10.752626315278322	1277947
1278714	EDA	hardware and petri nets: application to asynchronous circuit design	2000	-3.0528018842275286	11.036034245429585	1278741
1279972	Arch	microprogrammed multiprocessor graphic controller	1973	-2.551295021358749	11.138156817431671	1279999
1280624	EDA	modeling and description of processor-based systems with dtmsii	1987	-2.902517757799787	10.994261423261518	1280651
1284547	HPC	a repartitioning hypergraph model for dynamic load balancing	2009	-1.5542406068271897	9.605818800822908	1284574
1285029	PL	obtaining accurate error expressions and bounds for floating-point multiplicative algorithms	2014	-3.0989417576488485	9.624258033503137	1285056
1285410	Embedded	simulating a pr-mesh on an larpbs	2006	-2.0282433299007585	10.714792219933042	1285437
1286241	Theory	errors due to overflow in arithmetic operations particularly as regards finac electronic computer	1957	-2.8956037728461856	9.839278503697244	1286268
1286288	EDA	extensions to the reversible hardware description language syrec	2017	-3.313117434830924	10.940962909618174	1286315
1287743	Logic	a novel approach for assertion based verification of ddr memory protocols	2013	-3.112714619082472	11.09965385920041	1287770
1288513	Theory	models and algorithms for optical and optoelectronic parallel computers	1999	-1.4818614065268454	11.074004706825313	1288540
1288631	EDA	a proposal for asm++ diagrams	2007	-3.338337387799582	10.729576389678408	1288658
1288645	Logic	on a fast decomposition method in some models of concurrent computations	1985	-3.0587678137437613	10.11131386973807	1288672
1290768	EDA	exploring circuit adaptation for yield optimization of low-power all-digital phase-locked loops	2010	-3.2482404842797123	9.971053942016654	1290795
1291382	Vision	synthesis and mapping algorithms for a reconfigurable optical interconnection network	1986	-2.8860878983696763	10.223937853274636	1291409
1291694	HPC	designing a heuristic cross-architecture combination for breadth-first search	2014	-2.361529637775177	10.05108156453682	1291721
1291775	EDA	architectural synthesis of dsp circuits under simultaneous error and time constraints	2010	-2.9930660144587864	10.960673779351854	1291802
1292102	Theory	binary trees and parallel scheduling algorithms	1983	-1.5298245656669691	10.132244253777042	1292129
1294846	EDA	propertest: a portable parallel test generator for sequential circuits	1997	-1.5004205127297292	11.199972983932124	1294873
1295175	ECom	a performance analysis of network topologies in finding the roots of a polynomial	1990	-1.7813537591847213	10.033820484817738	1295202
1296221	Arch	a vlsi comparison of switch-recursive banyan and crossbar interconnection networks.	1986	-2.7065714183054768	10.663971319550988	1296248
1296546	Theory	2n-way jump microinstruction hardware and an effective instruction binding method	1980	-2.5534824193221186	10.848691971369231	1296573
1296792	Logic	automatic interfacing of synchronous modules to an asynchronous environment	1991	-2.80981771520306	9.935739042955458	1296819
1296899	Arch	scalable connectivity processor for computer music performance systems	2000	-2.3301381576320095	10.96393587190051	1296926
1298245	HPC	acceleration experiment of genetic computations for sudoku solution on multi-core processors	2011	-2.2349808366337305	9.692928052067904	1298272
1298566	EDA	visual register-transfer description of vlsi microarchitectures	1993	-3.0641598106192336	11.000300566947065	1298593
1299913	OS	finding shortest paths in large network systems	2001	-1.7642978822794697	9.427280154583666	1299940
1299991	EDA	an adaptive distributed algorithm for sequential circuit test generation	1995	-2.5080015397295337	10.499307063442807	1300018
1300118	EDA	microprocessors and microsystems	2014	-3.1813473424840577	10.228022262427283	1300145
1300206	NLP	an alternative faster systolic tridiagonal linear solver	1996	-2.638919468216978	9.553365255733217	1300233
1300920	Arch	a modular systolic architecture for image convolutions	1987	-1.8631871052433295	11.141171024332467	1300947
1302663	HPC	a novel multithreaded algorithm for extracting maximal chordal subgraphs	2012	-1.814822888664915	9.411325580158136	1302690
1302946	HPC	optimizing the mapping of low-density parity check codes on parallel decoding architectures	2001	-2.138379985163537	9.66203440903082	1302973
1305288	ML	analysis of non-stationary signals-digital filters vs. fft	1981	-2.8914640567265506	10.592430216173623	1305315
1307274	Arch	a new algorithm based on givens rotations for solving linear equations on fault-tolerant mesh-connected processors	1998	-1.7232514371116003	10.066960110246903	1307301
1309402	Arch	a unified approach to deterministic and random errors in hybrid loops	1966	-3.1515143859754406	9.502356333897119	1309429
1310690	Theory	a randomized sorting algorithm on the bsp model	1997	-1.7329528718268437	9.883417549269922	1310717
1311088	EDA	a reconfigurable, pipelined, conflict directed jumping search sat solver	2011	-3.08682724186671	9.60758632796372	1311115
1311221	EDA	implementation of the xy2-100 protocol on low-cost microcontroller	2017	-2.7054538089288624	11.209252183373469	1311248
1311905	HPC	enhancement of parallelism for tearing-based circuit simulation	1997	-1.8981840982676963	10.769637455382444	1311932
1312093	Arch	optimal superblock scheduling using enumeration	2004	-1.5882927256684556	10.996419060122856	1312120
1312246	EDA	data dependency considerations in low power design of discrete cosine transform architecture	2003	-2.808667964047279	10.452528078902484	1312273
1312710	PL	synthesis of a systolic array genetic algorithm	1998	-2.708373403568205	10.533627613543864	1312737
1312755	PL	basic circuit compilation techniques for an ion-trap quantum machine	2016	-3.305260080294173	10.598047218351676	1312782
1312827	EDA	a functional specification notation for co-design of mixed analog-digital systems	2002	-3.220326505125636	11.052774116146404	1312854
1313745	EDA	an energy efficient e-skin embedded system for real-time tactile data decoding	2018	-2.552758246776608	10.164504027653944	1313772
1314975	DB	parallel partition revisited	2008	-1.4388835890434122	9.945401842876114	1315002
1317542	Theory	scheduling expressions on a pipelined processor with a maximal delay of one cycle	1989	-1.5684203106995018	10.833859082800323	1317569
1318744	EDA	programmable active memories: a performance assessment	1992	-1.7398422366983706	11.164401331929534	1318771
1319926	EDA	transforming linear systems for joint latency and throughout optimization	1994	-2.566971409361287	10.451436231912977	1319953
1320273	HPC	a random number generator for parallel computers	1992	-1.8197864507690245	10.466409397928109	1320300
1320705	HCI	optical wireless: chromatic encoded visual data transfer	2006	-2.7878736059829663	9.886409406957481	1320732
1323521	Embedded	interconnect and fabric technology standards	2006	-2.852976370211623	10.114974603067617	1323548
1324324	Robotics	parallelizing an algorithm to decide if a bipartite graph is shellable	2013	-1.8924486984332458	9.422449068882152	1324351
1324783	HPC	asynchronous parallel arc consistency algorithms on a distributed memory machine	1995	-1.6584678033846283	9.80147141961094	1324810
1325283	HPC	data communication in parallel block predictor-corrector methods for solving ode's	1997	-1.495335877105	9.9415635486083	1325310
1325670	Visualization	design of an asip architecture for low-level visual elaborations	1997	-1.6810589857340144	11.206379410377183	1325697
1326500	Arch	optical and optoelectronic computing	1989	-2.7382234359138757	10.838687402935332	1326527
1326951	Robotics	asynchronous control arrays	1974	-3.0575022815463413	10.691079745973749	1326978
1327264	Arch	two ranking schemes for efficient computation on the star interconnection network	1996	-1.7958076603394353	10.141683533025537	1327291
1330077	Robotics	allocation algorithm for mesh structured networks	2006	-1.9938946439085223	9.579061213027456	1330104
1330397	Theory	evaluation of complex polynomials in one and two variables	1994	-2.9081676123462117	9.656847305099737	1330424
1330560	Arch	race logic: a hardware acceleration for dynamic programming algorithms	2014	-2.4700500772790672	10.607721908378304	1330587
1330916	Embedded	a brief overview of the kta wcet tool	2017	-2.795671187597754	10.984063280984142	1330943
1331296	PL	a process for the determination of addresses in variable length addressing	1976	-1.817110724183869	9.996678352216069	1331323
1333894	Theory	efficient oblivious parallel sorting on the maspar mp-1	1997	-1.649905142326237	10.078862375973653	1333921
1333986	HPC	matrix transpose for block allocations on torus and de bruijn networks	1996	-1.7220979866390942	10.040911745857198	1334013
1335316	EDA	rlck extraction and simulation in high-speed soc designs (tutorial abstract).	2002	-2.957083686245898	10.014231772154575	1335343
1335525	EDA	the fhdl rom tools	1990	-3.0634496164192173	11.0330852494841	1335552
1335748	Crypto	an investigation on crosstalk in multi-core fibers by introducing random fluctuation along longitudinal direction	2011	-3.176832989405871	10.187920459224333	1335775
1336593	NLP	design and analysis of a parallel vlsi string search algorithm	1989	-1.6488975914608035	11.205833752566845	1336620
1337458	HPC	fpga implementations of the massively parallel gca model	2005	-1.4717791542734924	11.207527294638169	1337485
1337743	HPC	modeling speedup (n) greater than n	1990	-1.6595236617564229	9.79054519432035	1337770
1338642	HPC	performance analysis of linear algebraic functions using reconfigurable computing	2003	-1.9677806617576803	9.994710368947397	1338669
1339290	Networks	unified hw/sw co-verification methodology for high throughput wireless communication system	2016	-2.5491839635356803	10.791465539640726	1339317
1339310	EDA	gleam/1130-a production system base for computer-aided design	1968	-1.8681344901357075	11.269983304057519	1339337
1339334	HPC	a methodology for algorithm regularization and mapping into time-optimal vlsi arrays	1993	-1.6382451261538389	9.972509877696304	1339361
1340856	PL	a graph-free approach to data-flow analysis	2002	-2.9769045040015767	9.511902997436296	1340883
1340967	EDA	efficient solving of markov decision processes on gpus using parallelized sparse matrices	2018	-1.6622017259283837	10.646236187821128	1340994
1341741	Vision	sleep mode detection for smart tv using face and motion detection	2018	-2.9362930142822647	9.971867114732301	1341768
1342168	EDA	an intermediate representation for behavioral synthesis	1990	-2.5141574901520256	10.908041021112263	1342195
1342508	HPC	finding a hamiltonian paths in tournaments on clusters - a provably communication-efficient approach	2001	-1.8067146036312585	9.440521862787307	1342535
1343188	DB	a new high performance multi gigabit string matching engine	2008	-2.457756097594322	10.152566798933943	1343215
1344347	HPC	generalized networks: parallel algorithms and an empirical analysis	1992	-2.0756675806032603	9.423939187867974	1344374
1345192	Logic	a class of logic design problems solved based on parallel computations of butterfly configurations	1996	-1.9315669117344865	10.416717645210838	1345219
1345224	Embedded	single-chip velocity measurement system for incremental optical encoders	1997	-2.7304859454031085	10.728672281675069	1345251
1345949	Visualization	the wire-speed multicast switch fabric based on distributive lattice	2014	-2.6037797811613683	9.872331011822807	1345976
1346333	Arch	a programmable communication architecture based on kautz networks	1992	-2.1273154142793445	10.251400400920511	1346360
1347097	Logic	a method of flexible catch ram display for memory testing.	1986	-3.0964127518717985	9.722079456180946	1347124
1347394	PL	speech processing in the object-oriented dsp environment quicksig.	1989	-1.9071310683144764	10.737022348385526	1347421
1350775	Vision	off-chip training with additive perturbation for fpga-based hand sign recognition system	2018	-2.9518908582285968	10.330686676659703	1350802
1351170	EDA	a hardware generator for multi-point distributed random variables	2005	-1.591522540558488	10.613748012492854	1351197
1352141	EDA	intelligent onboard telemetry system - a design approach	1989	-2.5529120754979466	10.14435491151353	1352168
1352428	EDA	"""the microprocessors, mini- and micro-computers with architecture """"electronics nc"""" in zelenograd"""	2006	-2.7891465093688947	11.077407684063164	1352455
1352556	Vision	parallel algorithms and architectures for discrete relaxation technique	1991	-1.6558591811680177	10.307589893328796	1352583
1352631	EDA	overview of hydra: a concurrent language for synchronous digital circuit design	2002	-2.338874526333362	11.209502224623233	1352658
1352900	Arch	an integral microcontroller architecture designed by using the register transfer language for vlsi chips	1990	-3.3432724380566983	11.132332475800359	1352927
1353030	Embedded	estimating acquisition loop time for time-critical real-time data acquisition applications for the purpose of selecting appropriate hardware and software	1997	-2.2551719391470666	10.81191597976535	1353057
1353384	Arch	algebraic codes for improving the reliability of tape storage	1975	-2.569467472834788	10.375037579754279	1353411
1353772	HPC	mapping nested loops onto distributed memory multiprocessors	1997	-1.7081882650061335	9.969962605446938	1353799
1353905	EDA	parallel test generation with low communication overhead	1995	-2.1718223435345214	10.1859136582887	1353932
1355026	Arch	a task compaction scheme for 3d torus multicomputer systems	1999	-2.7823254056559965	9.60593774800172	1355053
1355854	Crypto	architectures for network processors: key features, evaluation, and trends.	2004	-1.7319970157321418	10.171808516442963	1355881
1356157	Robotics	computer assisted programming for systolic systems	1996	-2.735785753119252	9.490626691063651	1356184
1356951	ML	hierarchical resampling algorithm and architecture for distributed particle filters	2013	-1.686183512253738	10.431705309566443	1356978
1356983	HPC	pipeline and parallel architectures for computer communication systems	1983	-1.4988202264776629	9.944716280967693	1357010
1357110	Arch	algorithmic state machine implementation with hybrid microprocessing/microprogramming scheme	1986	-2.4321663963311027	11.175091821171954	1357137
1357991	AI	pseudorandom number generation in the context of a 3d simulation model for tissue growth	2014	-2.3761787623566604	9.931586808606808	1358018
1358459	Theory	multithreading implementation of a distributed shortest path algorithm on earth multiprocessor	1996	-2.821301033782531	9.70780836055889	1358486
1359558	EDA	a prolog-based hardware development environment	2002	-2.1006077165486032	11.266834280666124	1359585
1359780	Networks	fault-tolerant atm switch using logical neighborhood network	1999	-2.4464703847404534	9.962935822843317	1359807
1360533	EDA	hardware support for automatic routing	1982	-2.8617981556968384	11.06610117291595	1360560
1360540	HPC	a divide-and-conquer algorithm for irregular redistribution in parallelizing compilers	2004	-1.5608555845468672	10.07896375364841	1360567
1361410	Arch	a formal method for rapid soc prototyping	2009	-2.49404423507384	11.15555249031548	1361437
1361908	EDA	automatic test knowledge extraction from vhdl (atket)	1992	-3.2276859161863976	10.857830543397773	1361935
1363437	EDA	a rough programming approach to power-balanced instruction scheduling for vliw digital signal processors	2008	-2.9021624002633404	10.869573227333689	1363464
1365248	HCI	counting broadcast conversations on a completely utilized crossbar system	1994	-2.6270152597208387	9.86889609367725	1365275
1365525	Arch	basp: a biomedical analog signal processor	1968	-3.107074389002118	11.178800941371817	1365552
1365557	Arch	vlsi systolic array architecture for real-time digital signal processing.	1985	-2.839582992001524	10.545466798543423	1365584
1365757	EDA	improving instruction encoding efficiency in low power microprocessors	2009	-3.019022637485937	10.13052792735544	1365784
1366538	PL	mapping linear recurrences onto systolic arrays	1996	-1.8921392692086476	9.809010497597132	1366565
1366843	Arch	interconnection networks for simd machines	1979	-1.4608233931305377	10.611999231828886	1366870
1367677	HPC	a continuous bound on the performance of critical-path schedules	1988	-2.8117599776187463	9.937821789177075	1367704
1369143	EDA	behavioral synthesis methodology for hdl-based specification and validation	1995	-3.1147727622479398	11.054083895055358	1369170
1369468	Robotics	a contribution to parallelization of symbolic robot models	1995	-2.19195195869201	10.298300159865548	1369495
1369720	AI	optimizing horizontal microprograms for vectorial loops with timed petri nets	1988	-1.7558034081981035	10.514245127660288	1369747
1370414	NLP	doubly nested network for resource-efficient inference	2018	-2.125239021695932	10.478710662445891	1370441
1370448	Arch	evaluating the interconnection latency costs on the performance of a cmp with multisliced l2	2006	-2.407552802145142	10.069577472559509	1370475
1372167	NLP	revamping the frequency and computational time of rtos task - power dissipation	2017	-3.1755030723978592	10.700771364102062	1372194
1373991	EDA	obtaining functionally equivalent simulations using vhdl and a time-shift transformation	1991	-2.5406483235705304	11.229576324409752	1374018
1374131	EDA	engineering data management system (edms) for computer aided design of digital computers	1974	-2.9594310370609533	10.952302933269536	1374158
1374518	EDA	region-oriented placement algorithm for coarse-grained power-gating fpga architecture	2012	-2.849610397186685	11.253807601897462	1374545
1375116	HPC	pseudo-random trees in monte carlo	1984	-1.5240227423518256	10.619265291612335	1375143
1375748	Theory	a novel heterogeneous framework for local dependency dynamic programming problems	2015	-2.070256762131472	9.44528183016976	1375775
1376912	EDA	a top-down methodology for microprocessor validation	2004	-3.029168787759831	11.129909818444453	1376939
1377150	Logic	increasing precision of uniform pseudorandom number generators	2014	-1.6951333231724124	10.623450526611373	1377177
1377174	Theory	pipelining with futures	1997	-1.6069483846563266	9.910553257559648	1377201
1378784	Arch	architecture trade-offs in programmable signal processing	1973	-2.9952383459675125	10.79723554670115	1378811
1380120	Embedded	speeding-up the design of hw/sw implementations of neuro-fuzzy systems using the codesimulink environment	2004	-2.6947146456582987	11.134178003718818	1380147
1380822	EDA	evolutionary test program induction for microprocessor design verification	2002	-3.337308628824164	10.96613966981676	1380849
1382276	Embedded	fft implementation alternatives in advanced measurement systems	1987	-2.647620764714067	10.793481798224132	1382303
1382709	EDA	quantum-dot cellular automata implementation of fpga configurable logic blocks	2010	-3.2116243914787512	10.716316291314177	1382736
1383041	PL	blocked algorithms and software for reduction of a regular matrix pair to generalized schur form	1999	-1.4775525603584292	10.122274830260864	1383068
1384242	HPC	"""new """"post-game analysis"""" heuristics for mapping parallel computations to hypercubes"""	1991	-2.1199128050170644	9.370109796741568	1384269
1384288	EDA	single event upset hardened embedded domain specific reconfigurable architecture	2007	-3.170907227031299	11.114029032064183	1384315
1384358	HPC	automatic test pattern generation on multiprocessors: a summary of results	1989	-3.1276845332257293	9.443428052425906	1384385
1384932	Vision	a parallel algorithm to generate a markov random field image on a simd hypercube machine	1989	-1.4540510563631666	9.89591087920387	1384959
1385559	ML	mapping binary precedence trees to hypercubes	1992	-2.5664960791548914	9.753125833280512	1385586
1387289	Vision	calculator routine for 3 x 3 symmetrical matrix	1978	-3.1673885829104806	10.377586433216177	1387316
1387668	OS	solar photovoltaic emulator system based on a systolic array network	2014	-3.0204060036626816	10.137317550919557	1387695
1387810	Embedded	a fully digital real-time power system simulator based on pc-cluster	2003	-1.7040799968229996	9.424064295761461	1387837
1387962	Embedded	an implementation-directed design method for microcontroller software	1994	-2.5395598166588664	10.91804124941716	1387989
1388043	Theory	interconnecting highways	1999	-2.7531284031023318	9.669368853935119	1388070
1388227	HPC	a new vlsi system for adaptive recursive filtering	1986	-3.137527259550696	10.46441811993409	1388254
1388687	HPC	fast and scalable parallel algorithms for matrix chain product and matrix powers on distributed memory systems	2001	-1.9915604686305428	9.927199832977676	1388714
1389017	NLP	computing correlation and convolution on bidirectional linear systolic array	2005	-2.9364670894963365	9.81581450920349	1389044
1389784	Visualization	activity in an interleaved memory	1975	-2.1952801427784565	10.287307615084034	1389811
1391378	PL	further analysis of code generation for a single register machine	1982	-1.5562468034397474	10.09072157609476	1391405
1391439	HPC	efficient parallel maze routing algorithms on a hypercube multicomputer	1991	-2.5261603113806954	9.81630412795522	1391466
1392991	PL	code generation for expressions with common subexpressions.	1976	-1.5308756816665017	10.252644483874603	1393018
1392996	Robotics	parallelizing an algorithm to find the maximal clique on interval graphs on graphical processing units	2014	-1.6864292442733717	9.473380994277603	1393023
1393598	EDA	universal reed-solomon decoder using hardware/software co-design method	2003	-2.8285301272726513	10.55432349754274	1393625
1393768	Visualization	a special-purpose computer for digital signal processing	1975	-2.7318760274487053	10.756729279092033	1393795
1394477	AI	a system for fault diagnosis and simulation of vhdl descriptions	1991	-3.0656706059136303	10.843483219480476	1394504
1395042	Arch	solving complex computational problems using multiagents implemented in hardware	2008	-1.6103303329495204	10.729785702511172	1395069
1395385	Robotics	the design of antenna control system used in flight inspection system	2011	-2.6884924412230853	10.576844901539527	1395412
1395416	Arch	total exchange on k-ary n-cubes with adaptive routing.	1998	-1.8337407937184116	9.883906612781116	1395443
1395525	HPC	on designing communication-intensive algorithms for a spanning optical bus based array	1995	-1.5463031834946168	10.806134856501023	1395552
1395750	Robotics	high level behavioural modelling of boundary scan architecture	1993	-3.178493913338964	10.3421864362275	1395777
1395903	EDA	making contention-tolerant crossbar switch scalable	2010	-2.6785323827670027	9.833057663995627	1395930
1396746	Theory	execution time analysis of a parallel steiner tree algorithm on server-client model of computation	2008	-1.860285503154984	9.799338123521444	1396773
1396848	Arch	a parallel and resource-efficient single lookup connected components analysis architecture for reconfigurable hardware	2016	-1.8343875631378532	10.813403574896224	1396875
1399185	PL	on approximating the ideal random access machine by physical machines	2009	-1.7127843790923805	10.234991471205905	1399212
1400315	PL	a case study of system synthesis with non-synthesizable components using extended vhdl	1995	-2.74077482150076	11.11844113912971	1400342
1400431	Crypto	eight-channel digital speech synthesizer based on lpc techniques	1979	-3.0181936403624388	10.530228403093508	1400458
1402110	EDA	an effective viewport resolution scaling technique to reduce the power consumption in mobile gpus	2017	-1.8575127867340617	10.278578620500626	1402137
1402273	EDA	floating-point arithmetic and the ieee-754 standard, i: number-system design	1999	-2.8560629068026966	9.828716110469113	1402300
1402896	EDA	distributed test pattern generation for stuck-at faults in sequential circuits	1997	-2.8110261663381135	10.919528330926623	1402923
1403783	Arch	an interactive remote laboratory on basic computer architecture using altera de2 board	2013	-2.038334035370996	10.532238191222257	1403810
1403855	Arch	a superscalar processor model for limited functional units using instruction dependencies	2010	-2.4314640935986547	10.561435539276435	1403882
1403985	HPC	a fully parallel block independent set algorithm for distributed sparse matrices	2003	-1.5031663696889537	9.94527496672912	1404012
1404408	NLP	hardware support for multivariable floating point function generation	1999	-1.7075209970921617	10.557067940904377	1404435
1405236	Arch	an improved analog computation cell for paris ii, a programmable vision chip	2004	-3.298675369775248	10.794686405361071	1405263
1406497	Robotics	an autonomous information device with e-paper display for personal environments	2016	-2.9075715847511483	10.150345736411298	1406524
1406796	EDA	precision timing on low-cost linux microcomputers	2015	-2.5850933670332847	10.663380783848256	1406823
1407212	EDA	a new approach based on lff for optimization of dynamic hardware reconfigurations	2005	-2.186993513658237	11.170592027557637	1407239
1407595	HPC	taskgraph mapping using a genetic algorithm: a comparison of fitness functions	1993	-2.628217572961581	9.376429463322896	1407622
1408099	Embedded	an engineering approach to determining sampling rates for switches and sensors in real-time systems	2000	-2.648393351400573	10.79989269660103	1408126
1409256	HPC	concurrent array processor for fast eigenvalue computations	1984	-1.81750334977714	10.000719100977149	1409283
1409552	Security	an analysis of parallel logic simulation on several architectures	1988	-3.0210073587871507	10.048873870949283	1409579
1409596	EDA	a family of efficient regular arrays for algebraic path problem	1994	-1.644610920066124	9.922431264821086	1409623
1410541	HPC	a new wiring architecture for parallel processing applications	1990	-2.1757566689712258	11.131885107822722	1410568
1410985	Embedded	partitioned matrix algorithms for vlsi arithmetic systems	1982	-1.743485501139138	10.071615561525546	1411012
1411511	Networks	scalable packet classification with hash tables	2010	-2.7171838505018617	9.940657012707662	1411538
1411561	OS	integrating replicated network in reliability shuffle exchange network system	2018	-2.534775216832234	9.714172924958651	1411588
1411627	Robotics	a 34.7-mw quad-core miqp solver processor for robot control	2010	-2.664808495866789	11.271450339158438	1411654
1412409	EDA	revkit: a toolkit for reversible circuit design	2012	-3.105308054093017	11.136408765980592	1412436
1413803	Visualization	a review of xilinx field programmable gate array radiation effects performance	2016	-3.3101360900192542	11.01511467868749	1413830
1414558	EDA	design and realization of the two-way signal acquisition module based on tms320vc5402 dsp	2009	-3.13682781490528	11.173540627840161	1414585
1414892	EDA	reprogrammable algorithm accelerator ip block	2003	-2.389757820380102	10.552280953826246	1414919
1415879	HPC	randomized optimal list ranking on coarse-grained parallel computers with o(log p) communication phases	2000	-1.5483575379701335	9.893131828835797	1415906
1416791	SE	symbolic test generation for hierarchically modeled digital systems	1989	-3.324360476261527	10.771024055432846	1416818
1416820	EDA	static scheduling of uniform nested loops	1993	-1.4964429332753062	10.053549957039749	1416847
1418114	EDA	a vhdl standard package for logic modeling	1990	-2.6954999717930783	11.247737351354045	1418141
1418173	Arch	genetic improvement of programs	2014	-3.0294999256763377	9.80039359040138	1418200
1418548	Arch	sorting in mesh connected multiprocessors	1992	-1.57454789153824	10.164018601824752	1418575
1418761	HPC	sampling from the exponential distribution using independent bernoulli variates	2008	-1.8181255487685448	10.766495805194884	1418788
1419247	Theory	screening tests of pseudorandom number generators on ibm pc's and compatibles	1985	-2.5019289124847393	10.440832629760928	1419274
1419265	EDA	microprocessor software	1987	-2.893957795507823	10.246005846040877	1419292
1419626	Vision	low level image processing systolic algorithms for vlsi processing arrays	1999	-2.452186613862826	10.199754629685797	1419653
1420132	EDA	superconductive single-flux-quantum circuit/system technology and 40gb/s switch system demonstration	2008	-3.0386518764128487	10.639307867081357	1420159
1420206	HPC	arithmetic operations beyond floating point number precision	2011	-1.60083306927991	10.215175353505991	1420233
1420586	EDA	adaptive thermal property control technique for holistic thermal management of mobile devices	2018	-2.431454611990449	10.400988254944508	1420613
1421750	EDA	model based test generation for processor verification	1994	-2.9240146312114064	11.17894555769645	1421777
1422223	Visualization	high-speed fully-adaptable crc accelerators	2013	-2.5226173377342263	10.13659025530174	1422250
1422487	AI	backtracking and branch-and-bound on mesh-connected computers with reconfigurable buses	1995	-2.5540985161568743	10.216260027504038	1422514
1422719	Embedded	a multimicroprocessor system for real-time classification of railroad track flaws	1982	-2.704683360804476	10.861722016947802	1422746
1423014	Arch	embedded systems design with the texas instruments msp432 32-bit processor	2016	-2.5620890084593366	11.0513113877654	1423041
1423364	ML	parallel gibbs sampling: from colored fields to thin junction trees	2011	-1.80807003690536	9.44177614622852	1423391
1424517	HPC	a high performance embedded machine tool controller	1994	-1.8939248250704408	9.712961450016518	1424544
1425336	EDA	simulation-based analysis of cyberphysical systems	2012	-3.010117484725169	10.910854743461757	1425363
1425550	Arch	fault-tolerance and diagnosability of bisectional interconnection networks	1986	-2.8817871878184205	9.763219095630381	1425577
1426574	EDA	a design aids data base for digital components	1979	-3.2817494918403987	10.930234673014326	1426601
1427016	Arch	efficient parallel recognition of context-free languages	1994	-2.26045642738287	10.658584515150467	1427043
1427119	Embedded	open and flexible embedded system applied to positioning and telecontrol	2011	-2.275814613035445	10.42817456113447	1427146
1427606	HPC	multiple string matching on a gpu using cudas	2015	-1.5204525044996935	9.655128195570317	1427633
1428530	PL	on link width scaling for energy-proportional direct interconnection networks	2019	-2.352601229656165	10.369820044550304	1428557
1429949	Logic	performability analysis of operation modes of configurable duplex systems	1986	-2.2562621042675284	10.010122117669415	1429976
1430330	AI	fault tolerant permutation mapping in multistage interconnection network	2000	-2.3267651510259024	9.928833425620017	1430357
1431196	Vision	clustering and reassignment-based mapping strategy for message passing architectures	1998	-2.4869751462579917	9.442103091733298	1431223
1431240	ML	performance analysis of asynchronous parallel jacobi	2017	-2.080274184504713	9.60987071562214	1431267
1431435	HPC	fault-tolerant memory simulator	1984	-3.184950505910205	9.801000799255482	1431462
1431447	SE	an approach for system tests design and its application	1995	-2.039814393773617	11.170961224061859	1431474
1431450	EDA	giga = 1/nano: cad tools and modeling challenges for giga-scale mixed technology micro-systems	2002	-3.123697136511637	10.20929175489382	1431477
1432301	OS	intelligent firearms management system design	2010	-2.5590971722176934	9.875300718290918	1432328
1432528	HPC	on distributed file tree walk of parallel file systems	2012	-1.5166633699653962	9.450561825847863	1432555
1432824	HPC	a note on parallel algorithmic speedup bounds	2011	-1.564861815751932	10.054035988643358	1432851
1433695	EDA	model-based diagnosis of hardware designs	1996	-3.3415237911339997	10.89928172352646	1433722
1434612	EDA	efficient mapping of quantum circuits to the ibm qx architectures	2018	-2.997200758952661	10.764618423678028	1434639
1434670	HPC	a systematic approach for designing concurrent error-detecting systolic arrays using redundancy	1993	-3.3009995303313664	10.575088337508985	1434697
1434704	EDA	assertion based verification in tlm	2010	-3.1070496315704443	11.030992484767289	1434731
1434874	Visualization	towards dynamic and scalable high-speed ip address lookup based on b+ tree	2012	-2.791072798882523	10.063140974151914	1434901
1435993	ML	design and analysis of parallel monte carlo algorithms	1985	-1.7788183314011812	9.625111774023852	1436020
1436049	EDA	fft - friscy fourier transforms?	1993	-1.8732099988287252	11.199894029336404	1436076
1437130	HPC	parallel implementation of alternate quadrant interlocking factorisation method on star topology	1999	-1.4511554491301122	10.063983448525107	1437157
1437271	Theory	how to share memory in a distributed system (a preliminary version)	1984	-1.8598169624023255	9.91399912817139	1437298
1439810	Vision	parallel vision algorithms using sparse array representations	1993	-1.8095491224090892	10.606467219991712	1439837
1440915	HPC	a medium-grain method for fast 2d bipartitioning of sparse matrices	2014	-1.581868256660734	9.878075466049003	1440942
1440949	Theory	performance of multiple-bus multiprocssor under non-uniform memory reference model	1992	-2.184013711533439	9.821430593809145	1440976
1441775	Arch	a homogeneous framework for ams languages instrumentation, abstraction and simulation	2017	-3.081385143596688	11.168005390354145	1441802
1441832	Arch	fault diagnosis in hypercube connected array of processors	1982	-2.896762875439967	9.695610538719485	1441859
1442242	HPC	evaluation of hierarchical pincers attack search on distributed memory systems	2018	-1.4817204212281718	9.989553442928756	1442269
1442895	EDA	process versions in rapid prototyping	1999	-2.155831251292537	11.155106018763917	1442922
1443388	Robotics	architecture-template for massively parallel statistical image processing models	2008	-2.7919709923889715	11.120233935999202	1443415
1443403	Arch	programming a microcoded processor for speech waveform generation	1978	-2.4393440977993834	10.243346997003938	1443430
1444036	PL	information content of programs and operation encoding	1977	-1.8641623168933328	10.194649518010783	1444063
1445176	EDA	vlsi/wsi designs for folded cube-connected cycles architectures	1996	-2.9349272061425693	10.780865844671693	1445203
1446025	DB	high performance implementation of sgcm on high-end iot devices	2017	-1.8411793997256087	10.37207827486298	1446052
1446308	Arch	three levels of the wiring interconnection problem	1965	-3.236046684134915	11.099775075080416	1446335
1446452	Arch	support for pc/workstation interconnection to high speed data networks	1992	-2.9114146829451566	9.758848355151747	1446479
1446479	EDA	continuous computation in engineered gene circuits	2012	-3.352967472369122	10.513106220781529	1446506
1447576	Embedded	implementation of an embedded system on a ts7800 board for robot control	2014	-2.1738081033648142	11.221436574187964	1447603
1447666	EDA	ip reuse in system on a chip design	2000	-3.077143543452518	10.32063697609502	1447693
1447744	Arch	an application-specific coprocessor for high-speed cellular logic operations	1987	-1.98172666153854	11.262872358358248	1447771
1448702	Arch	hardware and software architectures for energy- and resource-efficient signal processing systems	2014	-2.361919187352891	11.05086302640149	1448729
1448945	HPC	variance reduction algorithms for parallel replicated simulation of uniformized markov chains	1996	-1.6212200374011494	9.726880918470405	1448972
1448963	EDA	minimizing resources in a repeating schedule for a split-node data-flow graph	2002	-1.639543995657322	11.110124749827046	1448990
1449201	AI	sat techniques for modal and description logics	2009	-2.8913832079314012	11.13940596703064	1449228
1450049	Embedded	a mathematical approach to the design of vlsi networks for real-time computation problems	1981	-3.3559781488298768	9.905062604455962	1450076
1450272	Robotics	scheduling of cal actor networks based on dynamic code analysis	2011	-1.7978943340923612	11.173750058280849	1450299
1451667	HPC	efficient simulations among several models of parallel computers	1984	-2.157919678048732	9.932207121842524	1451694
1451753	Theory	solving fundamental problems on sparse-meshes	2000	-2.069943336816534	9.452725979353096	1451780
1452246	Arch	deriving process networks from nested loop algorithms	2000	-1.9286557367971917	10.923466959965372	1452273
1452428	ML	parallel learning of belief networks in large and difficult domains	1999	-1.6243972043499877	9.471925432415397	1452455
1453394	EDA	a parallel simulated annealing algorithm for the placement of macro-cells	1987	-1.9931164599036573	10.157520640635763	1453421
1453474	HPC	mrg8: random number generation for the exascale era	2018	-1.6375811314700934	10.443723111298775	1453501
1453491	EDA	the colour of embedded computation	2009	-1.9160980295099097	10.809577220557617	1453518
1454681	HCI	a fpga-based parallel semi-naive bayes classifier implementation	2013	-2.550060993965647	10.109492334637622	1454708
1455558	Vision	microprocessors in crt terminals	1974	-2.1541869962760463	11.220474482042713	1455585
1455563	Theory	counting networks	1994	-1.9659580594273116	10.152135944264034	1455590
1455973	Logic	implementation of safety critical logic controller by means of fpga	2003	-3.15994129599891	10.88670915737766	1456000
1456533	Arch	performance and power analysis on asynchronous reading of binary arrays	2006	-3.0892534953867	10.800258865091267	1456560
1456541	AI	the maximum flow problem: a real-time approach	2003	-1.8164931606754	9.953564145084133	1456568
1457747	EDA	equivalence checking for behaviorally synthesized pipelines	2012	-2.928495047897316	11.188123014792174	1457774
1457915	PL	optimal scheduling of arithmetic operations in parallel with memory accesses	1985	-1.7766347662343016	10.328293934810695	1457942
1458618	EDA	accelerating the performance of particle swarm optimization for embedded applications	2009	-3.2957770173597574	9.678276472115368	1458645
1458660	HPC	synthesis of intermediate memories needed for the data supply to processor arrays	1991	-2.801670770519662	10.147184777169773	1458687
1460703	EDA	rapid generation of hardware functionality in dsp systems on heterogeneous platforms	2006	-2.465415941649874	10.32724482697587	1460730
1460803	Arch	accelerating statistical lor estimation for a high-resolution pet scanner using fpga devices and a high level synthesis tool	2011	-2.499267236036298	10.45322954548751	1460830
1461014	Graphics	a syntax for defining, communicating, and implementing video decoder function and structure	2010	-2.1502582942672928	10.917908125658004	1461041
1461200	EDA	correct interactive transformational synthesis of dsp hardware	1991	-2.5595805053344503	11.163359685063165	1461227
1461265	EDA	scalable verification of a generic end-around-carry adder for floating-point units by coq	2015	-2.149676273113284	11.262123303370144	1461292
1462868	Visualization	research of sms-based highly distributed data acquisition system	2006	-2.318310026798704	9.8197874190006	1462895
1463158	Logic	mufom: a standard relocatable code for microprocessors. what's it good for?	1984	-2.1746702429852296	10.240856964156402	1463185
1464496	HPC	scalable duplication strategy with bounded availability of processors	2004	-1.7445856505325634	10.849298237640014	1464523
1464640	Theory	processor—time tradeoffs under bounded-speed message propagation: part ii, lower bounds	1997	-1.5536260002872837	10.134704706825758	1464667
1465974	Arch	software environment for wasmii: a data driven machine with a virtual hardware	1994	-3.3260615221648258	11.058504869214364	1466001
1466486	HPC	optimal scheduling and granularity for a 2d-grid precedence graph on a mimd computer	1994	-1.7927832919904725	9.975508858851331	1466513
1466761	EDA	efficient building automation simulation using system on chip simulation techniques	2013	-2.9088717274481644	10.303211549657393	1466788
1467740	PL	a greedy algorithm for optimally pipelining a reduction	2013	-2.07182396770782	9.786819697215053	1467767
1469065	SE	reverse engineering of microprocessor program code	2012	-3.1386799376072347	10.849002406657592	1469092
1469430	PL	a programmable multi-language generator for codesign	1998	-2.2445201225906346	11.243741049669692	1469457
1471145	Theory	waffle: a new photonic plasmonic router for optical network on chip	2018	-2.9617658857689912	10.827348570386636	1471172
1471215	HPC	a 600 mbyte compact disc read-only memory. a potential break-through in low-cost mass data distribution.	1985	-2.232588157718135	10.89531565184564	1471242
1471664	EDA	hmin : a new method for hierarchical interconnection of processors	1993	-2.2092728436849027	9.94721367212119	1471691
1472587	EDA	msp based thermal-aware mapping approach for 3d network-on-chip under performance constraints	2016	-3.1967785545286955	10.949143577975548	1472614
1473077	DB	systolic (vlsi) arrays for relational database operations	1980	-1.6416239322582824	10.5285404713714	1473104
1473115	Embedded	data acquisition system using the ieee 488 interface bus	1987	-2.528205510833476	11.195127427265174	1473142
1474056	Embedded	matlab models of acms in control systems	2004	-2.6789319959862734	10.888597235256471	1474083
1474754	EDA	design of a financial application driven multivariate gaussian random number generator for an fpga	2010	-1.5848736184376306	10.730296650496047	1474781
1474888	PL	fast greedy weighted fusion	2001	-1.5963576758954323	9.647585860178452	1474915
1475002	HPC	performance analysis of parallel programs based on model calculations	1994	-1.715766156578412	9.70245117711043	1475029
1476087	Arch	advances in microcode support software	1985	-2.879308674157508	11.212806076001975	1476114
1476862	Theory	dynamic full access in fault tolerant multistage interconnection networks.	1990	-2.4790591088286145	9.828231898452824	1476889
1477777	SE	multiprotocol communication interface pmsm control on account of industrial configuration software	2014	-2.5147406632296736	11.115246677706917	1477804
1478410	Vision	deriving asic architectures for the hough transform	1990	-2.2669267422642063	9.978307694331765	1478437
1480145	Theory	on the time required for a sequence of matrix products	1973	-1.7484879466148981	9.953685637678767	1480172
1480231	DB	a reconfiguration algorithm for fault tolerance in a hypercube multiprocessor	1988	-1.6889248727032793	10.522659874705651	1480258
1480612	EDA	memory optimization in function and set manipulation with bdds	1998	-2.8004792108172434	9.824236872330353	1480639
1480871	Theory	approximate algorithms for partitioning problems	1991	-2.029945261038827	9.961999945143985	1480898
1481652	Crypto	a linearization attack on the bluetooth key stream generator	2002	-2.5481797847165697	9.481735465649702	1481679
1481714	Robotics	an efficient routing control unit for the sigma network e(4)	1986	-3.0606692921210272	9.825736719735726	1481741
1482295	HPC	access to rows and columns of a rectangular array in a concentricloop bubble memory	1985	-2.165484492235325	10.12276104265149	1482322
1482832	EDA	bubble domain memory systems	1975	-2.1733126197582666	10.769780332592749	1482859
1483571	EDA	advances in adaptive signal processing: totally adaptive systems	1998	-3.2547648267065816	10.7042492009254	1483598
1483803	EDA	a case study in computer-aided co-design of embedded controllers	1996	-2.5875270884128843	11.080253556344118	1483830
1484189	Arch	design and implementation of high speed pipeline merge sorter with run length tuning mechanism	1987	-2.631733922109905	10.85967256210398	1484216
1484404	HPC	the radix-4 fet on a multiprocessor shared memory system	1990	-2.4505857299888705	10.830040705815938	1484431
1485547	PL	efficient computation of expressions with common subexpressions	1980	-1.6901416255401784	9.480050061497264	1485574
1486536	HPC	estimating minimum execution time of perfect loop nests with loop-carried dependences	1996	-1.9548488751056692	9.685519807825306	1486563
1487309	Embedded	checker design for on-line testing of xilinx fpga communication protocols	2007	-2.7550725344041225	11.240511598240099	1487336
1487437	HPC	gpu and fpga parallelization of fuzzy cellular automata for the simulation of wildfire spreading	2015	-1.6705618659454968	9.44202331399408	1487464
1487709	EDA	petri nets modeling in pipelined microprocessor design	1993	-3.2030771281662016	11.195115772830679	1487736
1489614	EDA	verification of dsp simulation by comparison with the hardware	1988	-2.4607279400943862	11.16555932437207	1489641
1490037	EDA	variable field-length data manipulation in a fixed word-length memory	1963	-1.9623375362802276	11.027567878334546	1490064
1490084	ML	autoassociative memory with high storage capacity	1996	-2.2243241163222938	9.998023742389613	1490111
1490806	EDA	synthesis of amba ahb from formal specification: a case study	2011	-3.2553920354497485	10.936086068078664	1490833
1490993	Vision	associative contour processing	1990	-1.7685645796111051	10.687031043263893	1491020
1491672	Arch	a vlsi digital signal processor network architecture for computing a one-dimensional cyclic convolution	1982	-2.980719278827685	9.967448471387634	1491699
1492116	EDA	an introduction to multi-core system on chip - trends and challenges	2011	-1.6504478711794903	10.977230877832522	1492143
1492171	PL	mirroring: a technique for pipelining semi-systolic and systolic arrays	1997	-2.383956229510712	10.835351148627579	1492198
1492280	HPC	the scheduling of sparse matrix-vector multiplication on a massively parallel dap computer	1992	-1.530710217778124	9.760212195529258	1492307
1493142	EDA	design validation by symbolic simulation and equivalence checking: a case study in memory optimization for image manipulation	2009	-2.836270119986698	11.08017713365814	1493169
1494165	EDA	rate-optimal static scheduling of dsp data flow graphs onto multiprocessors using circuit contraction	1995	-1.8029788074903517	10.798265101142409	1494192
1494980	Vision	a bsp realisation of jarvis' algorithm	2001	-1.7825622485902843	9.696711064808603	1495007
1495984	EDA	prototyping a ga pipeline for complete hardware evolution	1999	-2.8447135824847787	10.716015341737158	1496011
1496068	Theory	algorithms for parallel memory, ii: hierarchical multilevel memories	1994	-1.6180696331849418	10.096066540360466	1496095
1496581	Visualization	the parallel evaluation of arithmetic expressions without division	1973	-2.039788953786855	9.993523366410967	1496608
1496679	Robotics	the problem of schedule construction in the joint design of hardware and software	2002	-2.07069988016145	10.9755291987396	1496706
1497178	Arch	switch box architecture for saturation tree effect minimization in multistage interconnection networks	1995	-2.750586199192476	9.80826664728718	1497205
1497262	EDA	from signal temporal logic to fpga monitors	2015	-2.8481496101556303	11.197693961673801	1497289
1497312	Theory	ffts on mesh connected computers	1996	-1.6953285009783683	9.93713553818248	1497339
1497587	EDA	resource-constrained scheduling of partitioned algorithms on processor arrays	1995	-2.303959541766131	9.885160523689605	1497614
1498226	HPC	fault-tolerant recursive least-squares computations on a mesh-connected parallel processor	2002	-2.063678504936469	10.540328670986042	1498253
1498279	Robotics	a prototype of an integrated telemetry receiving system with volunteers: designs of a simple receiver, a protocol, and an intelligent information processing	2017	-2.792906755881834	9.54255305724841	1498306
1498950	Arch	optical interconnection hardware for scalable systems	1996	-2.549960466181168	10.293562545565923	1498977
1499270	ML	hardware sorter and its application to data base machine	1982	-1.8771620627298269	11.064597019015176	1499297
1500710	SE	sdt - the sdl design tool	1988	-2.537111456561054	11.220871156301506	1500737
1500863	EDA	test generation games from formal specifications	2006	-3.325071265192604	10.958956067584827	1500890
1502088	HPC	a comprehensive approach to test program debugging for high performance vlsi test systems	1985	-3.1051033362560445	10.32477513811754	1502115
1502416	HCI	scan technology at work	1991	-2.3034550747432645	10.926503491796458	1502443
1503180	EDA	optimizing data-flow graphs with min/max, adding and relational operations	2010	-1.693699233392467	10.678280996284048	1503207
1503660	Embedded	automatic generation of fast and certified code for polynomial evaluation	2011	-1.8606574768950728	10.873969405430977	1503687
1505427	EDA	session 12 overview: multimedia and communications socs: energy-efficient digital subcommittee	2012	-3.173266719951331	10.622738641886237	1505454
1505463	HPC	new divisible load distribution methods using pipelined communication techniques on tree and pyramid networks	2011	-1.6152377229218968	10.2769904226949	1505490
1505586	HPC	scheduling associative reductions with homogeneous costs when overlapping communications and computations	2013	-1.68558228851464	9.980181362941265	1505613
1505815	Arch	pact xpp architecture in adaptive system-on-chip integration	2003	-2.6783521870532554	10.599618884016227	1505842
1506270	Graphics	an efficient multi-view design model for real-time interactive synthesis	1992	-2.8960767287416047	10.820427317479377	1506297
1506306	EDA	a microprocessor oriented toward the frequency synthesis	1982	-3.0894045002639086	10.046074882369306	1506333
1507109	EDA	a new platform for the implementation of regular iterative algorithms into fpgas	2011	-2.1630047360979074	11.238517292894542	1507136
1507783	Arch	analysis of partitionability properties of topologically arbitrary interconnection networks	1985	-2.835171264398312	9.687314065047671	1507810
1509023	Arch	a 4x4 modular crossbar design for the multistage interconnection networks	1981	-2.7149742574750757	10.407963233604963	1509050
1509672	EDA	concurrent stochastic methods for global optimization	1990	-2.1325740854502357	9.373136743370127	1509699
1511130	EDA	a hybrid architecture for the approximate string matching on an fpga	2017	-1.899510739664176	10.884497693577442	1511157
1511377	HPC	an investigation of parallel memetic algorithms for vlsi circuit partitioning on multi-core computers	2010	-3.3448046770676374	9.790832574089851	1511404
1513143	Visualization	an optimization algorithm to build low congestion multi-ring topology for optical network-on-chip	2018	-2.9143117454866085	10.924855987528467	1513170
1513334	Arch	a hardware architecture for implementing protection rings	1972	-2.6108886727798226	10.059649579802393	1513361
1513885	EDA	an investigation into defect and fault tolerant interconnect techniques for wasp devices	1995	-2.461360533119501	10.035965463117954	1513912
1514536	Theory	software radios using a general purpose processor	1999	-2.423089982966925	10.235312171948413	1514563
1514587	EDA	a fpga-based custom computing system for solving the assignment problem	1998	-3.2694474131310134	9.792368933897363	1514614
1515026	EDA	design of a microprogrammable computer with bit-slice devices	1980	-2.431691114440905	11.129484445825987	1515053
1515374	HPC	optimal parallel scheduling of gaussian elimination dag's	1983	-1.8245755856463264	9.986968428004587	1515401
1516792	Arch	an interleaved array-processing architecture	1984	-2.370801246146439	11.065773719112231	1516819
1517424	Theory	diffracting trees	1996	-1.4509914477883536	10.219515981360084	1517451
1517677	HPC	a task scheduling algorithm for the parallel expression evaluation in a reconfigurable fully digit on-line network	1992	-2.1921611894350344	10.798601639453715	1517704
1517833	Arch	synchronous and asynchronous parallel simulated annealing with multiple markov chains	1996	-2.3370680497174705	9.727865682094011	1517860
1518075	HPC	a load balancing strategy for parallel computation of sparse permanents	2012	-2.2964394604545446	9.45123998191882	1518102
1518136	Arch	lipp-a simd multiprocessor architecture for image processing	1983	-1.7976619528197948	10.770956717769144	1518163
1519072	SE	mdc: a software tool for developing mpeg applications	1999	-2.2099379864778466	10.734401285786756	1519099
1519126	Vision	toppsy: a time overlapped parallel processing system	1983	-1.795698431690041	10.199964414044679	1519153
1519921	HPC	efficient vlsi architectures for bit parallel computation in galios [galois] fields	1994	-2.720428279310086	9.94127813074481	1519948
1521946	EDA	best is the enemy of good: design techniques for low power tunable approximate application specific integrated chips targeting media-based applications	2015	-3.0981326698027285	10.472635063339144	1521973
1522752	Vision	moves: a modular framework for hardware evolution	2007	-3.2926659792737545	10.264677632066935	1522779
1523233	Theory	parallel priority queue and list contraction: the bsp approach	1997	-1.940587450048077	9.85928812127453	1523260
1523368	HPC	parallel computing technologies	2003	-1.614009562873859	9.755327649936724	1523395
1525258	EDA	fixed-point dsp timing of pulses based on a high-precision division technique	2000	-3.09811336335054	10.44026294938543	1525285
1526027	Theory	integer sorting algorithms for coarse-grained parallel machines	1997	-1.7270723524054727	9.781105345880539	1526054
1526492	Arch	on multipath multistage interconnection networks	1985	-2.542209618089278	9.837735267185018	1526519
1526792	Arch	an efficient retargetable microcode generator	1986	-2.525601045195756	11.193139088976677	1526819
1528271	EDA	hardware-software prototyping from lotos	1998	-2.685362639426341	11.203847958334155	1528298
1529989	Visualization	fan-out devices suppressed mode field diameter change for multi-core fibers	2016	-3.2291462788665313	10.279562861230149	1530016
1531925	Embedded	a double k-clustering approach for restructuring distributed object-oriented software	2008	-1.677309929626493	9.684253401919603	1531952
1531980	Arch	smdss - a structured microcode development and simulation system	1990	-2.6814462538149537	11.220161140883755	1532007
1532138	HPC	precision modeling of floating-point applications for variable bitwidth computing.	2003	-2.6163599805644693	10.413176317134472	1532165
1532583	EDA	incremental abv for functional validation of tl-to-rtl design refinement	2007	-2.847286718019529	11.173488602490373	1532610
1532717	HPC	implementation of workload balancing in parallel video codec	1999	-1.9166543416344213	9.504156620285	1532744
1532784	EDA	a fault-tolerant routing strategy for generalized hierarchical completely-connected networks	2002	-2.7988166944204083	9.775668018331556	1532811
1532848	Arch	traffic-specific interconnection networks for multicomputers	1987	-1.7950365322094233	10.928283507783489	1532875
1533476	Embedded	design of synchronous action systems	2000	-2.789042030358912	11.13927120387969	1533503
1535578	Logic	a 0-1 integer linear programming based approach for global locality optimizations	2006	-2.7493177271728935	9.594408656226186	1535605
1535605	EDA	designing an efficient hardware implication accelerator for sat solving	2008	-3.343242582863525	10.611629953049373	1535632
1536638	HPC	brief announcement: hypergraph partitioning for parallel sparse matrix-matrix multiplication	2015	-1.4819446835262164	9.987454008734266	1536665
1537270	HPC	a high performance pocket-size system for evaluations in acoustic signal processing	2001	-2.5723616461230763	10.64128745447574	1537297
1537284	ML	cuboid partitioning for parallel matrix multiplication on heterogeneous platforms	2016	-1.5593797948268735	9.812829280046993	1537311
1537824	Logic	implementing hirschberg's pram-algorithm for connected components on a global cellular automaton	2007	-1.918387387711164	9.807567241338225	1537851
1538068	Theory	software-based and regionally-oriented traffic management in networks-on-chip	2016	-2.569779823850795	10.42485522412016	1538095
1538292	Arch	a synthesis method of systolic algorithms for nested loop programs	1988	-1.9343575017405927	11.105302296599671	1538319
1538797	EDA	experience extending vlsi design with mathematical logic	1997	-3.262993338433088	11.243899595895071	1538824
1539644	EDA	pose: a parallel object-oriented synthesis environment	2001	-2.852427036520266	10.95457205271633	1539671
1541708	Graphics	an efficient fft algorithm for superscalar and vliw processor architectures	1997	-2.144725720479125	10.976087866996084	1541735
1542077	ML	system on programable chip for performance estimation of loom machine	2012	-1.6745900412343364	11.226452104086645	1542104
1542096	Theory	vlsi implementation of o(n*n) sorting algorithms and their hardware comparison.	2005	-3.1222519997583507	9.88913338947896	1542123
1542498	EDA	a practical reconfigurable hardware accelerator for boolean satisfiability solvers	2008	-3.218123833436534	10.35826852866694	1542525
1543161	Embedded	pulse-modulated radar display processor on a chip	2004	-3.1101245523453684	11.093722567025633	1543188
1543917	EDA	provably correct on-chip communication: a formal approach to automatic protocol converter synthesis	2009	-3.160594660576	11.116937583567712	1543944
1543950	EDA	a different view: hardware synthesis from systemc is a maturing technology	2006	-3.0127240255479557	11.181659827434757	1543977
1544126	Theory	optimal routing algorithms in multicomputer networks organized as reconfigurable binary trees	1983	-2.3331291560778245	9.971869355711132	1544153
1544566	SE	precision selection for energy-effi cient pixel shaders	2011	-1.5829449970600131	11.279551484363267	1544593
1544714	DB	quick buddy-subcube compaction in hypercubes	2003	-2.781161237661069	9.603407843880417	1544741
1545676	Theory	deriving fully efficient systolic arrays by quasi-linear allocation functions	1991	-1.8123332366726783	9.969039261241052	1545703
1547036	HPC	parallel computations reveal hidden errors of commonly used random number generators	2006	-2.215821428940958	10.003472528619843	1547063
1547979	EDA	formal verification of a real-time hardware design	1983	-2.9542928060523748	11.012240572054528	1548006
1549701	Robotics	on the efficiency of localized work stealing	2016	-1.9526641160336593	9.758742523367957	1549728
1550006	Crypto	the frequency of postshifts in floating-point multiplication	1982	-3.255515074935505	9.83351674589759	1550033
1551310	HPC	a parallel text document clustering algorithm based on neighbors	2015	-1.4640740107517534	9.391326337770463	1551337
1551459	EDA	on the feasibility of synthesizing cad software from specifications: generating maze router tools in elf	1991	-2.5997627754770316	11.190525847394968	1551486
1552157	EDA	hardware/software co-reliability of field reconfigurable multi-processor-memory systems with redundant bus.	2003	-2.4177386000885095	10.441310749699293	1552184
1552197	Theory	on the complexity and optimization of branching programs for decision diagram machines	2012	-1.7057094142234583	10.845942908780668	1552224
1553166	HPC	lempel-ziv data compression on parallel and distributed systems	2011	-2.152605256958143	9.682932469084596	1553193
1553588	EDA	a fast implementation for recurrent dsp scheduling using final matrix	2000	-1.4371250773194393	10.465852634406266	1553615
1553616	Embedded	survey: computational models for asymmetric read and write costs	2018	-1.7727072657056149	9.92066909434886	1553643
1553722	Robotics	optimal random sampling based path planning on fpgas	2016	-1.9601815325310263	10.684417574879342	1553749
1553927	Embedded	a vlsi modular architecture methodology for realtime signal processing applications	1983	-2.9924126399049484	10.056450310799248	1553954
1554595	Arch	an evaluation framework and instruction set architecture for ion-trap based quantum micro-architectures	2005	-2.9452837914403087	10.899719219143678	1554622
1555696	Robotics	adaptive algorithm based on renyi's entropy for task mapping in a hierarchical wireless network-on-chip architecture	2018	-2.552320330096276	10.047557350263864	1555723
1557889	EDA	implementation of self-healing asynchronous circuits at the example of a video-processing algorithm	2010	-2.668066477495453	11.268833190387898	1557916
1558194	HPC	reducing communication costs for sorting on mesh-connected and linearly connected parallel computers	1990	-1.4921683958684469	10.27845840902985	1558221
1558566	HPC	optimal folding of data flow graphs based on finite projective geometry using vector space partitioning	2013	-2.640276082704749	9.759288839249233	1558593
1558632	DB	connectivity of the crossed cube	1997	-2.9369616014453093	9.584881172186881	1558659
1558772	Robotics	median filter and 102422d fft with an fps ap-120b array processor	1980	-1.4521600628169082	11.00533063798404	1558799
1559354	EDA	acs: automatic converter synthesis for soc bus protocols	2010	-2.910413317944674	11.161729100914958	1559381
1561139	Arch	a 16-bit microprocessor with multi-register bank architecture	1986	-2.9167441954357187	10.567539299793896	1561166
1561939	HPC	fast pattern-specific routing for fat tree networks	2013	-2.1210184560748866	9.506584158656603	1561966
1563351	EDA	optical interconnection systems for digital parallel processors	1986	-1.717710586346311	10.226491906627114	1563378
1563827	HPC	a first step towards time optimal software pipelining of loops with control flows	2001	-1.522732336012741	10.116441061863613	1563854
1564550	EDA	techniques for unit-delay compiled simulation	1990	-2.9770808227361667	10.679019424399973	1564577
1565594	Arch	the power of list ranking on a reconfigurable array of processors with wider bus networks	1996	-2.958014619554081	9.949579681272557	1565621
1566854	Theory	complexity issues in general purpose parallel computing	1991	-1.8040086493407927	10.015516343175738	1566881
1567297	EDA	the organization of on-chip data memory in one coarse-grained reconfigurable architecture	2013	-2.1033490812604967	10.955888125945716	1567324
1567930	Crypto	special feature an implementation guide to a proposed standard for floating-point arithmetic	1980	-2.447613121523766	9.777478412973016	1567957
1568331	HPC	an analysis of methods for improving long-range connectivity in meshes	1988	-2.3189714669683523	10.278679612878626	1568358
1568550	EDA	research challenges in security-aware physical design	2017	-2.554194143322213	10.556573374267915	1568577
1568566	HPC	parallel family trees for transfer matrices in the potts model	2015	-1.4430047304781797	10.047613254543762	1568593
1568665	ML	computational techniques for the automorphism groups of graphs	1994	-1.7202005691154518	9.72201400028386	1568692
1568723	Arch	midl - a microinstruction description language	1981	-2.562960304921644	11.242080347404046	1568750
1569171	HCI	a low-cost digital simulator for performance evaluation of computer relays	2001	-3.005910705325251	10.950885199423523	1569198
1569306	Robotics	covering a unit hypercube with hypercubes	2016	-2.785024742292124	9.58295102236614	1569333
1569379	EDA	developing a design flow for embedded systems	2013	-2.7165583179205517	10.761930480655904	1569406
1569638	Robotics	mutual exclusion on optical buses	2002	-1.8868748676431608	10.666703033327792	1569665
1570947	HPC	an efficient implementation of bailey and borwein’s algorithm for parallel random number generation on graphics processing units	2012	-1.5310185549943385	10.560927613278313	1570974
1572346	Arch	mapping linear recurrence equations onto systolic architectures	1996	-1.7359233230020652	9.820998931064203	1572373
1573177	EDA	design space exploration of hardware architectures for content based music classification	2014	-2.1257111724939155	11.219176824258657	1573204
1573773	EDA	a new method for wavelets generation	1996	-2.879736893823948	10.96593251543624	1573800
1574040	Arch	making hardware soft in intelligent systems	2007	-2.3496819029854814	10.569598396913364	1574067
1574655	NLP	hardware-software partition with microcontrollers and cplds: a case study	1999	-2.6987596792088477	10.953537295335407	1574682
1574670	EDA	circuit extraction on a message-based multiprocessor	1990	-1.830268462668603	10.742090631168828	1574697
1574934	HPC	scheduling a scattering-gathering sequence on hypercubes	1993	-1.4952165932346366	10.283758886058116	1574961
1575211	EDA	reducing verification overhead with rtl slicing	2007	-3.1794949297368755	10.974358334781424	1575238
1575730	Robotics	machine complexity versus interconnection complexity in iterative arrays	1971	-3.0531010665851133	9.915456920948774	1575757
1576059	EDA	concurrent csound: parallel execution fro high speed direct synthesis	1990	-1.5303686424691076	9.962010986326195	1576086
1576565	Mobile	robotic arm controlled by can bus	2009	-2.586491567130225	11.196821621468226	1576592
1576639	EDA	trax solver on zynq with deep q-network	2015	-1.8571724539059056	11.186575376137489	1576666
1576885	EDA	design and implementation of a three-dimensional, general purpose semiconductor device simulatior	1991	-3.1267694476169434	9.820671741046127	1576912
1577198	EDA	medlay: a reconfigurable micro-power management to investigate self-powered systems	2018	-3.2820498458273675	9.917613320037937	1577225
1577825	HPC	a distributed parallel random walk algorithm for large-scale capacitance extraction and simulation	2018	-2.4484423183796555	10.376467978401145	1577852
1581902	Robotics	scalable distributed depth-first search with greedy work stealing	2004	-2.0132792356248626	9.635401860542276	1581929
1584042	Security	on computer transcription of manual morse	1959	-3.2972098122243816	9.554340588165893	1584069
1584209	Arch	a deadlock-free adaptive routing algorithm for direct binary hypercubes	1992	-2.635579250980504	9.918686648005805	1584236
1585155	EDA	an fpga design of fuzzy logic processor	1999	-2.664603887780072	10.001869683057695	1585182
1585317	HPC	design of a highly reliable cube-connected cycles architecture	1991	-2.62283219025594	9.776534269149447	1585344
1585864	Arch	design, implementation and prototyping of a flexible architecture dedicated to block turbo decoding	2006	-2.7477389668611663	10.207491686594768	1585891
1587037	EDA	fpga-based reconfigurable computing iii	2007	-2.022423492177884	10.640517638555528	1587064
1587539	EDA	co-design system for template matching using dedicated co-processor and cuckoo search	2018	-2.4920519347066983	10.604405728974642	1587566
1587577	Arch	a synthetic instruction mix for evaluating microprocessor performance	1987	-2.284045192906672	10.384416911182038	1587604
1587702	Embedded	a multimicroprocessor architecture for real-time computation of a class of dft algorithms	1986	-1.823653442583847	11.254412534686685	1587729
1587761	PL	incremental tree height reduction for high level synthesis	1991	-2.3122172627526747	10.015077510284367	1587788
1588245	EDA	a bitwidth-aware high-level synthesis algorithm using operation chainings for tiled-dr architectures	2017	-2.6596098280667797	10.262482496049012	1588272
1588527	Robotics	efficient data association for 3d passive sensors: if i have hundreds of targets and ten sensors (or more)	2011	-1.7322948766207622	10.284498476857598	1588554
1590710	EDA	regular partitioning for synthesizing fixed-size systolic arrays	1991	-1.6725982139590354	10.042561828427637	1590737
1591698	EDA	hypergraph partitioning for multiple communication cost metrics: model and methods	2015	-2.2510742805918658	9.573097595574742	1591725
1591740	Arch	an evaluation of radon transform computations using dsp chips	1990	-1.9867118103210792	10.87417037783777	1591767
1591844	EDA	rnl - a language for digital systems design based on nets	1981	-3.3390480615221603	10.779297780466312	1591871
1591997	HPC	parallelization of scheduling algorithms	1996	-2.1261706908575926	9.474446437071274	1592024
1592288	HPC	a fault-tolerant distributed unicasting scheme for cube-based multicomputers	1996	-2.4266903946923613	9.909915272524703	1592315
1593354	EDA	design and implementation of a usb device controller with the power management unit	2016	-2.6912961792226024	10.390634526384515	1593381
1594689	EDA	archhdl: a novel hardware rtl modeling and high-speed simulation environment	2018	-2.9592248083513923	10.976277994940686	1594716
1594901	HPC	distributed prolog on a hypercube multicomputer.	1992	-1.6005945312370973	9.95239828788777	1594928
1595223	Mobile	fpga-based research of monitoring mpdcpd-csma protocol in cognitive wireless networks	2018	-2.4987063800678255	10.067496817225047	1595250
1595794	EDA	virtual architecture mapping: a systemc based methodology for architectural exploration of system-on-chips	2008	-2.5996857980044297	11.149919661543914	1595821
1595949	EDA	analyzing bus load data using an fpga and a microcontroller	2012	-2.4751023038529443	10.389504101424679	1595976
1595953	Robotics	the ibm 3803/3420 magnetic tape subsystem	1971	-2.2776074079482145	10.942418516846583	1595980
1595958	PL	a derivation of a serial-parallel multiplier	1990	-2.6621042474169734	10.951592573898985	1595985
1596411	Arch	microcode verification - another piece of the microprocessor verification puzzle	2014	-2.512622557815563	11.242967458752695	1596438
1596712	HPC	statistical analysis of parallel simulations	1986	-1.84032106803872	9.612968538327472	1596739
1598275	Theory	load balancing in the parallel optimization of block-angular linear programs	1993	-1.6641323381216209	9.820746231601825	1598302
1598292	EDA	a method for synthesis of specialized architectures of technical vision systems	2008	-2.185634228550239	11.12089820843277	1598319
1600058	Arch	stack and risc	1999	-2.4800209236775808	10.112170349002804	1600085
1600510	HPC	wafer scale integration of configurable, highly parallel (chip) processors	1982	-1.8287530494266984	10.918680059532702	1600537
1601174	Arch	quality control for approximate accelerators by error prediction	2016	-2.8227482977511262	10.380500992332482	1601201
1601254	EDA	one language or more?: how can we design an soc at a system level?	2000	-2.6257488849604655	10.037321940835769	1601281
1602227	EDA	interface-based design	1997	-2.2584307659933933	11.041624944135952	1602254
1602430	Arch	a reconfigurable interconnection network for flexible pipelining	1990	-1.687716822617655	10.402238781598221	1602457
1602462	EDA	global wiring on a wire routing machine	1982	-2.8383877086007843	10.745481246998107	1602489
1602711	HPC	cost-efficient parallel programs based on set-distributions for polynomial interpolation	2007	-1.5628448311447285	10.011921940698043	1602738
1602990	Metrics	tinymt pseudo random number generator for erlang	2012	-2.044649173290607	10.292037578313359	1603017
1604007	Robotics	an efficient solver for scheduling problems on a class of discrete event systems using cell/b.e. processor	2009	-1.8491850413624544	9.875043114655355	1604034
1604324	EDA	magnetic logic circuits with high bit resolution for hardware acceleration	2017	-3.3199587588796207	10.715583042201262	1604351
1604591	PL	automatic derivation and implementation of signal processing algorithms	2001	-1.527074422685096	10.539688653029208	1604618
1605038	EDA	channel segmentation design for symmentrical fpgas	1997	-3.3542002584051334	10.565809418369842	1605065
1607612	Robotics	decoder description syntax for fully configurable video coding	2009	-2.141561694770892	11.018960117034993	1607639
1607792	EDA	synthesis of functions and procedures in behavioral vhdl	1993	-2.7968170858942663	11.143247042395663	1607819
1610208	EDA	efficient floating point precision tuning for approximate computing	2017	-2.103332583029331	11.151703673787411	1610235
1610326	Metrics	simulation-based comparison of hash functions for emulated shared memory	1993	-1.856876928965792	9.945234598205163	1610353
1611563	HCI	structured cbist in asics	1993	-3.3056479556513696	10.20341051185784	1611590
1611577	HPC	implementing a parallel constrained l_1 approximation algorithm	1993	-1.5772100304303216	9.895274197299518	1611604
1612126	Robotics	matrix transpose on 2d torus array processor	2006	-2.042720202410092	9.97978955682027	1612153
1613335	Visualization	merging of systolic messy arrays based on data flows	2006	-1.7209505677018997	10.115322554328824	1613362
1614258	Theory	limitations on post-processing assisted quantum programming	2017	-2.6566386042742307	9.693947524504981	1614285
1614302	Visualization	recurrently decomposable 2-d convolvers for fpga-based digital image processing	2016	-2.902737743522932	10.419908373169852	1614329
1615595	EDA	design for a ray casting integrated circuit	1992	-3.3159891722982984	9.85038214846143	1615622
1615603	Visualization	a hybrid digital/optical computer system	1973	-2.9997343106252825	10.902594015605505	1615630
1615960	EDA	scalable certification framework for behavioral synthesis front-end	2014	-3.014070241443373	11.195403112530663	1615987
1616651	Theory	the chasm: a macromodular computer for analyzing neuron models	1967	-2.327014364140671	9.738567478145404	1616678
1616932	EDA	a classification of design steps and their verification	1995	-3.173851856988948	11.19107299391744	1616959
1617169	Logic	array processors design for division-free linear system solving	1996	-1.5522319476772477	10.190504385401198	1617196
1617388	Arch	gpfp: a simd pe for higher vlsi densities	1991	-2.405458374460128	10.287918795179587	1617415
1618379	AI	importance sampling for ising computers using one-dimensional cellular automata	1989	-2.7169198893000908	10.180850580426329	1618406
1618644	PL	a syntax-directed logic simulator	1968	-2.8841468787558244	10.791645499773784	1618671
1619909	HPC	finding a routing path of optimal length in hypercubes with fault clusters	1995	-2.8852675896912228	9.630627073992057	1619936
1620165	Arch	simd image resampling	1982	-1.5154444085224787	10.993656168517255	1620192
1620571	Theory	a complexity theory of efficient parallel algorithms (extended abstract)	1988	-1.912641427406428	9.724888746093603	1620598
1621841	Arch	maintenance architecture and its lsi implementation of a dataflow computer with a large number of processors.	1986	-2.3388716444680817	10.593576843438367	1621868
1621855	DB	algorithmic bipanpath connectivity of the hypercube	2013	-2.92660035883503	9.511451249077735	1621882
1622751	EDA	the quiny systemc front end: self-synthesising designs	2006	-2.865785839180913	10.374183399424556	1622778
1623339	HPC	parallel solution of arbitrarily sparse linear systems	1989	-1.6122146794782173	9.997544486232957	1623366
1624178	Metrics	computing maximum matching in parallel on bipartite graphs: worth the effort?	2011	-1.5195504728306308	9.469243499577477	1624205
1624299	Robotics	common hardware design for (2n+2, 0 • n • 3) wheels mobile rover	2007	-2.5815045760104685	11.183691686563149	1624326
1624933	HPC	half frame forwarding: frame-rate up conversion for tiled rendering gpu	2015	-1.732775187015301	10.519753170128183	1624960
1625242	ML	the design of high-speed data transmission method for a small nuclear physics daq system	2013	-2.4591091232187408	10.99271838518987	1625269
1627156	Arch	an lpc k-parameter software speech synthesizer via dynamic microprogramming a general purpose computer	1979	-2.7821232425226734	10.880746400222193	1627183
1627382	HPC	efficient list algorithms for irregular block redistribution in parallelizing compilers	2004	-1.5694501594180617	10.12497857647576	1627409
1629355	HPC	a routing testing of a vlsi massively parallel machine based on ieee 1149.1	1995	-3.3012132570006365	10.98314683301385	1629382
1629744	Embedded	a rf identification system for the improvement of metrological activities	2007	-2.778375646524627	10.502301466383551	1629771
1630860	EDA	synthesizing reconfigurable sequential machines using tabular models	1998	-2.5006269715911738	11.204270321661415	1630887
1631354	HPC	fast matrix multiplication algorithms on mimd architectures	1994	-1.5936053648898485	10.020550328371154	1631381
1631721	ML	a general purpose vlsi array for efficient signal and image processsing.	1987	-2.8247704142646795	10.225215134820246	1631748
1631925	NLP	hidden lines using the excell method	1982	-1.4864329952035928	9.932423994782617	1631952
1632008	HPC	distributed, synchronized implementation of an algorithm for the maximum flow problem	1994	-2.0026317178272843	9.560624518600813	1632035
1632154	EDA	sequential circuit test generation on a distributed system	1993	-2.3966057854691205	10.492594533051038	1632181
1632497	DB	an efficient lock-free logarithmic search data structure based on multi-dimensional list	2016	-2.01192684433272	9.447938558806571	1632524
1632864	NLP	a general-purpose framework for fpga-accelerated genetic algorithms	2015	-2.5973280223154465	10.230829471191171	1632891
1633141	EDA	system level design language extensions for timed/untimed digital-analog combined system design	2005	-3.0145601778595985	11.136921943517306	1633168
1633207	HPC	clustering task graphs for message passing architectures	1990	-1.8127821243368385	9.610644669758091	1633234
1633427	Theory	fault-tolerance through reconfiguration of vlsi and wsi awards	1989	-2.8513021487816643	10.137687400289774	1633454
1633497	EDA	synthesis and optimization by quantum circuit description language	2014	-2.631540846711267	11.04836118688545	1633524
1633581	HPC	handling memory overflow in connected component labeling applications	1985	-2.269348385837306	10.850249696257519	1633608
1633600	HCI	case study: ate networking using peripheral emulation	1985	-2.2719077228742	10.171895250501489	1633627
1633912	Embedded	a residue number system implementation of the lms algorithm using optical waveguide circuits	1983	-2.764782528971185	11.17683537132668	1633939
1635308	Arch	quality of service for high-speed interconnection networks onboard spacecraft	2013	-2.341969225628536	10.450841783840827	1635335
1636290	EDA	inversion number algorithm on a linear array with a reconfigurable pipelined bus system.	1996	-2.754519092041341	10.3389229989125	1636317
1636298	EDA	optimisations of the fof algorithm for vlsi implementation	1996	-3.0692528559438745	9.840693516174184	1636325
1636326	EDA	high performance single chip implementation for a digital protective relay using fpga	2004	-2.822769623790701	10.102539662280627	1636353
1636509	DB	using quantum emulation for advanced computation	2017	-2.409582116776268	10.499814960423764	1636536
1636567	Embedded	a modular approach to real-time supersystems	1982	-2.488371052074826	11.045829024105494	1636594
1637069	EDA	on the evaluation of transactor-based verification for reusing tlm assertions and testbenches at rtl	2006	-2.7887511876400666	11.098652016979571	1637096
1638236	Theory	scalable parallel multiple recursive generators of large order	2009	-1.645039526186405	10.376375808374164	1638263
1639160	Theory	parallel dictionaries with local rules on avl and brother trees	1998	-1.5358365933267784	9.750411712625784	1639187
1639803	Theory	optimal vlsi dictionary machines on meshes	1987	-3.3142178300291687	9.806191929706863	1639830
1640358	AI	lana-match algorithm: a parallel version of the rete-match algorithm	1998	-1.5146197917144668	9.511465401638775	1640385
1640459	Theory	evaluating elementary functions with guaranteed precision	2001	-2.9872150625603395	9.615810499887779	1640486
1640594	EDA	test generation for gigahertz processors using an automatic functional constraint extractor	1999	-3.01874389849267	11.212401409158971	1640621
1641155	HPC	a parallel algorithm for singular value decomposition as applied to failure tolerant manipulators	1999	-1.5513139212366898	9.938076595880332	1641182
1643383	Arch	a fast entry path into user microcode on the vax-11/780	1983	-2.0967467100786497	10.958024937290022	1643410
1643471	EDA	adaptable switch boxes as on-chip routing nodes for networks-on-chip	2005	-2.617852215461105	10.792920289746624	1643498
1643804	EDA	modeling and evaluation of the interconnection-driven repairability for distributed embedded memory cores on chip	2003	-3.2481972621180724	10.401638823629105	1643831
1644791	HPC	the instruction systolic array and its relation to other models of parallel computers	1988	-1.6585955804187171	10.560545254192613	1644818
1645933	HPC	a cloud-friendly communication-optimal implementation for strassen's matrix multiplication algorithm	2015	-2.681935342368338	9.799333136358877	1645960
1646500	EDA	a parallel algorithm for timing-driven global routing for standard cells	1998	-2.6474229826222877	10.910118608541682	1646527
1646829	Theory	communication costs of strassen's matrix multiplication	2014	-1.6313855226377818	9.938665316284048	1646856
1647732	EDA	hardware/software co-design architecture for blokus duo solver	2014	-1.7984014057897832	11.275799027939089	1647759
1648007	EDA	clear stream towards dynamically reconfigurable systems on chip.	2006	-2.574725150983062	10.731969006728383	1648034
1648590	ML	distributed classification learning based on nonlinear vector support machines for switching networks	2017	-2.6228492036788817	9.771024404671193	1648617
1649054	Arch	design and implementation of the embed computer based on compactpci express bus	2011	-2.802400516746579	11.279491451650404	1649081
1649143	HPC	a coarse-grain parallel formulation of multilevel k-way graph partitioning algorithm	1997	-1.649730350956094	9.497604504736332	1649170
1649859	Metrics	wormhole routing in networks based on cayley graphs: a performance comparison	1999	-2.9017908096962297	9.536625869644023	1649886
1651997	PL	algorithms for the compilation of regular expressions into plas	1987	-3.1747442906118386	10.748239113225603	1652024
1652348	DB	implementing push-pull efficiently in graphblas	2018	-1.5488642508703885	9.502425308661813	1652375
1653033	Arch	the role of randomness in the design of interconnection networks	1992	-1.6402860866097169	10.5813083588866	1653060
1653802	Arch	an effective analytical model for deflection routing in hierarchical ring interconnection networks.	2004	-2.553797687211559	10.182957764654917	1653829
1654400	HPC	maze router without a grid map	1992	-2.831326696228516	10.297861324660847	1654427
1654406	EDA	implementation of selected data/knowledge-base algorithms on a digital optoelectronic processor	1996	-3.163363819659432	9.959129729591526	1654433
1655158	Logic	a hybrid genetic algorithm applied to automatic parallel controller code generation	1996	-3.2412450453852837	9.604370609156485	1655185
1655939	DB	adaptive and fault-tolerant wormhole routing in hpyercube network	1993	-2.5449237091088484	9.84750527085254	1655966
1656032	EDA	a dsp-based mixed-signal waveform generator	2004	-2.8172415457196784	10.814088879244876	1656059
1656271	EDA	harpa: a hierarchical multi-level hardware description language	1984	-2.756429921403265	10.983865466287146	1656298
1657052	EDA	system design of data acquisition units	1981	-2.6498463512239785	10.613771440667328	1657079
1657351	Robotics	optimized reconfiguration scheme for fault-tolerant multistage networks	1987	-2.6894646667532003	9.952050201221189	1657378
1657484	EDA	a meta-compiler as a design automation tool	1966	-2.5641628611413347	11.051907822393376	1657511
1657619	Arch	a computer interface for efficient zero-crossing interval measurement	1975	-2.806347424058868	10.548394318051939	1657646
1659198	EDA	design challenges of high speed atm communication asics	1996	-3.0440842869566183	10.81828750190232	1659225
1659859	EDA	energy-efficient high-level synthesis for hdr architectures	2012	-2.5585983734774405	10.35209461967081	1659886
1660236	EDA	a two-stage hardware scheduler combining greedy and optimal scheduling	2008	-3.2789990765542885	10.207618697113682	1660263
1661136	Arch	hardware architecture of the sequential inference machine: psi-ii	1987	-2.087237603446311	10.051906280937164	1661163
1661296	EDA	a pmc-driven methodology for energy estimation in rvc-cal video codec specifications	2013	-2.8994891512831504	10.196151317394769	1661323
1661560	Arch	performability modeling of static and dynamic interconnection networks	1995	-2.163783495317925	9.742142064992391	1661587
1661624	Robotics	non-approximability of the bulk synchronous task scheduling problem	2002	-2.054516798030089	9.591991431407985	1661651
1662513	Visualization	an fpga implementation of the two-dimensional fdtd method and its performance comparison with gpgpu	2014	-1.4435169968551955	10.089078143144883	1662540
1663077	EDA	low-complexity and efficient image coder/decoder with quad-tree search model for embedded computing platforms	2018	-2.1039418140866943	9.86812068936956	1663104
1663289	Arch	vector processing in scalar processors for signal processing algorithms	2001	-1.8596465236104625	11.044354370889465	1663316
1663953	HPC	hybrid parallelization of standard full tableau simplex method with mpi and openmp	2014	-1.8053690906215836	9.555058793033236	1663980
1665555	Arch	an algorithm for non-deterministic object distribution in p systems and its implementation in hardware	2008	-3.1790105588547664	9.821475958521972	1665582
1665560	NLP	mapping uniform recurrences onto small size arrays	1991	-1.937387951606834	9.962435796752024	1665587
1666734	Theory	on multidimensional arrays of processors	1988	-1.717060224217906	10.005051596022867	1666761
1667003	Mobile	low-power wireless sensor networks - protocols, services and applications	2012	-2.9626646849496185	10.048548754190438	1667030
1669106	HPC	communication problems on mimd parallel computers	1984	-1.4651768918045969	10.071065146598237	1669133
1669429	EDA	dynamic partitioning for concurrent waveform relaxation-based circuit simulation	1993	-1.590020257810036	10.843473748410606	1669456
1670369	Vision	efficient parallelism using indirect addressing in simd processor arrays	1991	-1.5847523210084875	10.734948555425326	1670396
1671977	HPC	optimal parallel algorithms for solving tridiagonal linear systems	1997	-1.7881075652668932	9.876519014530096	1672004
1675137	Vision	a 7-die 3d stacked 3840×2160@120 fps motion estimation processor	2017	-2.2904667091114144	10.40695439832237	1675164
1676387	HPC	parallel polynomial arithmetic over finite rings	1990	-1.4332029834908318	10.166326999574864	1676414
1678896	Robotics	reconfigurable bit-stream parser	2008	-2.140879462209618	11.058631949238196	1678923
1679124	EDA	funnel and 2obj: towards an integrated hardware design environment	1992	-2.853878533379962	9.892364685800716	1679151
1679582	Theory	a unified algorithm for sorting on multidimensional mesh-connected processors	1991	-1.6298795957068777	10.160790501333476	1679609
1680988	EDA	test and diagnosis of embedded processor cores with formal methods	2016	-2.986502024425273	10.652296475083963	1681015
1681800	DB	online data structures in external memory	1999	-1.6444121789179802	10.2358333994681	1681827
1681847	EDA	about the importance of operation grouping procedures for multiple word-length architecture optimizations	2007	-3.092983773659951	10.951966713528671	1681874
1682181	SE	formal verification of safety testing for remote controlled consumer electronics using the petri net tool: hips	2016	-2.7990448936257546	11.023013281444282	1682208
1682921	HCI	skin temperature measurement	2017	-2.7314323752247778	10.41529998723786	1682948
1683239	SE	parallel algorithms development for programmable logic devices	2006	-2.378475034383922	11.059290182631338	1683266
1684179	Embedded	study on lossless data compression based on embedded system	2010	-1.7184027742267474	11.228880640046482	1684206
1684305	EDA	software bit-slicing: a technique for improving simulation performance	1999	-1.667379325569914	10.815939622500323	1684332
1685060	HCI	abstract models of noc-based mpsocs for design space exploration (abstract models of noc-based mpsocs for design space exploration)	2010	-2.7079622209565963	10.863750171844838	1685087
1685441	Embedded	portable safety voice information recording equipment	2017	-2.6130196684052835	10.76076202966549	1685468
1685533	HCI	a quantitative/method of speed comparison between analog/hybrid and digital computers	1976	-2.74161485523154	10.420566489628053	1685560
1685670	Logic	a general approach to the problem of interleaved memory reconfigurations	1974	-2.363868746409437	10.096300657134703	1685697
1685941	HPC	global tiling for communication minimal parallelization on distributed memory systems	2008	-1.816966446668564	9.658657382144225	1685968
1687109	HPC	an optical tri-valued computing system	2014	-2.744800832836367	11.192099438283977	1687136
1687931	EDA	dependence graph preprocessing for faster exact modulo scheduling in high-level synthesis	2018	-1.8857074313845832	11.27608713009804	1687958
1688826	Logic	microprocessor, memory and input/output structures	1978	-2.701967639281268	10.948145216714899	1688853
1689316	HPC	scheduling divisible tasks on heterogeneous linear arrays with applications to layered networks	2002	-1.6750230289453856	10.084875328362054	1689343
1689388	PL	connected components on distributed memory machines	1994	-1.6377946387590885	9.638632594963651	1689415
1689799	Robotics	a reconfigurable coprocessor for high-resolution image filtering in real time	2003	-1.9625086754692869	11.096048241853085	1689826
1691366	ML	mapping neural networks onto systolic arrays	1996	-2.8189381886261646	9.68546143099442	1691393
1691788	DB	the input model of standard graphics systems revisited by formal specification	1992	-2.3150881376642647	11.12467274617375	1691815
1692194	Arch	an asynchronous address updating scheme for expanding torus networks	1996	-2.749402004439108	9.592918825270011	1692221
1692458	EDA	light-weight one-cycle timing error correction based on hardware software co-design	2016	-2.8682263535468513	10.645087667957553	1692485
1693356	EDA	heuristic algorithm of bound set selection in functional decomposition for heterogeneous fpgas	2011	-3.0134597544337542	10.591565351564133	1693383
1693471	HPC	on the granularity and clustering of directed acyclic task graphs	1993	-1.6220284868785462	9.83962394854551	1693498
1694040	Robotics	microprogramming experiments: a vehicle for understanding comuter architecture	1974	-2.6776090893528797	9.9116160198312	1694067
1694613	Theory	algorithms for the maxium subarray problem based on matrix multiplication	1998	-1.9218247699894493	9.989587211173443	1694640
1694662	EDA	a reconfigurable parallel acceleration platform for evaluation of permutation entropy	2014	-1.7839638850747472	10.850576516524766	1694689
1695137	HCI	reducing bypass-based network-on-chip latency using priority mechanism	2018	-2.5718904584298796	10.45687578929502	1695164
1695382	EDA	hypercomplex algebras in digital signal processing: benefits and drawbacks	2007	-3.1424437784282127	10.484865370147066	1695409
1696308	Robotics	max + unison - interactive control of a digital signal multiprocessor	1992	-2.144492912118677	10.210598039815396	1696335
1697253	HCI	balancing qos and power consumption in programmable 5g infrastructures	2018	-2.49800758562263	10.312971209611826	1697280
1698071	Arch	the computer architecture and hardware description language	2015	-2.593867085596829	11.074334721428595	1698098
1699846	Arch	vlsi performance of multistage interconnection network using 4*4 switches	1982	-2.6265246714202433	9.94092911286474	1699873
1700096	EDA	configware: from glue logic synthesis to reconfigurable computing systems- introduction	1999	-3.097017314160392	11.276032430871	1700123
1701339	EDA	automatic generation of parallel crc circuits	2001	-3.35946183208844	10.93439882502554	1701366
1702236	Theory	swarm: a parallel programming framework for multicore processors	2007	-1.5990036568665746	9.405402992666268	1702263
1702552	Logic	formal verification of pipeline control using controlled token nets and abstract interpretation	1998	-3.0809287430498387	10.755085369932344	1702579
1704573	Theory	optimal architecture-independent scheduling of fine-grain tree-sweep computations	1995	-1.8564651908030343	9.958377214243988	1704600
1704684	EDA	system specification and synthesis with the speccharts language	1991	-2.733373976811341	11.16550408969043	1704711
1707479	EDA	transaction level statistical analysis for efficient micro-architectural power and performance studies	2011	-3.3034859213951218	11.252715780298926	1707506
1707908	EDA	phase-encoding : an event based scheme for on-chip signalling	2009	-3.1440457054979767	9.973232733887484	1707935
1708383	EDA	synthesis of concurrent modular controllers from algorithmic descriptions	1986	-2.6486408784734192	11.272387434206369	1708410
1708675	Embedded	programmable modular signal processor : a data flow computer system for real-time signal processing	1983	-2.199930734031213	10.676365925502061	1708702
1709777	Arch	register saturation in instruction level parallelism	2005	-1.5055746679889497	10.750574773030944	1709804
1710251	HPC	implementing the multiprefix operation efficiently	1990	-1.5548066664145248	9.805132010190107	1710278
1710458	Arch	reliable network of omega - interconnected identical processing elements	2003	-2.32303535094262	10.166528314577656	1710485
1710718	EDA	a template-based technique for efficient clifford+t-based quantum circuit implementation	2018	-2.6288538429746784	11.033698201683274	1710745
1710865	EDA	discussion on high level synthesis fpga design of camera calibration	2018	-1.6848712129721384	11.238954327743778	1710892
1711176	Theory	partial fpga rearrangement by local repacking (abstract)	1998	-1.789429500068956	9.999967925713968	1711203
1712943	Logic	splitting double precision fpus for single precision interval arithmetic	1999	-3.1565375226254173	9.700796436970727	1712970
1715917	EDA	simplifying design and verification for structural hazards and datapaths in pipelined circuits	2004	-3.1759544483601845	11.121354501752247	1715944
1716624	EDA	deriving module interconnectivity from behavioral specifications and coupling a vlsi layout editor for error-free routing	1986	-3.3394098670513688	10.174934252465365	1716651
1717316	ML	a survey on fuzzy information processing hardware systems	1995	-3.0952939842763367	10.251760633226123	1717343
1717551	Theory	representing shared data on distributed-memory parallel computers	1996	-1.515716635752454	10.140956952016221	1717578
1718591	HPC	efficient coarse grained permutation exchanges and matrix multiplication	2009	-1.6651505547172487	9.887727310160974	1718618
1719026	EDA	efficient protocol design flow for embedded systems.	2009	-2.5473127660164057	10.874375290248318	1719053
1719600	Arch	layered networks a new class of multistage interconnection networks	1991	-2.6303485817777847	9.852284479368842	1719627
1720276	EDA	a new serial/parallel two's complement multiplier for vlsi digital signal processing	1992	-3.329709014806879	10.567119135550252	1720303
1720327	EDA	a y-chart based tool for reconfigurable system design	2005	-2.8318797118401684	9.96923996132069	1720354
1720424	Networks	sample rate conversion: algorithms and vlsi implementation	1995	-3.114907795576306	9.807315398704528	1720451
1720651	DB	a smart method of optimizing the read/write current on pcm array	2014	-3.0594770522704318	10.317745287123794	1720678
1720875	NLP	fast operations on raster images with simd machine architectures	1986	-1.5642806051863536	9.876565684795167	1720902
1721723	EDA	parallel algorithms development for programmable devices with application from cryptography	2007	-2.3991142700230705	11.130102160222416	1721750
1722132	Theory	parallel shortest path auction algorithms	1994	-2.21581525449921	9.580799635979448	1722159
1722890	HPC	parallelisation of the overlap-add block-filter algorithm for image processing	2002	-1.8266427601750352	10.781015110811472	1722917
1723604	Networks	decnet/osi protocols: the physical, data link and network layers	1991	-2.613511218411753	10.41530419970456	1723631
1724646	EDA	hybrid, incremental assertion-based verification for tlm design flows	2007	-2.94987374408199	11.279827662633062	1724673
1724769	EDA	hydra: hybrid dynamically reconfigurable architecture for dsp applications	2016	-2.081467915318084	11.005260089003295	1724796
1726929	Theory	the synthesis of control signals for one-dimensional systolic arrays	1992	-2.519879110016105	9.45313679212306	1726956
1727028	HPC	approximations for the general block distribution of a matrix	2001	-1.7364820673949102	9.79697572100663	1727055
1727506	Arch	self-routing in 2-d shuffle networks with dimension-independent switches of size >= 8x8	1997	-2.98788990803872	9.784714318346767	1727533
1727588	EDA	schedule-based multi-dimensional retiming on data flow graphs	1994	-1.5080130117347872	10.438643815157382	1727615
1728349	EDA	peak temperature reduction by physical information driven behavioral synthesis with resource usage allocation	2009	-2.8697877639829943	10.863059642165279	1728376
1728677	DB	fast multiprocessor realizations of digital filters	1980	-1.9609644478388355	10.950173418245598	1728704
1728901	EDA	protocol generation for communication channels	1994	-2.7600632254322046	11.253595061787436	1728928
1729573	HPC	sparse gaussian elimination with controlled fill-in on a shared memory multiprocessor	1989	-1.689803421071108	9.801298793520774	1729600
1729786	NLP	hardware supported rough sets based rules generation for big datasets	2016	-1.9822635904613424	10.245261690499342	1729813
1729928	SE	implementation of the six channel redundancy to achieve fault tolerance in testing of satellites	2010	-2.4195322469622327	10.98855405488922	1729955
1730426	EDA	loop fusion via retiming for dsp applications	2004	-2.475282093775876	10.21492959509093	1730453
1730642	HPC	partitioning models for scaling parallel sparse matrix-matrix multiplication	2018	-1.7454353870280326	9.902606304287158	1730669
1731021	EDA	developing test systems for multi-modules hardware designs	2012	-3.0594739988337816	10.871334278599312	1731048
1733009	EDA	the ic module compiler, a vlsi system design aid	1983	-2.8649043159534737	11.15867524088396	1733036
1733420	Theory	vector execution of flow graphs	1983	-1.4313203314755258	10.302359420102727	1733447
1735044	DB	on the run-time optimization of the boolean logic of a program	1982	-1.4586847358576098	10.61924070084208	1735071
1736751	HPC	efficient parallel and external matching	2013	-1.7039674136272949	9.386136104302711	1736778
1736996	HCI	forensic acquisition and analysis of the random access memory of tomtom gps navigation systems	2010	-3.0047236101917925	10.268832170263027	1737023
1737109	EDA	the ams extension to system level design language - specc	2006	-3.1443164392604293	11.26373432026381	1737136
1738179	HPC	parallel generation of binary trees in a-order	2005	-2.1811557994934723	9.497284897249257	1738206
1740035	HPC	on the design and implementation of a high performance configurable architecture for testor identification	2006	-3.264350850785687	9.596376772985378	1740062
1740236	HPC	load balancing and locality in hierarchical n-body algorithms on distributed memory architectures	1998	-1.5929672013042422	9.849524381334131	1740263
1742795	EDA	"""corrigendum to """"pciu: hardware implementations of an efficient packet classification algorithm with an incremental update capability"""""""	2018	-1.5361839725042723	9.664506708372713	1742822
1743761	Visualization	a comment on “process placement in multicore clusters: algorithmic issues and practical techniques”	2016	-2.080021085652029	9.465019763256988	1743788
1743967	EDA	automatic synthesis of composable sequential quantum boolean circuits	2005	-3.3234552137888285	10.836327253940256	1743994
1744766	EDA	modeling and simulation in a formal design framework	2013	-2.3251328589884075	11.151256145317282	1744793
1744884	ML	a routing algorithm using graphical model for 5-stage shuffle-exchange network	1997	-2.7978918424550514	9.648948002158097	1744911
1745656	EDA	the role of vhdl in the mcc cad system	1988	-2.7615196270926856	11.083022391960855	1745683
1747008	EDA	scalar-based direct algorithm mapping fpld implementation of a kalman filter	2000	-2.5876548904115344	9.606994285840416	1747035
1748284	HPC	optimal high-performance parallel text retrieval via fat-trees	1999	-1.5325306013560067	9.910671968091387	1748311
1749381	EDA	digital voice processing with a wave function representation of speech	1970	-2.566915038565301	10.808142693029726	1749408
1750436	EDA	applying model-checking to post-silicon-verification: bridging the specification-realisation gap	2010	-3.3366796470249387	11.268771750305946	1750463
1750721	PL	synthesizing systolic arrays with control signals from recurrence equations	1989	-1.7893338480726098	9.740651122470164	1750748
1751049	Embedded	efficient building of word recongnizer in fpgas for term-document matrices construction	2000	-2.8942010915322776	11.191931256740546	1751076
1751132	Visualization	layout-conscious expandable topology for low-degree interconnection networks	2016	-2.87062554161751	9.642303533812457	1751159
1751680	Robotics	applications of fpga reconfiguration for experiments in high energy physics	2006	-2.2247609775874717	10.197213826965118	1751707
1752033	Arch	optimal mapping of systolic algorithms by regular instruction shifts	1994	-1.5964640380695592	10.02296484320654	1752060
1752164	EDA	high-performance image computing with modern microprocessors	1998	-2.770518383378151	10.036425997577693	1752191
1752368	Theory	communication-optimal parallel parenthesis matching	2006	-2.1457736950167097	9.561902609862658	1752395
1752607	HPC	a semi distributed task allocation strategy for large hypercube supercomputers	1990	-1.7773300710094038	9.98650315358523	1752634
1752983	Vision	improving total ic design quality using application mode testing	1992	-3.288089908381181	10.023680601209756	1753010
1753173	HPC	asynchronously parallel boltzmann machines mapped onto distributed-memory multiprocessors	1995	-1.9370308287968323	9.795367383047159	1753200
1753683	Theory	greedy permutation routing on caylay graphs	1992	-2.2983062712713136	9.973672754985982	1753710
1754311	Theory	translation of systolic algorithms between systems of different topology.	1985	-2.8580835491043506	9.619823053426556	1754338
1754786	AI	designing agent chips	2006	-3.3269163899179683	10.76311426026738	1754813
1755677	EDA	optimal operation scheduling using resource lower bound estimations	1994	-2.147718891325148	10.383732983704224	1755704
1756701	HPC	a mixed-radix parallel three-dimensional fft algorithm on clusters of vector smps	2001	-1.4466309718412262	10.170151054840977	1756728
1757699	EDA	matlab extensions for the development, testing and verification of real-time dsp software	2005	-2.232698669336332	11.273439562403764	1757726
1758016	EDA	a rule-based and algorithmic approach for logic synthesis	1989	-2.3421145394464107	10.664397791997036	1758043
1759008	EDA	asic verification: second generation systems and solutions	1986	-3.0687806606944203	10.065063668914926	1759035
1759239	Arch	new data synchronization & mapping strategies for pace - vlsi processor architecture	1995	-2.035155748848001	10.787076760853608	1759266
1760570	HPC	automatic synthesis of systolic arrays from uniform recurrent equations	1984	-1.93817491871884	10.066216475801497	1760597
1760749	Visualization	product label inspection using transputers	1991	-1.5030000405158996	11.173807430018783	1760776
1761661	Arch	autonomous adaptive local area networking: ring communications via point-to-point implementation	1984	-2.319452471061412	9.378212047772317	1761688
1761811	HPC	a network-topology independent task allocation strategy for parallel computers	1990	-1.9890077929481849	9.728794543842133	1761838
1762332	Theory	vlsi-sorting evaluated under the linear model	1988	-2.9946447217538608	10.806404762747492	1762359
1762393	EDA	a refined f-m partitioning algorithm for logic simulation	2012	-2.9420760565163677	10.027459434503884	1762420
1763404	Robotics	performance evaluation of motion estimation on tms320dm642	2009	-1.8722445229943303	11.003844392951438	1763431
1763812	EDA	microprocessor synthesis	1984	-2.4491888675552222	11.237848942155447	1763839
1764122	HPC	parallel computation on interval graphs using pc clusters: algorithms and experiments	1998	-1.4810072518119186	9.411270869128836	1764149
1764338	EDA	verity - a formal verification program for custom cmos circuits	1995	-3.2844538436044712	11.237414743726397	1764365
1765107	Theory	evaluating arithmetic expressions using tree contraction: a fast and scalable parallel implementation for symmetric multiprocessors (smps)	2002	-1.7848556054510911	9.635687310090672	1765134
1765154	Arch	a performance comparison of three contemporary 16-bit microprocessors	1983	-2.8011697860958367	10.75833204547642	1765181
1765275	HPC	aruz - large-scale, massively parallel fpga-based analyzer of real complex systems	2018	-1.948019856777791	10.737964221578551	1765302
1765618	Logic	a simulator for on-line arithmetic	1981	-1.6470817238380524	10.994552678160751	1765645
1765976	PL	bluespec and haskell	2013	-1.6863806686024838	10.740734302910232	1766003
1766284	HPC	data mapping of linear programming on fixed-size hypercubes	1990	-2.301177717525136	9.538517490421675	1766311
1767302	HPC	optimal parallel scheduling for the 2-steps graph with constant task cost	1992	-1.7958602792043965	9.983333761844047	1767329
1768117	Metrics	using commercial satellites to provide communication support for space missions	2000	-2.6120454085658933	9.589581565617118	1768144
1770229	Theory	performance analysis of an hdlc-based protocol with data compression	1997	-1.8230655042352668	10.948015367506411	1770256
1770836	Metrics	modeling the reliability of large dynamic distributed non-homogeneous networks	2005	-2.006392317496411	9.904875057383354	1770863
1771652	Arch	reliabiity analysis of fault tolerant multistage interconnection network - extra module network (emn)	2005	-2.4497305070441837	10.0311947081658	1771679
1771903	SE	specscribe analog - a specification tool extension for heterogeneous systems	2008	-2.674715011017878	11.156997533768356	1771930
1772028	Arch	memory requirements for balanced computer architectures	1985	-1.6514158743188003	10.161793098854194	1772055
1772264	EDA	minimum cost for channels and registers in processor arrays by avoiding redundancy	2006	-1.4321542912102776	10.719247878560386	1772291
1772346	EDA	from neural algorithms to parallel architectures : a practical design methodology	1999	-2.744269349908313	10.151210972487151	1772373
1772676	Theory	brief announcement: communication bounds for heterogeneous architectures	2011	-1.468053528714672	10.059494320346277	1772703
1773514	Mobile	session 26 overview: short-range wireless transceivers: wireless subcommittee	2012	-3.0241378019455563	10.140212427662053	1773541
1774926	HPC	distributed game tree search on a massively parallel system	1992	-1.5889736494610742	9.618125395735824	1774953
1775035	EDA	timed executable system specification of an adsl modem using a c++ based design environment: a case study	1999	-2.695640237692332	11.17883751724164	1775062
1775483	Graphics	intersecting solids on a massively parallel processor	1995	-1.6619997211517068	9.458934206185473	1775510
1776795	EDA	control unit synthesis from a high-level language	1993	-2.2400170495153833	10.453610667203623	1776822
1778230	EDA	net scheduling in high-level synthesis	1996	-3.0598775440052877	11.15258225102478	1778257
1778266	Networks	a 100mb/s optical token ring network suitable for high-speed inter-processor communications	1987	-1.5608539124625218	10.280765613610097	1778293
1779206	Vision	dif: a framework for vlsi multi-level representation	1984	-3.300269079080474	10.57813277755475	1779233
1779579	Embedded	implementation of a new paradigm in design of iir digital filters	2010	-3.343603608800605	10.34892114452784	1779606
1779780	Crypto	efficient implementation of the vector operation on the loop structured computer.	2003	-2.52115813865586	9.595241144365783	1779807
1780111	Mobile	equivalent mobility traffic in circular and linear cellular arrays	1998	-3.261212232956174	9.62526464959802	1780138
1780598	PL	deriving an efficient fpga implementation of a low density parity check forward error corrector	2011	-2.5475603704672563	11.235777523702424	1780625
1780671	HPC	optimizing pairwise box intersection checking on gpus for large-scale simulations	2013	-1.9354680728474305	9.392301403538598	1780698
1782796	Arch	radix conversion in a hexadecimal machine	1964	-3.2003616134242012	9.946622227477118	1782823
1782822	HPC	a simple row-replacement method	1988	-2.7946465789579986	9.590819576939447	1782849
1784371	HPC	the mgap: a high performance, user programmable, multifunctional architecture for ds	1994	-2.9071749507195683	9.980814418541202	1784398
1785227	EDA	processor array design with the use of genetic algorithm	2011	-2.0539571532688496	9.797485889993592	1785254
1786559	HPC	linear and inversive pseudorandom numbers for parallel and distributed simulation	1998	-3.0822458842188447	9.618562944933544	1786586
1786742	Robotics	integration of image processing and automated testing in a manufacturing client-server network	1998	-3.028178537377756	10.926844561950006	1786769
1786772	Embedded	research on the acquisition terminal for intelligent instrument	2008	-2.5769584968527384	11.033955993927936	1786799
1786957	Vision	a reconfigurable architecture for image processing and computer vision	1995	-1.4884242661031264	10.527289259494593	1786984
1787012	ECom	pspace survives constant-width bottlenecks	1991	-1.7367735752874582	9.800031394577529	1787039
1787519	Robotics	the design of tractor can bus intelligent node based on dual-core processor	2015	-2.5420718006038503	9.836891477786796	1787546
1787973	Visualization	news briefs topics include: researchers upgrade smart card technology / new optical clock could synchronize chips	2002	-3.0470748960201783	10.427988955225922	1788000
1788035	Arch	efficient mapping of algorthims to single-stage interconnections	1980	-2.001943716331384	10.363262021327092	1788062
1788664	HPC	optimal multiselection in hypercubes	2000	-2.1027226131076016	9.963545727569782	1788691
1789862	EDA	an fpga-based specific processor for blokus duo	2013	-1.9686210951824832	11.029186961986053	1789889
1789980	Robotics	oldevdtp: a novel environment for off-line debugging of vlsi device test programs	1997	-3.0662604575693817	10.501287065365236	1790007
1789992	EDA	a thermal-aware high-level synthesis algorithm for rdr architectures through binding and allocation	2013	-2.8622513400425533	10.748486450996994	1790019
1790123	HPC	load balancing methods for ray tracing and binary tree computing using pvm	1995	-1.7394364760027208	9.838220901757088	1790150
1790955	Theory	a minimal, deadlock free and storage optimal routing algorithm for torus networks	1999	-2.7047762069237877	9.855013519515852	1790982
1791692	Robotics	developing a low-cost thermal camera for industrial predictive maintenance applications	2018	-2.2407380861015684	10.394285982353097	1791719
1791701	Metrics	embedding of binary trees into hypercubes	1989	-1.9132443440796956	10.008157455949563	1791728
1791866	HCI	the design of a usb device controller iyoyoyo	2003	-2.2186310469874395	11.079833333254856	1791893
1792113	Logic	feasibility of floating-point arithmetic in fpga based anns	2002	-2.843627241791774	9.632821937296011	1792140
1793210	EDA	modular nets (mnets): a modular design methodology for computer timers	1998	-2.541429890341022	10.989510142177704	1793237
1793253	HPC	profiling the fault tolerance for the adaptive protein processing associative memory	2012	-1.8800859664487	10.157812592147684	1793280
1794249	EDA	hierarchical algorithms for assessing probabilistic constraints on system performance	1998	-3.315520306305058	10.22370766576371	1794276
1794308	EDA	design and evaluation of a hardware/software fpga-based system for fast image processing	2008	-1.9639448379707691	11.216296799655575	1794335
1794317	HPC	communication efficient matrix multiplication on hypercubes	1989	-1.728690342758508	10.295440960366372	1794344
1794408	Robotics	a high performance asic for cellular automata (ca) applications	2006	-1.7639699426775628	10.515265096262414	1794435
1794922	Theory	cache replacement policies for multicore processors	2010	-2.0373144341808915	9.652022434890762	1794949
1794991	EDA	a normalization method for arithmetic data-path verification	2007	-2.9175338146975065	10.826147023308156	1795018
1795720	EDA	outline of a fast hardware implementation of winograd's dft algorithm	1980	-2.825965955933075	10.794290231525713	1795747
1798452	Arch	a parallel picture processing machine	1973	-2.1298274588438675	10.603914942291109	1798479
1800285	EDA	the hardware implementation of a genetic algorithm model with fpga	2002	-2.875039222197247	9.993267941225996	1800312
1801131	Theory	parallel quicksort in hypercubes	1992	-1.6082216788022683	10.043672061898695	1801158
1801643	EDA	focus on drams	1999	-2.5346677695378985	10.156160392948218	1801670
1801991	EDA	exact memory size estimation for array computations without loop unrolling	1999	-1.8784987191006648	10.783559184604487	1802018
1802523	Visualization	a low-latency parallel pipeline cordic	2017	-2.4983904879442984	10.028640512235881	1802550
1802847	EDA	processor array design with fpga area constraint	1999	-2.8896272431556635	10.123597813611047	1802874
1804659	OS	high performance processor for real-time speech applications	1980	-2.577847676403901	11.005948649544788	1804686
1805273	AI	a frame-based approach to hardware verification (abstract only)	1987	-1.7944355795936586	10.996647924845616	1805300
1805371	Arch	code generation for a systolic computer	1990	-1.6487706615407631	10.484966656733636	1805398
1806770	Theory	communication-optimal parallel 2.5d matrix multiplication and lu factorization algorithms	2011	-1.529697129014412	10.022270476831382	1806797
1807791	EDA	intelligent data acquisition system	1981	-2.6135919888385857	9.780664974148108	1807818
1808496	AI	the integration of the xenologic x-1 artificial intelligence coprocessor with general purpose computers	1987	-1.817494451567809	10.126617986508704	1808523
1808641	HPC	real-time communications on iec 61850 process bus based distributed sampled measured values applications in merging unit	2008	-2.510288645206328	10.128588370889585	1808668
1808865	EDA	a tripartite system level design approach for design space exploration	2010	-3.2960679511612616	10.319304446063226	1808892
1810469	EDA	a flexible implementation of a global navigation satellite system (gnss) receiver for on-board satellite navigation	2010	-2.4584431427801783	10.988911694079638	1810496
1811405	HPC	an investigation in xml based scientific data visualization	2009	-2.7158999484833086	9.901794598598453	1811432
1811599	EDA	reconfigurable 1-bit processor array with reduced wirng area.	2005	-3.0366001624880656	10.587508956349401	1811626
1811684	HPC	distributed fault diagnosis in the butterfly parallel processor	1989	-2.7812556491041778	9.691861988288577	1811711
1812370	Arch	generation of integer compositions on a linear array of processors	1996	-2.9659231959756487	9.660113709004108	1812397
1812414	Theory	fast concurrent access to parallel disks	2000	-2.394194572626766	10.114850374445943	1812441
1812671	EDA	functional microprogramming as a logic design aid	1970	-3.089512656756581	10.918291188525348	1812698
1813645	ML	genetic programming in hardware	2003	-3.198715543612686	10.21465275171436	1813672
1814393	HPC	random number generation on parallel processors	1989	-1.6958730028698588	10.749867890634524	1814420
1815429	DB	framework of fully integrated hybrid systems	2011	-2.414452144367899	11.0009292405631	1815456
1815502	EDA	pollus: a lustre based hardware design environment	1991	-2.4574154935739942	10.998415536932841	1815529
1815947	ML	computer chess: algorithms and heuristics for a deep look into the future	1997	-1.7513601919806103	9.479312295113967	1815974
1816609	EDA	design of modbus controller using vhdl for remote administrations of a network of devices	2010	-2.5172553718364923	10.286396834794848	1816636
1817917	HPC	quantized load distribution for tree and bus-connected processors	2004	-1.6491157757628394	9.869451367232466	1817944
1818368	PL	optimal data reduction on reconfigurable tori	2001	-1.6069881591991897	10.206196149238911	1818395
1818425	HPC	parallel random variates generator for gpus based on normal numbers	2012	-1.5600136608564994	10.64381000694783	1818452
1818615	HPC	a poly-algorithm for parallel dense matrix multiplication on two-dimensional process grid topologies	1997	-1.573862818572531	9.710186789672113	1818642
1818994	EDA	adaptive online power management algorithms	2004	-2.497742577851564	10.037106723461473	1819021
1821768	Vision	dynamic reconfiguration methods for active camera networks	2011	-2.4134484991519694	9.911547374218456	1821795
1821807	EDA	research on vhdl rtl synthesis system	2002	-2.4608487561964205	11.066979889707358	1821834
1822124	Arch	vector models for data-parallel computing	1990	-1.4357082593842572	10.340036911999873	1822151
1823392	OS	a hardware implementation for approximate text search in multimedia applications	2000	-1.9208349942245964	11.230903619362703	1823419
1823412	EDA	an approach for solving sat/maxsat-encoded formal verification problems on fpga	2017	-3.2353410419116138	10.560764961564054	1823439
1823874	HPC	parallel multilevel k-way partitioning scheme for irregular graphs	1996	-1.7527130075878208	9.391063111708204	1823901
1823934	Security	addition in an arbitrary base without radix conversion	1975	-2.1609219944706206	10.326509087000916	1823961
1823953	HPC	a new parallel algorithm for vertex priorities of data flow acyclic digraphs	2013	-1.6276825528090064	9.71581561962016	1823980
1824598	Vision	h-tree interconnection structure for reconfigurable dsp hardware	2004	-3.1095741058165403	10.426141703401758	1824625
1824858	Theory	new algorithms for simd alignment	2007	-2.045447922024464	9.389810409239363	1824885
1825198	EDA	fpga-based embedded logic controllers	2014	-2.896118071047117	10.704163132163727	1825225
1825370	Arch	fully digit on-line networks	1983	-1.6947601572907074	11.231368433644764	1825397
1825554	DB	scheduling malleable tasks with interdependent processing rates: comments and observations	2008	-1.5472944134685638	9.437931558285793	1825581
1825828	Theory	how to share memory in a distributed system	1987	-2.020788705219741	9.896490901405894	1825855
1826512	Theory	a randomized parallel branch-and-bound procedure	1988	-2.1314246124582445	9.567453117563547	1826539
1828885	EDA	work in progress: fpga based emulation environment	2006	-2.2308153772465875	10.367788930310386	1828912
1829360	Metrics	geometric bounds: a noniterative analysis technique for closed queueing networks	2008	-1.618310487264954	10.082272219792923	1829387
1830070	PL	overlapping communication and computation in hypercubes	1996	-1.4998751500976508	10.367917394604587	1830097
1830797	EDA	image compression using bindct for dynamic hardware fpgas	2007	-2.3499483251303315	10.256695452155755	1830824
1831290	AI	hardware accelerators in the design automation environment	1984	-2.35833088329562	10.720511091667596	1831317
1831847	EDA	vlsi cad tool integration using the ulysses environment	1986	-3.2799259498277538	10.910016716232764	1831874
1832546	HPC	bus-based tree structures for efficient parallel computation	1993	-2.2886209156283037	10.815168346784136	1832573
1834196	Theory	three stacks	1994	-2.0192813237178227	10.821213565964891	1834223
1835288	DB	generalized wormhole routing strategies in hypercubes	1994	-2.6960507304420145	9.71582989779198	1835315
1835611	Arch	a new scheme for dynamic processor assignment for irregular problems	1995	-2.43741307418742	9.389647340087208	1835638
1835803	DB	a low power qrs detection processor with adaptive scaling of processing resolution	2018	-2.9484370806491125	10.291560669896123	1835830
1836056	Arch	synthesis and control of hundreds of sinusoidal partials on a desktop computer without custom hardware	1993	-2.607004550158736	10.321027749768037	1836083
1836574	EDA	efficient hardware controller synthesis for synchronous dataflow graph in system level design	2000	-2.6814640976172748	11.230086476159961	1836601
1838544	EDA	a tourguide to the aedcap roadmap	1972	-3.2141298241074354	10.24818304723148	1838571
1838643	EDA	fpga-based implementation and comparison of recursive and iterative algorithms	2005	-2.2998583342011587	10.92495699098507	1838670
1839376	Vision	parallelization of computer vision algorithms on a reconfigurable multiprocessor	1994	-2.1578093408210965	10.840335336164756	1839403
1839760	EDA	microprogrammed control for signal processing	1977	-2.669571427392185	11.236785329419314	1839787
1839981	DB	reconfigurable media coding: a new specification model for multimedia coders	2007	-2.0948342243238485	10.917686352140787	1840008
1840106	Embedded	comparing wcet and resource demands of trigonometric functions implemented as iterative calculations vs. table-lookup	2006	-1.6994291542367308	11.158636628373594	1840133
1840716	HPC	acyclic partitioning of large directed acyclic graphs	2017	-1.5414317418584544	9.718319082187891	1840743
1841238	SE	an efficient scenario based testing methodology using uvm	2016	-3.0341129959790782	11.01886720612362	1841265
1841628	EDA	background memory area estimation for multidimensional signal processing systems	1995	-1.658625681360396	10.952558831510908	1841655
1841783	Theory	a vlsi vector arithmetic coprocessor for the pcs.	1996	-2.0617519465053022	10.549137783345335	1841810
1841926	EDA	high-speed design for mixed radix fft algorithm based on multi-bank memory strategy	2016	-2.617479943494969	10.525878789026734	1841953
1841980	PL	microcode implemented general modular redundancy	1974	-2.7846329376318844	11.128076278296039	1842007
1842621	EDA	hide: a hardware intelligent description environment	2006	-2.446325430623592	11.10334525355239	1842648
1843269	Robotics	design of bio-fermentation control system based on the embedded microprocessor	2006	-2.3108610454772025	9.61865596772601	1843296
1843468	Arch	path length computations on graph models of computations	1969	-1.9209049370177824	9.554184936652575	1843495
1844479	Graphics	study on integration of measurement and control system for combine harvester	2010	-2.5505187341340045	10.421392380083542	1844506
1844931	Arch	a systematically designed binary array processor	1980	-1.6254481124427351	11.161766916808936	1844958
1846385	EDA	advis: a software package for the design of systolic arrays	1987	-1.5822592561018345	10.130308301279143	1846412
1847790	Theory	automatic processor lower bound formulas for array computations	2002	-2.018546712430019	9.701845070357118	1847817
1848762	Arch	"""comments on """"an augmented iterative array for high speed division"""""""	1974	-2.7135020378930315	10.404406183923967	1848789
1849465	HPC	an implementation of the efficient huge amount of pseudo-random unique numbers generator and the acceleration analysis of parallelization	2014	-1.7186046141656839	10.503282055511958	1849492
1849479	EDA	the gsim gate-level simulator	2000	-3.329888854849139	11.05938712392049	1849506
1849946	HPC	parallel static and dynamic multi-constraint graph partitioning	2002	-1.4897481093932856	9.695478364261325	1849973
1850302	Arch	optimizing cyclic data-flow graphs via associativity	1994	-1.5968261362094192	10.938050500536372	1850329
1850785	EDA	an abstraction algorithm for the verification of level-sensitive latch-based netlists	2003	-3.1763957533117897	10.510304933927717	1850812
1851139	Theory	scheduling nonlinear divisible loads in a single level tree network	2011	-2.3676189647042047	9.538871155018525	1851166
1851396	Theory	an intelligent accelerator mechanism for cooperation internet caching systems	2002	-1.9673478446973025	10.046540571920637	1851423
1852874	EDA	position-controlled data acquisition embedded system for magnetic nde of bridge stay cables	2010	-3.1056231436493915	11.042858023898491	1852901
1853711	OS	a dynamically reconfigurable operating system server with protection	1999	-2.057203651549396	10.175064691961364	1853738
1853959	Vision	partitioning of processor arrays: a piecewise regular approach	1993	-1.5884693154168428	10.012681828219712	1853986
1854715	EDA	design automation for quantum architectures	2017	-2.6457124167359685	10.696487083406591	1854742
1854724	Theory	scheduling complete trees on two uniform processors with integer speed ratios and communication delays	2000	-1.8466146737623967	9.976540512200753	1854751
1854759	Arch	low power correlating caches for network processors	2005	-2.7564450848742315	10.399470265915207	1854786
1855631	DB	a fine-grain architecture for relational database aggregation operations	1991	-1.5891297461184553	11.11829679878909	1855658
1856845	EDA	performance assurance of memories embedded in vlsi chips	1986	-3.2910466003577983	10.490774281857464	1856872
1857013	EDA	improving the digital design with semi-formal specification	2006	-3.0987756796017805	11.070708924613315	1857040
1857238	HPC	competitiveness of a non-linear block-space gpu thread map for simplex domains	2018	-1.758524439300375	9.423872625459019	1857265
1857489	Arch	a multi-microprocessor computing system with an optimised asynchronous unibus architecture	1979	-2.079130908165202	9.735229984602354	1857516
1857961	Arch	the evolution of peripheral devices in microprocessor systems	1978	-3.051950136348275	10.987565623771125	1857988
1858741	HPC	parallel path consistency	1991	-1.9485348087467165	9.416705283452199	1858768
1858798	Visualization	efficient algorithm and fast hardware implementation for multiply-by-(1+2 k )	2015	-2.9123399297719668	9.799278646735043	1858825
1859483	HPC	grid-enabled parallel divide-and-conquer: theory and practice	2002	-1.7548447622468153	9.492534968096997	1859510
1860160	Theory	solving a 2d knapsack problem using a hybrid data-parallel/control style of computing	2004	-1.974248204376905	9.737093839609589	1860187
1860552	EDA	reconfiguration techniques for self-x power and performance management on xilinx virtex-ii/virtex-ii-pro fpgas	2011	-2.4818866730898352	10.913768389425893	1860579
1861554	EDA	a design framework for asynchronous/synchronous circuits based on chp to vhdl translation	1999	-2.742172864456044	11.142585592575195	1861581
1861913	Crypto	parallelization of the discrete chaotic block encryption algorithm	2011	-1.7410723328376871	10.201175482208836	1861940
1862642	Arch	a new universal microprogram converter	1984	-2.198211815486367	10.977006947229563	1862669
1863127	Visualization	oo-vhdl: object-oriented extensions to vhdl	1995	-2.2868930224212383	11.163370511853692	1863154
1864225	Visualization	the csx-l computer	1964	-2.02991896153538	10.80722974120507	1864252
1866211	EDA	core-based structure matching algorithm of fingerprint verification	2002	-2.4710529940065564	10.39309818916986	1866238
1866372	EDA	parallelization methods for circuit partitioning based parallel automatic test pattern generation	1993	-1.8732255828251647	11.198399652058415	1866399
1868424	EDA	arithmetic-level instruction based energy estimation for fpga based soft processors	2005	-2.8152952731496463	9.832304775344571	1868451
1868479	EDA	dipacs: a new concept for parallel circuit simulation	1995	-1.848832225599736	10.645864797120753	1868506
1868613	EDA	field-programmable gate arrays: architecture and tools for rapid prototyping	1992	-2.6126702962259816	10.430463532719992	1868640
1869074	Arch	automatic rectification of processor design bugs using a scalable and general correction model	2014	-2.9531927771351136	10.682302333108742	1869101
1869189	Arch	communication links for distributed quantum computation	2007	-2.444779513768567	10.338735784740486	1869216
1869438	EDA	template attacks exploiting static power and application to cmos lightweight crypto-hardware	2017	-2.9238148547674987	10.1262180020338	1869465
1872080	Arch	maximum pipelining linear recurrence on static data flow computers	1986	-1.5749751994240366	10.408372378516741	1872107
1873106	DB	recognizing and parallelizing bounded recurrences	1991	-1.4467382271192395	9.829336781699773	1873133
1874860	Arch	a microprocessor oriented data acquisition and control system for power system control	1976	-3.345766202762188	10.972876762257137	1874887
1876276	AI	an fpga move generator for the game of chess	2002	-3.280920581595405	10.016133767812287	1876303
1876406	Mobile	design of parking assistance system using wireless sensor networks	2015	-2.89242110411369	9.596945729744908	1876433
1876605	EDA	improving the performance of parallel relaxation-based circuit simulators	1993	-1.7571021894488768	10.703649003311318	1876632
1877819	EDA	using dlsim 3: a scalable, extensible, multi-level logic simulator	2008	-2.57604494075463	11.232381340487034	1877846
1878690	EDA	a rough programming approach to power-aware vliw instruction scheduling for digital signal processors	2005	-2.4533479492372496	11.197736084105864	1878717
1878899	Arch	new parallel prefix algorithm for multicomputers	2011	-1.7854446406245532	10.044782482919029	1878926
1879131	Arch	specification and simulation of microprocessor operations and parallel instructions	2002	-2.3786008457151824	10.987307356053028	1879158
1880979	Theory	partitioning programs for parallel execution	1988	-1.5013209763207256	9.858786313479227	1881006
1881212	Logic	parallel algorithm for simulation of circuit and one-way quantum computation models	2007	-1.5423497281447782	9.906375654341039	1881239
1881290	EDA	finite state machines	2004	-3.213482773060617	11.009933461874917	1881317
1881371	EDA	hardware verification: techniques, methodology and solutions	2008	-2.691284742340061	11.030240364276054	1881398
1883442	Visualization	self-adaptive scaled min-sum algorithm for ldpc decoders based on delta-min	2016	-3.117454720705988	9.87084162003396	1883469
1886171	ECom	evaluation of the hub node in a star network: a case study	1984	-2.609666777311221	9.495066649728043	1886198
1886344	EDA	a hardware architecture for filtering irreducible testors	2014	-3.02355385540074	10.932957980221795	1886371
1886416	Mobile	the cbx ii switching architecture	1985	-2.166023281818	10.66010850468076	1886443
1887168	HPC	real-time sound source localization on graphics processing units	2013	-2.7309171395863947	9.975097465289984	1887195
1888748	EDA	basejump stl: systemverilog needs a standard template library for hardware design	2018	-2.6264588506931643	10.866468631894364	1888775
1888854	HPC	an efficient cgm-based parallel algorithm solving the matrix chain ordering problem	2014	-2.2524221317520063	9.459231126165855	1888881
1889011	Arch	data flow control in an online system	1979	-2.3043544892911147	11.050788098354415	1889038
1889348	Embedded	analyzing dynamic memory allocation in embedded systems for multi-channel modems	2003	-1.7503962341417576	10.632169991498936	1889375
1889901	EDA	designing an asynchronous communications chip	1994	-2.748850540068348	11.268675744595575	1889928
1890905	DB	low-latency low-cost architecture for square and cube roots	2017	-2.8493632527508534	9.524261217996985	1890932
1891296	EDA	assertion support in high-level synthesis design flow	2011	-2.8917677323162683	11.104247559052867	1891323
1892201	Theory	parallel algorithms for modular multi-exponentiation	2017	-2.1783319228829496	10.126621520778084	1892228
1892972	ML	compression of medical sensor data [exploratory dsp]	2010	-2.8839395802738927	10.304773132452233	1892999
1893604	Vision	design of a compact sound localization device on a stand-alone fpga-based platform	2016	-2.75256435578231	10.421118687059145	1893631
1894291	EDA	an analysis of the propagation delay in reconfigurable processor arrays	1993	-3.286507830243625	10.473084066070923	1894318
1894745	Theory	computational bounds for fundamental problems on general-purpose parallel models	1998	-1.8281787821949198	9.83865525901585	1894772
1894948	EDA	application of iec870-5-101 protocol in ftu based on tms320f28335	2011	-2.7366243815051643	10.732521236012897	1894975
1895043	Arch	picap 3. a coarse-grained linear simd-array	1988	-1.5607075864885764	11.138182554912825	1895070
1895358	ML	a note on parallel selection on coarse-grained multicomputers	1999	-1.9728971309952643	9.734106274790461	1895385
1895776	Mobile	wireless temperature sensor network - wireless sensor data transfer as well as processing	2007	-2.653793802501019	10.055115304438418	1895803
1895829	Visualization	chain grouping: a method for partitioning loops onto mesh-connected processor arrays	2000	-1.7925089280439246	9.939972254448612	1895856
1896975	DB	on fault-tolerant routing of benes network	1988	-2.6213553912769623	9.841389846448935	1897002
1897214	EDA	fixpt: a c++ method for development of fixed point digital signal processing algorithms	1994	-1.7217704648318541	11.14424094895648	1897241
1897803	EDA	a fast task-to-processor assignment heuristic for real-time multiprocessor dsp applications	2003	-2.2381289244967397	10.211629915326046	1897830
1898550	Vision	an algorithm for benchmarking an simd pyramid with the abingdon cross	1990	-1.6849288579947967	10.821131072534735	1898577
1898932	Robotics	a scheme for simd processing in two dimensional binary images and its applications	2009	-2.264221253585982	9.383418803620042	1898959
1899130	EDA	parallel backprojector for cone-beam computer tomography	2008	-1.8394578631529408	10.81933123016141	1899157
1903994	Arch	algorithmic transforms for efficient energy scalable computation	2000	-1.611519849571544	11.005683941577043	1904021
1904033	HPC	a synthesis algorithm for reconfigurable interconnection networks	1988	-1.7220427492596293	10.61666758340027	1904060
1906309	NLP	compcon panel: the risc vs. cisc debate.	1986	-1.9009369554549087	10.412532430262427	1906336
1906396	Arch	the sps-41 and sps-81 programmable digital signal processors	1973	-1.8680720103103183	11.241382778172689	1906423
1907073	HPC	speedup of a sparse system simulation	2001	-1.5955836588177266	9.480942774344292	1907100
1907211	Theory	a general pram simulation scheme for clustered machines	2003	-1.7584593558102035	10.041905324531283	1907238
1907232	EDA	fast energy estimation of multi-processor system-on-chip with energy macro-models for embedded microprocessors	2005	-3.0509068738703062	11.194927875087163	1907259
1907331	Logic	exploitation from malicious pci express peripherals	2018	-2.2706156885989808	10.110765355450855	1907358
1908148	HPC	caltech/jpl mark ii hypercube concurrent processor	1985	-2.531522199357381	9.636801142725655	1908175
1909605	Arch	efficient dense matrix-vector multiplication on gpu	2018	-2.040426973417265	9.75148085158903	1909632
1910969	EDA	scalable interconnect and power distribution for island-style fpgas (poster abstract)	2000	-2.898421445200709	10.45659737682548	1910996
1911135	HPC	data structures for network algorithms on massively parallel architectures	1992	-1.956084832030704	9.440712995975645	1911162
1911212	Arch	a multiprocessor interface	1982	-1.6615520905884915	11.094134785736632	1911239
1911610	Crypto	vlsi layout as programming	1983	-3.205571378376024	9.849842568876582	1911637
1911732	Robotics	macro to nano tele-manipulation towards nanoelectromechanical systems	2000	-3.2091361095670754	9.997012843249301	1911759
1912580	EDA	the growth of application specific integrated circuits: opportunities and challenges	1985	-3.0518384025151497	10.175019249552486	1912607
1913214	EDA	adl: an algorithmic design language for integrated circuit synthesis	1984	-2.617823579835908	11.061892891737614	1913241
1913718	EDA	design of a microprocessor-based process controller using multilevel hierarchical	1984	-2.7773028231841512	10.951830433683202	1913745
1914138	Robotics	parallel edge detection using uni-directional multiring on spiral architecture	2004	-1.7685602976031882	10.658327313861788	1914165
1914177	Logic	simulating frsn p systems with real numbers in p-lingua on sequential and cuda platforms	2015	-1.4649974040265648	10.56096428167577	1914204
1914498	Theory	an algorithm for parallel evaluation of functions	1983	-2.2070696145143804	9.905627739873092	1914525
1914894	Embedded	"""prompt: a mapping environment for telecom applications on """"system-on-a-chip"""""""	2000	-1.7865617805602243	11.0601318737394	1914921
1915341	HPC	on the implementation of parallel shortest path algorithms on a supercomputer	2006	-1.8461327233700175	9.735127966627806	1915368
1915417	Arch	simplifying multistage hardware interconnection in the bitonic sorting network.	1995	-2.489823894385097	10.331884929404897	1915444
1915457	Arch	concurrent simulation of instruction systolic array structures	1993	-2.0997586896353493	10.125523871694462	1915484
1916460	PL	hierarchical microprogram generating system	1979	-1.88651278964716	11.152205309037251	1916487
1916822	EDA	system exploration of systemc designs	2006	-2.6993086596533833	11.267659820586818	1916849
1918053	Arch	design sketch for a million-element netl machine	1980	-1.5616212003933134	11.022008672834062	1918080
1918098	Theory	equipment reliability as applied to analogue computers	1954	-2.612031661516369	10.310134135177464	1918125
1918192	Arch	b71-3 microprogramming: principles and practices	1971	-2.525509445553165	11.151663331409084	1918219
1918748	HPC	divide-and-conquer mapping of parallel programs onto hypercube computers	1997	-1.6713040695311032	9.816653431738214	1918775
1919057	Theory	an o(p + log p) algorithm of discrete fgdls	2003	-1.683446924496364	9.725112709450496	1919084
1919243	Theory	a fast jump ahead algorithm for linear recurrences in a polynomial space	2008	-1.999042656320143	10.179201984578254	1919270
1919446	HPC	parallel gaussian elimination on an mimd computer	1988	-1.6891907726076338	9.809818621510217	1919473
1919556	Robotics	fpga in rough-granular computing: reduct generation	2014	-1.9342546498864608	10.433882280975721	1919583
1920273	HPC	enumeration of costas arrays using gpus and fpgas	2011	-1.45236288414559	10.531340490718128	1920300
1921596	Robotics	generation of pseudorandom numbers with arbitrary distribution by learnable look-up-table-type neural networks	2008	-2.3916663736730874	9.96512246741784	1921623
1921756	ML	galatea neural vlsi architectures: communication and control considerations	1992	-2.460919311300545	10.140462960015492	1921783
1922024	HPC	speeding up quantum genetic algorithms in matlab through the quack_gpu v1	2017	-1.9321867784141504	10.19591793368435	1922051
1922178	EDA	the improvement for transaction level verification functional coverage	2005	-3.2447071676625283	11.206101445583684	1922205
1922542	EDA	parametrical characterization of leakage power in embedded system caches using gated-vss	2005	-2.998308272499949	10.782020456033695	1922569
1923313	EDA	bridging the formal methods gap: a computer-aided verification tool for hardware designs	1991	-2.999636120685948	11.197408054456426	1923340
1923493	EDA	state space optimization within the devs model of computation for timing efficiency	2011	-2.5617591092429004	11.037755638275936	1923520
1924526	HPC	a heuristic approach for embedding communication patterns in an interconnection cached parallel processing network	1993	-2.661085230396549	9.377196364768167	1924553
1924921	HPC	parameter estimation for a generalized parallel loop scheduling algorithm	1995	-1.7328141403035635	9.55122219070735	1924948
1925019	HPC	distributed simulation of parallel vlsi architectures	1991	-1.5068666791992975	9.916338448502016	1925046
1925217	Robotics	implementation of ignition control with on board diagnosis	2016	-2.331478510817188	9.564382145607507	1925244
1926107	EDA	remarc: reconfigurable multimedia array coprocessor (abstract).	1998	-2.156646059270156	10.485940091162128	1926134
1926319	Networks	algorithms for high-performance networking in the presence of obstacles	2012	-1.6115793022485032	10.465255522698516	1926346
1926879	HPC	duplicate removal on hypercube engines: an experimental analysis	1991	-1.4385970536172088	10.415654735614497	1926906
1926919	NLP	an fpga-based syntactic parser for real-life almost unrestricted context-free grammars	2001	-1.4642510181056698	10.859219716601334	1926946
1927809	EDA	design and implementation a tpm chip sup320 by soc.	2005	-2.8206497943235385	10.11888317167486	1927836
1927936	EDA	analysis and optimization of 3-d fpga design parameters	1999	-3.2245178757921296	11.112408969518624	1927963
1928745	EDA	theosim: combining symbolic simulation and theorem proving for hardware verification	2004	-3.24682582184224	10.954015170739273	1928772
1929154	Mobile	software-defined radio for modular audio mixers: making use of market-available audio consoles and software-defined radio to build multiparty audio-mixing systems	2017	-2.839367188219829	10.308113892025103	1929181
1929217	EDA	a flexible, syntax independent representation (sir) for system level design models	2006	-2.4595100248809056	11.280244005081355	1929244
1929624	HPC	adaptive fault-tolerant routing in enhanced hypercube multicomputers with node information only	1995	-2.58550234466146	9.911227533085093	1929651
1930266	HPC	cluster partitioning approaches to mapping parallel programs onto a hypercube	1990	-1.5965096920452786	9.90199420393984	1930293
1930346	Theory	a lower bound technique for communication in bsp	2018	-1.9801172648192509	9.903127948424755	1930373
1931450	Visualization	uwgsp4: merging parallel and pipelined architectures for imaging and graphics	1991	-1.6590313119539588	9.892494966946034	1931477
1931530	EDA	an optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform	2014	-2.6847268303666105	10.455033277535259	1931557
1932166	Graphics	iterated interpolation using a systolic array	1986	-1.4978337273950195	10.58152950274289	1932193
1932331	AI	modeling embedded processors and generating fast simulators using the machine description language lisa	2002	-1.9900677531107267	10.687540271572988	1932358
1933032	HPC	an approach to the performance improvement of multistage interconnection networks with nonuniform traffic spots	1991	-2.6085797149945544	9.986758925807491	1933059
1933506	HPC	parallel simulated annealing: an adaptive approach	1997	-2.6545543538884933	9.436102153061851	1933533
1934131	EDA	fpga logic block architecture for digit-serial dsp applications (abstract)	1998	-3.1524778817659103	10.423869332155695	1934158
1934310	EDA	hardware/software co-design and optimization for cyberphysical integration in digital microfluidic biochips	2015	-2.8183641340566234	10.70517054658198	1934337
1934588	HPC	an efficient algorithm for perfect load balancing on hypercube multiprocessors	2003	-1.7677181300664069	10.10915555719151	1934615
1935128	EDA	vlsi test expertise system using a control flow model	1984	-3.2050852681650017	10.987933927689076	1935155
1935267	DB	the ibm type 702, an electronic data processing machine for business	1954	-1.9077895539375136	10.52173580307551	1935294
1936274	NLP	implementation of a system for fast text search and document comparison	2014	-1.8687188144023312	10.790621274349917	1936301
1936713	HPC	processor and link assignment in multicomputers using simulated annealing.	1988	-2.218051963724667	9.774795305756527	1936740
1936753	Logic	a c++ library for infinite precision floating point	1988	-2.7026478905109497	9.654635449000846	1936780
1937458	HPC	computing the singular values of the product of two matrices in distributed memory multiprocessors	1996	-1.4932398111359644	10.047205577872935	1937485
1937537	EDA	designing control logic for counterflow pipeline processor using petri nets	1998	-3.2642117512609703	10.778817381580277	1937564
1938726	HCI	the desktop fab	2001	-2.1636710529412984	10.724915528184352	1938753
1939162	Arch	architectural support for the cache based vector computation	1999	-2.05788105478028	10.789258645270328	1939189
1939352	Arch	testability design for micro/370, a system/370 single chip microprocessor.	1986	-3.0978627549783755	11.025735180106548	1939379
1939518	EDA	a 3-d packaging technology with highly-parallel memory/logic interconnect	2009	-2.558200680631007	10.267382637747131	1939545
1939715	Theory	a note on coarse grained parallel integer sorting	1999	-1.878467158408603	9.806952728433288	1939742
1939773	Logic	microprocessor control of discrete clinical chemical analyzers	1980	-3.1680697745271953	9.936141240301998	1939800
1940057	Arch	an iteratively structured general-purpose digital computer	1968	-1.7695554939069342	11.232845354859812	1940084
1940326	HPC	parallel wz factorization on mesh multiprocessors	1993	-1.9112805761235347	9.814448433972693	1940353
1941568	EDA	synthesis and implementation of hierarchical finite state machines with implicit modules	2010	-2.46553752956111	10.860438819587868	1941595
1942127	Logic	an efficient system-level to rtl verification framework for computation-intensive applications	2005	-3.3485719262964904	10.44854499047746	1942154
1942211	HCI	augmented reality based low power consuming smartphone control scheme	2017	-2.5786469002067434	9.856980236553404	1942238
1942436	AI	about the tools	2006	-2.4791928031086883	11.216918803577833	1942463
1943406	Graphics	a mapping strategy for parallel processing	1987	-2.1679258601035687	9.538283150637517	1943433
1943537	EDA	a highly efficient design for reconfiguring the processor array in vlsi	1988	-2.8529868397591347	10.844973352250722	1943564
1945413	HPC	fine and coarse-grained parallel algorithms for the 2d cutting stock problem	2010	-1.6726804044099302	9.545089490405102	1945440
1945472	Embedded	hi-speed usb based middleware for integration of real-time systems with the cloud	2016	-2.5606227578423915	10.525861215239845	1945499
1945877	SE	a direct mapping of algorithms onto vlsi processing arrays based on the data flow approach	1983	-2.8546990546142634	10.10869727066099	1945904
1946153	EDA	design and analysis of 2.4 ghz 30~µw cmos lnas for wearable wsn applications	2018	-3.1405334884662026	9.960224380773383	1946180
1947679	Robotics	the design and development of a very high speed system bus - the encore multimax nanobus	1986	-2.455522578614926	10.346315637073877	1947706
1947978	EDA	an fpga-based area efficient tri-port registerfile design for risc-style processor implementations	2004	-2.2768207364929927	10.111704479250928	1948005
1948495	EDA	verifying full-custom multipliers by boolean equivalence checking and an arithmetic bit level proof	2008	-2.8857560120488537	11.01364365837448	1948522
1949132	Arch	neural network-based accelerators for transcendental function approximation	2014	-2.199304991334245	10.8714787653375	1949159
1949292	Vision	data flow representation of iterative algorithms for systolic arrays	1992	-1.4956527831782331	9.837220322708227	1949319
1949470	EDA	hardware/software implementation of fpga-targeted matrix-oriented sat solvers	2004	-2.2519401537660464	10.33563355805951	1949497
1949571	HPC	a jacobi-based algorithm for computing symmetric eigenvalues and eigenvectors in a two-dimensional mesh	1998	-1.6268215416137828	10.003887194825273	1949598
1950150	EDA	high performance audio processing soc platform	2011	-2.7778880831416077	10.905382170680282	1950177
1950901	EDA	design a remote environment monitor embedded system based on sopc	2013	-2.51873041424061	10.693047409545732	1950928
1950960	Metrics	workload distribution in fault simulation	1997	-1.4728889058067758	10.065855262090189	1950987
1951120	DB	the effect of large scale integration and batch fabrication on the architecture of large data systems	1974	-2.727906157702642	10.38740297837652	1951147
1951140	EDA	synthesis for control dominated circuits : selected papers from the ifip wg10.2/wg10.5 workshops, grenoble, france, april and september 1992	1993	-3.1898792716338704	11.031637334662456	1951167
1951878	EDA	two-dimensional fast cosine transform for vector-sta architectures	2005	-1.5265384071408648	10.30901101503105	1951905
1952144	HPC	parametrized algorithm decomposition and performance analysis	1990	-1.6648460542986572	9.389433613164377	1952171
1952727	EDA	a system to port unit generators between audio dsp systems	2001	-2.7867154080482126	10.112959209789453	1952754
1953885	HPC	highly parallel computing of linear equations on the matrix-broadcast-memory connected array processor system	1982	-1.695211614394801	10.669892840929014	1953912
1954724	PL	the design of the boost interval arithmetic library	2006	-1.761510907078239	10.040450255167274	1954751
1954761	Robotics	an rvc dataflow description of the avc constrained baseline profile decoder	2009	-2.173892037169508	11.281783788132882	1954788
1955576	EDA	high-level synthesis for dynamically reconfigurable systems	1999	-2.5514856083098727	10.967256392757383	1955603
1956972	Vision	hardware acceleration of the trace transform for vision applications	2008	-1.7791751851890545	9.994001587566588	1956999
1959918	Robotics	a vlsi architecture for clustering analyzer using systolic arrays	1994	-2.8130022858968817	10.338575458394883	1959945
1960394	EDA	a constant time algorithm for the channel assignment problem using the reconfigurable mesh	1995	-2.208211211356727	10.361295112740187	1960421
1960445	Vision	dynamically reconfigurable architectures, 02.04. - 07.04.2006	2006	-2.361222228185484	10.249948942399717	1960472
1961818	HPC	synthesizing nested loop algorithms using nonlinear transformation method	1991	-1.8319124708932129	10.148927986331994	1961845
1962219	EDA	unified modeling graph for specifying and synthesizing chip-level interfaces	1999	-3.339485778597675	10.10072125317274	1962246
1962834	Theory	compression using efficient multicasting	2001	-1.5098809273263925	10.143194521961199	1962861
1963851	Robotics	wncsbed: a wsan based testbed for networked control systems	2014	-2.325336143713915	9.813505963154196	1963878
1964456	EDA	automated framework for general-purpose genetic algorithms in fpgas	2014	-2.605575128667281	10.186462058802006	1964483
1964465	HPC	scalable duplicate pruning strategies for parallel a* graph search	1993	-1.8022710079468942	9.632444060671089	1964492
1965358	Theory	a randomized algorithm for dynamic tree growing on k-ary n-cubes	1997	-2.9171630500234507	9.611178041262363	1965385
1965628	HPC	working with opencl to speed up a genetic programming financial forecasting algorithm: initial results	2014	-1.9594266045989035	9.878805354615967	1965655
1965664	EDA	ulp-srp: ultra low power samsung reconfigurable processor for biomedical applications	2012	-3.226698364133844	10.992048985163985	1965691
1966620	Embedded	using pruss for real-time applications on beaglebone black	2015	-2.276039787600985	11.004065804704613	1966647
1966665	EDA	impact of resource sharing and register retiming on area and performance of fpga-based designs	2014	-2.3917172822903083	10.205326787860566	1966692
1967519	EDA	dynamically reconfigurable processor implemented with ipflex's dapdna technology	2004	-2.456522308744437	10.348036886436878	1967546
1967725	Arch	using fpga for computer architecture/organization education	1996	-2.340515198424748	11.278642287804914	1967752
1967874	Embedded	4.7 gbyte re-writable disc system based on dvd-r system	1999	-1.9200148165576223	10.41116839960987	1967901
1968704	Arch	the associative processor system capra: architecture and applications	1992	-1.8288652525387907	11.099865554952133	1968731
1968939	EDA	a framework and method for hierarchical test generation	1992	-3.3195121505967125	10.891033241971519	1968966
1969417	EDA	movement detection: a dynamic power switch for controlling movement dependent features	2011	-2.952921910395077	10.055845169310631	1969444
1970425	ML	scheduling convex bipartite communications toward efficient gen_block transformations	2005	-1.818489961379628	9.933850726356388	1970452
1971292	EDA	the value of microprocessor designs	2013	-2.949668494937061	10.280563980662622	1971319
1972966	Arch	congruential sieves on a reconfigurable computer	2003	-1.891078773704336	11.105605517885722	1972993
1973267	Graphics	intergrated control system of multi-channel audio signals for serial transmission	2008	-2.8573975193232912	10.077983446723326	1973294
1973514	Logic	template library for multi-gpu pseudorandom number generation	2013	-1.4635646035861132	10.509725585248884	1973541
1974482	EDA	indirect code generation for vliw architectures and a hardware optimization algorithm	2012	-1.8405741049412	11.066830317674194	1974509
1974677	EDA	a path-level exact parallelization strategy for sequential simulation	2018	-1.6535492957954572	9.429555799822671	1974704
1976736	Embedded	minimizing address arithmetic instructions in embedded applications on dsps	2012	-2.1837527552751426	11.055905393249805	1976763
1977932	EDA	vhdl modeling for analog-digital hardware designs (vhsis hardware description language)	1989	-3.3147014833387547	11.24044627877394	1977959
1978828	Arch	a new vlsi graphics coprocessor-the intel 82786	1986	-1.874812412403977	11.188384966555743	1978855
1979325	Arch	power-efficient tightly-coupled processor arrays for digital signal processing	2012	-2.672177253036688	10.986996942557573	1979352
1980853	Arch	fault diagnosis in redundant path multistage interconnection networks.	1998	-2.6746229791000102	9.71634714405084	1980880
1981086	Embedded	rate-optimal schedule for multi-rate dsp computations	1995	-1.877522791940741	10.515044625388454	1981113
1984013	HPC	analysis of a heuristic for code partitioning	1998	-1.5063738757516096	10.015776241294349	1984040
1984225	Visualization	parallel vlsi matrix pencil algorithm for high resolution direction finding	1991	-1.9279421192936044	9.888703877166577	1984252
1984679	HPC	optimally synchronizing doacross loops on shared memory multiprocessors	1997	-2.2330643875373997	9.723200501895539	1984706
1985332	AI	parallelization of quantifier elimination on a workstation network	1993	-1.5960823120448449	9.701043307751826	1985359
1985419	EDA	the design and implementation of a reconfigurable processor for problems of combinatorial computation	2003	-3.1195681681071936	10.17970158599825	1985446
1986319	EDA	how to eliminate non-positive circuits in periodic scheduling: a proactive strategy based on shortest path equations	2013	-2.3064678416369753	10.4092599142591	1986346
1987432	Arch	new program structuring heuristics for multi-processor systems with redundant communication resources	2002	-2.0480979133971298	10.692827183127342	1987459
1988123	Robotics	microprogramming implementation of timed petri nets	1987	-2.8604222931809327	10.900275585899827	1988150
1988300	AI	two-dimensional array processor aap2 and its programming language	1989	-2.0799023274883717	10.879632946547918	1988327
1989586	Theory	microprogram controlled pattern processing in a handwritten mail reader-sorter	1970	-2.756950757148832	10.449113852963913	1989613
1989854	HPC	a new flexible vhdl simulator	1994	-2.1403409589056532	11.230812239388683	1989881
1990212	HPC	on data distributions in the construction of parallel programs	2004	-1.456367726547404	9.734703809363909	1990239
1990563	EDA	pin assignment using stochastic local search constraint programming	2009	-3.2152457669609595	11.084802616184945	1990590
1990679	Arch	smart: a simulator of massive architectures and topologies	1997	-1.5607690131727174	10.979881062672167	1990706
1991586	Theory	using pram algorithms on a uniform-memory-access shared-memory architecture	2001	-1.8177874192683623	9.6894394053378	1991613
1991672	HPC	simple parallel algorithms to compute interval maxima	1992	-1.437725119297177	10.084397982199047	1991699
1993278	EDA	zero-defect designs, why and how: formal verification vs. automated synthesis	1989	-2.914435087406717	11.140946999674185	1993305
1993543	HPC	a systolic accelerator for the iterative solution of sparse linear systems	1989	-1.5098688852383857	10.002787450641968	1993570
1993726	Robotics	next-generation intelligent integrated systems based on multiple-valued digital processing	1994	-3.1810673774283664	10.392883093896362	1993753
1994297	SE	new evolutionary techniques for test-program generation for complex microprocessor cores	2005	-3.2877261885159395	10.665678010835851	1994324
1994372	EDA	computer-aided design of fuzzy systems based on generic vhdl specifications	1996	-3.2043004560792423	10.99153662149126	1994399
1994417	EDA	dependence graph based verification and synthesis of hardware/software co-designs with sat related formulation	2008	-2.3191571465495584	11.077106651385545	1994444
1995427	Arch	the motorola dsp56000 digital signal processor	1986	-2.2525005582169486	11.246550998655831	1995454
1995626	SE	evolution of mpp soc architecture techniques	2008	-1.9893671217321556	11.003299706378897	1995653
1996718	Robotics	an image filter system based on dynamic partial reconfiguration on fpga	2013	-2.755572649498592	10.332212925610596	1996745
1996829	SE	formal description of test specification and ate architecture for mixed-signal test	2004	-3.211456158187831	10.94174529806041	1996856
1997586	EDA	a novel algorithm for multi-node bridge analysis of large vlsi circuits	2001	-2.5397043421035734	10.388903993296227	1997613
1997705	Embedded	obdd compression of numerical controllers	2008	-3.304954056263562	10.415965810674207	1997732
1997840	EDA	design of a reconfigurable pipelined switch for faulty on-chip networks	2010	-3.060354462764693	10.158582914560993	1997867
1999781	EDA	parallel processing of minimization algorithm for determination finite automata	2007	-1.6900207219426653	9.466754280929967	1999808
2000173	Arch	introduction to the clipper architecture	1987	-2.4860974034761143	10.830581151384797	2000200
2000513	EDA	gsp: a logic simulator for lsi	1981	-3.2884896903876184	11.064062903024569	2000540
2000903	SE	case-based reasoning and evolutionary computation techniques for fpga programming	2001	-3.29184787658723	10.600492815614405	2000930
2003051	Logic	semi-formal verification of vhdl-ams descriptions	2002	-3.361988868352621	10.754071572415626	2003078
2003725	HPC	test and reliability in approximate computing	2017	-3.1958609433937233	10.997831544543226	2003752
2003888	EDA	iterative prototyping methodology for the development of innovative and dependable complex embedded systems through spc&kpi techniques	2018	-2.4498167596096385	11.16799957748929	2003915
2004126	EDA	a pipelined algorithm for multiple-choice 0/1 knapsack problem	1992	-2.1598006999215618	10.4827904814495	2004153
2004476	HPC	on the performance of randomized embedding of reproduction trees in static networks	2003	-1.84642830320414	9.816079345201057	2004503
2004650	Theory	putting queens in carry chains, n o̱27	2017	-2.333120287261245	9.442493365384436	2004677
2006028	Logic	effects of high-level discrete signal transform formulations on partitioning for multi-fpga architectures	2006	-1.9935035752491683	10.922726929672796	2006055
2007024	Arch	efficient mapping of advanced signal processing algorithms on multi-processor architectures	2008	-1.5585643533876652	11.007592919567957	2007051
2007242	EDA	design of a vmebus-based programmable logic controller (plc)	1998	-2.4192722962081734	11.153646810670669	2007269
2007459	Vision	multi-associativity: a framework for solving multiple non-uniform problem instances simultaneously on simd arrays.	1991	-2.082243751245201	9.819323580111188	2007486
2007629	EDA	onboard processor validation for space applications	2015	-2.145481345864712	11.118056282178252	2007656
2009657	Embedded	feature extraction for electronic equipment manufacturing	1998	-3.0017068383200223	10.763172921213059	2009684
2009768	Theory	vlsi and wsi associative string processors for cost-effective parallel processing	1986	-1.75600298875918	10.62400494651759	2009795
2009916	EDA	concurrent specification and timing analysis of digital hardware using sdl	2000	-3.09125938592845	11.088303966597195	2009943
2010566	Robotics	a method for mapping dsp algorithms into application specific structures	1998	-2.4651082925292838	10.497867347778534	2010593
2010976	EDA	a proposed methodology to improve uvm-based test generation and coverage closure	2015	-3.000920567068666	11.058918355261843	2011003
2012036	SE	compact semiconductor device modelling using higher level methods	2004	-2.876347439860356	11.060870437658195	2012063
2012821	Theory	the generation of optimal code for stack machines	1975	-1.4669983273004417	9.581581535222773	2012848
2013166	ECom	a general approach to deriving the g-good-neighbor conditional diagnosability of interconnection networks	2019	-3.0250786867383037	9.698224144578395	2013193
2013916	EDA	data organization exploration for low-energy address buses	2003	-2.861020803793627	10.280747391125043	2013943
2016267	HPC	a vlsi building block for massively parallel computation	1988	-2.4243687321539733	10.299648080824113	2016294
2016472	Theory	matrix inversion in o(log n) on a scan-enhanced reconfigurable mesh computer	1996	-1.7071138899024183	10.318636644193571	2016499
2019159	HPC	finding the roots of a polynomial on an mimd multicomputer	1990	-1.7294267026552497	10.010682157077811	2019186
2019896	PL	supereffective slow-down of parallel computations	1992	-1.6819164009540046	9.881273966445438	2019923
2020076	EDA	cheshire: an object-oriented integration of vlsi cad tools	1987	-3.1844373298636577	10.994551398059194	2020103
2020414	EDA	power reduction techniques for portable dsp applications	2000	-2.7270742227084592	10.617990098275753	2020441
2021762	HPC	parallel cyclic convolution based on recursive formulations of block pseudocirculant matrices	2008	-1.9827195233305976	10.185540718857418	2021789
2022361	Theory	behavioral interactive silicon compilation for real time synchronous algorithms	1989	-2.9655359393393685	10.0655352096629	2022388
2023097	EDA	verified compilation of space-efficient reversible circuits	2017	-3.1765025075873945	10.28776629925472	2023124
2023449	EDA	a novel technique for technology-scalable stt-ram based l1 instruction cache	2016	-3.245252979748603	10.779662492585889	2023476
2023458	HPC	quantitative analysis of multilayer switching networks providing multiple internal routes	2018	-2.7083877408979373	9.903470025338628	2023485
2024305	HPC	highly concurrent algorithm for the solution of ϱ-toeplitz system of equations	1991	-1.7362509329901394	10.115905914436604	2024332
2024980	EDA	the syter project: sound processor design and software overview	1982	-1.8601863513649777	10.34006545548078	2025007
2026087	Vision	a stepwise-overlapped parallel simulated annealing algorithm	1990	-2.573669585700489	9.702646942946203	2026114
2026631	EDA	multilevel digital hardware description languages	1980	-3.1651500691061454	10.15526129965457	2026658
2026677	EDA	on heuristic solutions to the simple offset assignment problem in address-code optimization	2012	-3.1715546984295147	9.694099640788043	2026704
2026887	EDA	an effective gpu implementation of breadth-first search	2010	-1.4535004595789456	10.890346364122227	2026914
2027179	Theory	sorting and permuting without bank conflicts on gpus	2015	-1.6765323447284315	10.06285224567737	2027206
2027317	EDA	concurrent simulation at the switch, gate, and register levels	1985	-3.215466299938721	9.970535360189483	2027344
2029164	PL	on the parallel implementation of goldberg's maximum flow algorithm	1992	-1.8905751116334415	9.463808213055083	2029191
2029484	EDA	implementation of fuzzy-art on fpga: classification of the algiers's bay	2012	-1.9194358164729968	10.725695396316397	2029511
2029754	HPC	synchronous and asynchronous implementations of relaxation algorithms for nonlinear network optimization	1991	-1.8478536189448544	9.639677917261935	2029781
2030335	EDA	low-power smart industrial control	2011	-3.1525087236444027	9.819092182726251	2030362
2030868	Theory	parallel selection algorithms with analysis on clusters	1999	-2.1462944268569286	9.581381083709001	2030895
2031077	HPC	an evaluation of parallel simulated annealing strategies with application to standard cell placement	1997	-2.4432003005039404	10.60613060507643	2031104
2031092	EDA	datapath constrained high-level synthesis of central memory architectures.	2003	-3.1234053078904203	10.714756291116377	2031119
2031334	SE	common reusable verification environment for bca and rtl models	2004	-2.91957362513367	11.27159274890419	2031361
2031873	Theory	a parallel graph coloring heuristic	1993	-2.1012818454951177	9.429042264531377	2031900
2032859	EDA	program interferometry	2011	-2.761290018589248	11.072838774047762	2032886
2033332	Theory	multiprocessor implementation of algorithms for ordinary differential equations	1990	-1.848391076799505	9.439761742201275	2033359
2033815	EDA	concepts of a microcomputer design language	1979	-2.975708259766986	11.085927847672265	2033842
2034082	EDA	fpga-based synthesis of fsms through decomposition	1994	-2.8838198167520197	10.976428296734703	2034109
2035831	EDA	implementation of voltage-mode/current-mode hybrid circuits for a low-power fine-grain reconfigurable vlsi	2014	-3.2031630922994037	11.234276104324596	2035858
2036010	EDA	quantum circuits for floating-point arithmetic	2018	-2.9350310538452944	10.752970167833354	2036037
2037210	ML	mapping heterogeneous task graphs onto heterogeneous system graphs	1997	-1.9286413969201728	9.65462966994752	2037237
2038592	NLP	context-aware 어플리케이션을 위한 효율적인 위젯 관리	2005	-1.9675441220172367	9.413945379775038	2038619
2038595	EDA	mixed signal simulation with systemc and saber	2010	-2.687602658781959	11.24932186330654	2038622
2039173	Robotics	row-by-row dynamic image analysis of a matrix of scanned points	1983	-2.3923567365763905	9.952166214987518	2039200
2039688	EDA	parallel and distributed optimization of dynamic data structures for multimedia embedded systems	2010	-3.2038112561492462	9.475014152020622	2039715
2040794	HPC	a parallel implementation of strassen’s matrix multiplication algorithm for wormhole-routed all-port 2d torus networks	2011	-1.5946430147496442	9.901630070310386	2040821
2041108	EDA	surveillance and quality evaluation system for real-time audio signal streaming	2008	-2.6707482835085403	10.299375532658074	2041135
2042943	Arch	a fault-tolerant routing algorithm for bpc permutations on multistage interconnection networks	1989	-2.6364188736856393	9.833959715950613	2042970
2043823	EDA	dynamic time warping algorithm: a hardware realization in vhdl	2013	-1.8892298456362635	11.216048315739998	2043850
2045823	Robotics	embedded system prototyping experience using multi-dsps vhdl model	2006	-2.4897340641750296	10.876825738998006	2045850
2046424	HPC	static scheduling of conditional branches in parallel programs	1995	-1.6694268118590925	10.21355578994399	2046451
2046958	DB	open-fault resilient multiple-valued codes for reliable asynchronous global communication links	2013	-2.618603193277752	9.896884517513204	2046985
2046965	EDA	don't care-based bdd minimization for embedded software	1998	-3.3223580345401733	10.946680487914973	2046992
2049481	Theory	shuffle/exchange is the natural interconnection scheme for the parallel fast fourier transform	1986	-2.276578241660604	10.083110222898943	2049508
2049600	EDA	an asynchronous mesh noc based booth multiplication	2019	-2.940094867117737	10.37788865531626	2049627
2049984	HPC	average-case scalability analysis of parallel computations on k-ary d-cubes	2004	-1.7587454861699598	9.946309757865222	2050011
2050176	EDA	vlsi-soc: advanced research for systems on chip	2011	-2.5163704429957567	10.191875200205573	2050203
2050668	Robotics	synapse-1: a high-speed general purpose parallel neurocomputer system	1995	-1.463324813162758	10.792044964299365	2050695
2050787	Arch	fps-ram: fast prefix search ram-based hardware for forwarding engine	2012	-2.8223961702810896	10.152336750914717	2050814
2050927	EDA	a dynamic fault-tolerant routing algorithm for fat-trees	2005	-2.6208009151332097	9.858255763090495	2050954
2051939	ML	implementation of a wolfram machine	2010	-2.673396882920832	10.437131261053183	2051966
2052215	Graphics	fpga implementation of image processing technique for blood samples characterization	2014	-1.8659903581418718	10.786985035392327	2052242
2053031	Theory	hsim1 and hsim2: object oriented algorithms for vhdl simulation	1994	-2.204611410928716	11.18791956164555	2053058
2053193	AI	the efficiency of randomized parallel backtrack search	1994	-2.3719800872511803	9.739840469124363	2053220
2054193	Vision	parallel computer vision on a reconfigurable multiprocessor network	1997	-2.1497081743397595	10.659110564390511	2054220
2054230	EDA	acrith - high accuracy arithmetic subroutine library	1985	-2.588576478548572	9.526090749089352	2054257
2054239	HPC	wafer-scale integration implementation of mesh-connected multiprocessor systems	1995	-2.0201897316510964	11.244808565194852	2054266
2054455	EDA	cyclostationary feature detection on a tiled-soc	2007	-1.8592592593708401	11.20728656305906	2054482
2055247	Robotics	texture simulation and implementation based on matlab and simulink	2009	-2.5031244500641985	11.140743351058939	2055274
2057058	EDA	a combining technique of rate law functions for a cost-effective reconfigurable biological simulator	2007	-2.259886274453831	10.850042921701744	2057085
2057237	EDA	an fpga-based pipeline for micropolarizer array imaging	2018	-2.4212622332140934	10.164655035754222	2057264
2057460	EDA	a systematic partitioning method for designing fixed-size processor arrays	1992	-1.4515118222270489	9.905464726570766	2057487
2057869	HPC	a hardware implementation of the cell matrix self-configurable architecture: the cell matrix mod 88	2005	-3.006570977907523	10.248506090047554	2057896
2057964	Robotics	dynamic multi-context reconfiguration scheme for reconfigurable parallel image processing system with three dimensional structure	2005	-2.53638475286581	10.138072408617106	2057991
2058388	EDA	data-flow transformations for critical path time reduction in high-level dsp synthesis	1993	-1.6431942651532028	11.097684131176512	2058415
2058994	SE	the vector network analyzer - an essential tool in modern ate measurements	2011	-2.9729994735013188	10.901914459911936	2059021
2059160	Arch	procesador soft-core de una única instrucción	2017	-2.2871576725393616	11.18487342418027	2059187
2060282	DB	enhanced read performance for phase change memory using a reference column	2017	-3.1248391382407417	10.343876166656537	2060309
2061037	EDA	a high level synthesis system for vlsi image processing applications	1998	-2.8430383418137004	11.276621137846778	2061064
2061214	OS	design and implementation of the highly-reliable, low-cost housekeeping system in the zdps-1a pico-satellite	2012	-2.593986499309008	10.529000321934703	2061241
2061427	Visualization	a power-saving technique for the osgi platform	2012	-2.463271603080305	10.23270509717192	2061454
2061797	EDA	data flow based system level modeling, analysis, and synthesis of high-performance streaming image processing applications	2009	-1.458743730621506	10.047900422679543	2061824
2062282	HPC	multiterminal reliability analysis of distributed computing systems	1999	-2.148575553898998	9.463420794486073	2062309
2062359	EDA	system-level pmc-driven energy estimation models in rvc-cal video codec specifications	2013	-2.8048158370668292	10.400478902440137	2062386
2062567	HPC	selecting the tile shape to reduce the total communication volume	2006	-1.6059106342976992	9.76794953993608	2062594
2063488	Arch	highly concurrent computing structures for matrix arithmetic and signal processing	1982	-1.4337701226730877	10.63036483906772	2063515
2063973	EDA	parallel construction algorithms for bdds	1999	-1.7028003608164293	10.877117129431284	2064000
2064054	EDA	a serial connection technique of speakers for multi-channel audio systems	2005	-3.161085027703246	10.409286050294618	2064081
2065637	HPC	rpl, a data reduction language	1967	-2.9362086591557417	10.078505021254903	2065664
2066958	SE	using simulated annealing to synthesize resource-bounded software	1994	-2.4480572165417405	10.371563566091396	2066985
2067394	EDA	a model-based design approach for realizing signal processing systems in fpgas	2010	-2.6913619791695016	11.127582165343961	2067421
2067910	HPC	hypernet: a communication-efficient architecture for constructing massively parallel computers	1987	-1.7087084100221444	10.033200054211138	2067937
2068735	EDA	rate-optimal dsp synthesis by pipeline and minimum unfolding	1993	-1.5200272561608992	11.243095221734674	2068762
2068879	ML	towards efficient implementation of artifical neural networks in systems on chip	2007	-2.7126184601369636	10.117207146660613	2068906
2070238	EDA	a parameterized power-aware ip core generator for the 2-d 8×8 dct/idct	2004	-2.92401434212263	10.939520137495844	2070265
2071494	Arch	speak software and carry a strip chip	1982	-2.4793723258196256	11.026539242024732	2071521
2072348	HCI	arr-dtm: a routing-based dtm for 3d nocs by adaptive degree regulation	2017	-2.7550425423996634	10.226530538299144	2072375
2072584	Arch	virtual node communication on wk.-recursive networks	1995	-2.5599772356944177	9.690589362475645	2072611
2072753	AI	program for generating directed hybrid atomic orbitals to facilitate fock matrix transference in samo-type procedures	1983	-2.0147703752453685	9.80698645716299	2072780
2072847	HCI	relating two-dimensional reconfigurable meshes with optically pipelined buses	2000	-2.774746679310093	10.522239443790543	2072874
2073131	EDA	greedy heuristics for automatic synthesis of efficient block-structured scheduling processes from declarative specifications	2018	-2.2924863554859995	10.409144130159833	2073158
2073257	HPC	optimizing heterogeneous 3d networks-on-chip architectures for low power and high performance applications	2014	-3.074058825347926	10.953790490083726	2073284
2073384	EDA	translation of a ddl digital system specification to boolean equations	1969	-3.251627981291469	10.780809290166124	2073411
2073834	HPC	lempel-ziv data compression on parallel and distributed systems	2011	-2.1595710683325766	9.678777326558183	2073861
2074338	SE	verification of an industrial systemc/tlm model using lotos and cadp	2009	-2.6280225190034057	11.151544972651047	2074365
2074902	Theory	efficient parallel solution to calculate all cycles in graphs	2002	-1.4356327007961858	10.057493698182014	2074929
2075073	EDA	high-level synthesis through metaheuristics and luts optimization in fpga devices	2017	-3.284818477364114	10.539362750881377	2075100
2075624	Robotics	design and evaluation of a multiprocessor architecture with decentralized control	1994	-1.7636227279004475	10.317921513946995	2075651
2075878	HPC	an algebraic model for the storage of data in parallel memories	1987	-1.4838751142009448	9.913394417515322	2075905
2078323	HPC	a step-wise-overlapped parallel annealing algorithm on a message-passing multiprocessor system	1990	-2.611314024260372	9.631513174897616	2078350
2078356	Theory	distributed negative cycle detection algorithms	2003	-1.5566379460704611	9.816343970926948	2078383
2078615	Arch	genetic algorithms for word length optimization of fft processors	2007	-3.1456725090375226	9.823835105567207	2078642
2078982	Embedded	efficient response-time analysis for tasks with offsets	2004	-1.5814650663019372	9.646974523080583	2079009
2079946	EDA	scalable and energy efficient, dynamically reconfigurable fast fourier transform architecture	2015	-2.444490290196194	10.212776296117607	2079973
2080244	Arch	on the power of global-bus in mesh-connected architectures	1992	-2.020226232171576	10.406223126287086	2080271
2080631	Theory	a greedy task clustering heuristic that is provably good	1994	-2.7378411357291887	9.404970702242775	2080658
2082811	Theory	modeling parallel bandwidth: local versus global restrictions	1999	-2.0234825839320862	9.841505568672703	2082838
2083163	PL	a portable class of 3-transistor current references with low-power sub-0.5 v operation	2018	-2.9375304050801843	10.202826818733644	2083190
2084128	EDA	transition based synthesis with code markers of petri nets into fpgas	2013	-3.0234487912211065	10.938692392772753	2084155
2084695	Robotics	development of a pc-based network performance evaluation system for intelligent robots	2011	-2.5531995453184217	9.882767147081758	2084722
2086050	NLP	a fixed-point type for octave	2006	-2.792394827219148	10.195588713280301	2086077
2086186	PL	scalable quantum simulation by reductions and decompositions through the id-operator	2016	-1.5694866955839109	10.18715577212218	2086213
2086868	Embedded	real-time simulation for verification of tactical electronic warfare system	1978	-3.039135164768892	11.0604466494086	2086895
2087995	HPC	parallel algorithms for force directed scheduling of flattened and hierarchical signal flow graphs	1996	-1.4772721246183969	11.051036144190366	2088022
2088862	Embedded	reconfiguring evolved circuits using controller: a real time approach	2014	-3.0103867338265564	10.773881903488748	2088889
2088895	HCI	a fast selector-based subtract-multiplication unit and its application to butterfly unit	2011	-2.989974581072311	9.368122040661213	2088922
2089326	HPC	constant time graph algorithms on the reconfigurable mutliple buss machine	1997	-1.7663299270853712	10.5457955049162	2089353
2089456	EDA	a symbolic core approach to the formal verification of integrated mixed-mode applications	1997	-3.3022994276470734	11.092459272215345	2089483
2089518	Arch	a new fourth generation of hybrid computer systems	1975	-2.473933866533584	10.901321026416127	2089545
2089701	Theory	best and worst mappings for the omega network	1987	-2.0772088842924634	9.916438875796624	2089728
2090354	HCI	sieving for pseudosquares and pseudocubes in parallel using doubly-focused enumeration and wheel datastructures	2010	-1.6075633857516298	9.782883692045194	2090381
2090835	HPC	evaluation of cayley graphs for parallel computer systems	2018	-1.7620636787467394	10.015095557361214	2090862
2091708	Robotics	design and implementation of the control structure of the paprica-3 processor	1996	-2.070117107991066	10.492994130728789	2091735
2094683	EDA	design of a configurable accelerator for moment computation	2000	-1.695694235899665	11.136773843179602	2094710
2095722	EDA	fpga-based crossbar switch uses partial reconfiguration	2005	-2.5170276967641905	11.043103983500748	2095749
2095816	Arch	an efficient memory system for image processing	1986	-2.072242951944761	10.810653194584773	2095843
2096345	Robotics	performance evaluation for fpga-based processing of tree-like structures	2012	-2.0542709504499865	11.02039224290072	2096372
2096520	Crypto	high-speed hardware implementation of rainbow signatures on fpgas	2011	-3.3068775856369608	10.345905125227542	2096547
2096648	EDA	optimal designs of linear flow systolic architectures	1989	-2.7905603659584326	9.711556136430495	2096675
2097247	Vision	a walsh-hadamard based distributed storage device for the associative search of information	1984	-3.304447313937927	9.654808111358431	2097274
2098382	EDA	incremental design and routing schemes for torus networks	1997	-2.8036248730547793	9.638471474039218	2098409
2100058	HPC	optimal parallel execution of complete binary trees and grids into most popular interconnection networks	1995	-1.6646826932600438	10.055682325365437	2100085
2103044	EDA	signal activity analysis for high-level power estimation in time-shared linear systems	2007	-3.220509096367703	10.069862098002973	2103071
2105811	EDA	an object-oriented, procedural database for vlsi chip planning	1986	-3.2343764923588747	10.890079555054696	2105838
2106664	EDA	parallel algorithms for vlsi circuit extraction	1991	-1.8330049434298077	10.915692375643847	2106691
2106829	NLP	efficient fpga-based multipliers for f_{3^97} and f_{3^{6*97}}	2007	-3.035058055084661	10.305535359646363	2106856
2107608	DB	multiple search problen on reconfigurable meshes	1996	-2.5723248531394987	9.716380023292194	2107635
2108802	HPC	the effects of traffic patterns on the performance of 2-d mesh interconnection networks	2005	-2.507102686480687	9.879029147202957	2108829
2111542	Arch	applications for arithmetic error codes in large, high-performance computers	1983	-3.1573939474134933	10.952755421887245	2111569
2111552	Theory	designing vlsi systolic arrays with complex processing elements	1991	-2.224240012961386	11.207209305147906	2111579
2113092	Security	the ethernet speaker system	2005	-2.8341938705180314	10.059594631507755	2113119
2113103	EDA	integration of formal specification into the standard asic design flow	2002	-3.195981903416805	11.01384413022464	2113130
2113204	EDA	computing architectures for security applications on reconfigurable hardware in embedded systems	2011	-2.0482391926793406	10.668179679041316	2113231
2113233	Arch	computer architecture simulation using a register transfer language	1987	-2.8039485829361466	11.075898726156307	2113260
2113435	EDA	a parallel algorithm for state assignment of finite state machines	1998	-2.229477932119499	10.349138641681009	2113462
2114286	HPC	space efficient execution of deterministic parallel programs	1999	-1.8884611858549276	9.933814658611002	2114313
2114847	Theory	probability convergence in a multithreaded counting application	2007	-1.7479674358657873	9.684114418408397	2114874
2115289	Arch	microprocessor architecture challenges—the best is yet to come!	1996	-2.9950484803256034	9.94258140398325	2115316
2115428	Networks	modeling a 10 gbit/s/port shared memory atm switch	1997	-2.8401450859178836	10.421090241387963	2115455
2115903	Theory	the qrqw pram: accounting for contention in parallel algorithms	1994	-1.9796930640529544	9.983981231655784	2115930
2116715	Theory	interconnection networks: a survey and assessment	1974	-2.2013367479556623	11.179215016272456	2116742
2116727	Visualization	accumulator size minimization for a fast cumulant-based motion estimator	2005	-3.0361138807617567	10.116644047226954	2116754
2116782	Logic	processor lower bound formulas for array computations and parametric diophantine systems	1998	-2.0155746096068703	9.683311876230356	2116809
2116996	Theory	parallel sorting with limited bandwidth	1995	-2.1686752636257154	9.835843422511024	2117023
2117159	EDA	artificial intelligence of blokus duo on fpga using cyber work bench	2013	-1.8066014273197923	11.201131595251152	2117186
2117385	HPC	design and analysis of a generic vliw processor for multimedia applications	2011	-2.2463831923995303	10.569898517226994	2117412
2119448	Theory	combinatorially implosive algorithms	1982	-1.6813830959738476	9.73252795916525	2119475
2121203	HPC	from equations to hardware. towards the systematic mapping of algorithms onto parallel architectures	1994	-1.5253676468847701	9.92810907466644	2121230
2121249	Mobile	collecting big data from automotive ecus beyond the can bandwidth for fault visualization	2017	-2.9900386644345938	10.390424558238902	2121276
2121862	HPC	ultrafast a distributed arithmetic in multi-row codes	2015	-2.46003099222342	10.313551376927466	2121889
2122335	Robotics	binary decision diagrams for efficient hardware implementation of fast ip routing lookups	2001	-2.8805689887349195	10.255139594913954	2122362
2122394	Theory	buffer memory optimization in dsp applications - an evolutionary approach	1998	-2.96121133591568	9.703397436559797	2122421
2122550	HPC	towards a single model of efficient computation in real parallel machines	1992	-1.6494837897918184	9.864168731456992	2122577
2122862	EDA	vhsic hardware description language	1985	-2.9756411131656897	11.233775658351407	2122889
2123559	HPC	general-purpose parallel simulator for quantum computing	2002	-1.5965472398408962	10.471851310168985	2123586
2123661	HPC	unified framework for the parallelization of divide and conquer based tridiagonal systems	1997	-1.6017806102586625	9.897118262301065	2123688
2124056	HCI	wire-speed regular-expression scanning at 20 gbit/s and beyond.	2013	-2.6781268748603724	10.155047187136422	2124083
2124070	HPC	transposing a matrix on a vector computer	1995	-1.7549168582384995	10.197741577703212	2124097
2124672	Theory	analysis of multi-sort algorithm on multi-mesh of trees (mmt) architecture	2010	-1.4391295210494843	10.323270553824589	2124699
2125194	Arch	associative processor architecture - a survey	1977	-1.6446681101529397	10.76914438994658	2125221
2125263	Graphics	utilization of vlsi for creating an active data base of 3-d geometric models	1986	-1.44502068147574	9.83903893160642	2125290
2125510	Embedded	hardware implementation of a real-time mems imu/gnss deeply-coupled system	2013	-3.0485841201849797	10.03512331571993	2125537
2126265	EDA	an fpga-based information detection hardware system employing multi-match content addressable memory	2012	-2.767718193648225	10.337265884760473	2126292
2128824	Arch	parafpga15: exploring threads and trends in programmable hardware	2015	-2.286981450940538	10.019354597817877	2128851
2129557	Crypto	block shift network: a new interconnection-network for efficient parallel computation	1991	-1.9271382528524832	10.127464349947962	2129584
2129810	Arch	a cam-based keyword match processor architecture	2006	-2.3518898943021083	11.260268570098027	2129837
2130700	HPC	strassen's communication-avoiding parallel matrix multiplication algorithm for all-port 2d torus networks	2013	-1.6473233789479025	10.016222295122688	2130727
2130729	EDA	optimization algorithms for dynamically reconfigurable embedded systems	2006	-2.0768098476268944	10.366915979183387	2130756
2131381	Theory	fast and reliable random number generators for scientific computing	2004	-2.223817784369037	10.233397519984118	2131408
2131988	HPC	fast and scalable parallel algorithms for matrix chain product and matrix powers on reconfigurable pipelined optical buses	2002	-1.5637049487893695	10.106954914066687	2132015
2133281	EDA	a design methodology for hardware prototyping of integrated ac drive control: application to direct torque control of an induction machine	2000	-3.293777832656916	11.100127398799604	2133308
2133332	Arch	the development of a floating-point validation package	1987	-2.5044825638022368	9.686891751532665	2133359
2134124	Theory	on stalling in logp	2005	-2.2961978507297762	9.77950032119647	2134151
2134397	PL	quality up in polynomial homotopy continuation by multithreaded path tracking	2011	-1.5726619083132796	10.791440170908643	2134424
2134989	SE	biosig - an application of octave	2006	-2.2078467232205794	10.985790811415608	2135016
2135007	EDA	positioning test-benches and test-programs in interaction-oriented system-on-chip verification	2008	-3.2867836589386514	11.14634200895718	2135034
2135401	Arch	evolution of processor microcode	2005	-3.09206721690342	10.671399787220755	2135428
2135805	EDA	an efficient heuristic for application-specific routing on mesh connected multicomputers.	1992	-2.016125766154317	10.036110721623594	2135832
2136229	EDA	time synchronization of automation controllers for power applications	2012	-2.4652432850611885	9.59079562802348	2136256
2136892	EDA	ipride: a parallel integrated circuit simulator using direct method	1988	-1.6769193555314446	10.64877606716348	2136919
2137164	PL	a provably time-efficient parallel implementation of full speculation	1996	-1.5468080203494945	10.161606424253662	2137191
2137707	HPC	a distributed parallel algorithm for minimum spanning tree problem	2016	-1.5419328189783037	10.089498289911406	2137734
2139552	Robotics	adaptive pattern movement for mobile games	2007	-2.5551563225068903	9.853186053606963	2139579
2139732	HPC	a temporal partitioning methodology for reconfigurable high performance computers	2008	-3.1973221102882854	9.66802077970858	2139759
2140577	Metrics	a performance evaluation of the multiple bus network for multiprocessor systems	1983	-1.7682808521069031	9.99463829251939	2140604
2141712	Vision	asynchronous relaxation of morphological operators: a joint algorithm-architecture perspective	1997	-2.510265779237397	10.374338203077652	2141739
2142923	HPC	mapping a class of run-time dependencies onto regular arrays	1993	-1.85271476017118	10.451553366210637	2142950
2143594	EDA	the use of vhdl as the database forl the complete electronic hardware design cycle	1993	-3.0119752750880946	10.657317657664668	2143621
2145131	EDA	optimization of circuits for ibm's five-qubit quantum computers	2018	-3.3585822444475286	11.26567024891868	2145158
2145577	Embedded	application-specific system-on-a-chip multiprocessors	2001	-2.3469661933228	10.976428631864737	2145604
2146563	Robotics	dedicated hardware architectures for intelligent systems	2007	-2.482092626770226	9.976576770389023	2146590
2148575	EDA	design of a 16-bit microprogrammable computer with bit-slice devices	1980	-2.3568876570849726	11.174791571198504	2148602
2148684	Theory	comparison of two mst algorithms for associative parallel processors	1995	-1.9219885576143332	10.04534991922427	2148711
2149136	Arch	a 1.2 billion operations per second video signal processing chip	1994	-2.280097458365164	11.271159507365178	2149163
2149177	Vision	parallel computing for globally optimal decision making	2003	-1.7897047764333136	9.450348938985568	2149204
2149247	EDA	a logic design translator experiment demonstrating relationships of language to systems and logic design	1964	-3.035161052612053	10.791646924286956	2149274
2150886	EDA	applying parallel computation algorithms in the design of serial algorithms	1981	-1.8020820707531904	9.626464472511524	2150913
2151250	Arch	cesar: the architecture and implementation of a high performance systolic array processor	1988	-1.9580866504116532	10.280015104663665	2151277
2151615	Arch	real-time configuration for fault-tolerant vlsi array processors	1986	-2.5307475885280177	10.325911577652828	2151642
2151805	DB	list ranking and graph algorithms on the reconfigurable multiple bus machine	1993	-1.6830504806412183	10.321152203784148	2151832
2151859	HPC	specifying control signals for systolic arrays by uniform recurrence equations	1991	-2.068735365118758	9.541650631050693	2151886
2152463	AI	a rule chaining architecture using a correlation matrix memory	2012	-2.506700579648372	9.54188414688545	2152490
2152885	ML	efficient parallel simulations of asynchronous cellular arrays.	1987	-1.6510345707172436	10.262659317320333	2152912
2152983	EDA	scalable formal design methods for asynchronous vlsi	2002	-2.991012772994904	10.977223409615743	2153010
2154275	Embedded	improved scaling-free cordic algorithm	2013	-3.0964863095511093	10.50481975614002	2154302
2154428	DB	equivalence of multistage interconnection networks	1987	-2.7256794628952004	10.296263958537924	2154455
2154464	Vision	reliability analysis of tree, d-tree, x-tree and dx-tree message passing architectures	1998	-2.4457349069527647	9.67519462966599	2154491
2154501	EDA	layla: a vlsi layout language	1985	-2.208871170698693	11.217794940605195	2154528
2154985	Theory	vlsi time/space complexity of an associative parallel join module	1986	-2.3307739211348784	9.972629630389914	2155012
2158327	EDA	simulation-based power estimation for low-power designs: a fractal approach	1999	-3.251242986026581	10.719761133351216	2158354
2159519	EDA	high level verification and its use at pos-silicon debugging and patching	2011	-2.815624175393814	11.077229899020626	2159546
2161528	Logic	verifying the implementation of an error control code	2003	-3.0023734724868034	10.785464870183748	2161555
2162022	EDA	using flowpaths for the high-level synthesis of reconfigurable systems	2003	-2.773966077101246	10.698504359741296	2162049
2162641	ML	storage schemes for efficient computation of a radix 2 fft in a machine with parallel memories	1988	-2.183106707939908	10.092015112975536	2162668
2162735	HPC	scalable heuristic algorithms for the parallel execution of data flow acyclic digraphs	2009	-1.8078304865381003	9.579500921612016	2162762
2163021	EDA	simulation tools in computer system design methodologies	1981	-2.724750424156763	10.744678348125186	2163048
2163220	Arch	instruction set processor specifications (isps): the notation and its applications	1981	-2.731065745397124	11.261270501511905	2163247
2163450	HPC	embedding large binary trees to hypercube multiprocessors	1991	-1.9351515794699177	9.935851224716203	2163477
2164586	SE	debugging of behavioral vhdl specifications by source level emulation	1995	-3.1109494067583214	11.27730858604911	2164613
2165279	Arch	optimizing a routing algorithm based on hopfield neural networks for graphic processing units	2011	-1.9818201481170168	9.764806018071216	2165306
2165926	Embedded	a robust compile time method for scheduling task parallelism on distributed memory machines	1998	-2.49044271153002	9.708171513623736	2165953
2166453	HPC	"""""""a minicomputer-based logic-fault simulator"""""""	1974	-2.162509490416901	10.758348312933824	2166480
2167037	EDA	microprocessor speed optimization using pattern-recognition analysis of parametric test data.	1985	-3.188616890951516	9.94114851246724	2167064
2167445	EDA	adaptive latency-insensitive protocols	2007	-2.8861624614979555	10.1763145477953	2167472
2167898	Arch	image processing applications using an associative processor array.	1989	-1.8383794386684025	11.111388826524406	2167925
2168786	PL	scalable and modular scheduling	2004	-2.2421481922099717	10.240654566528058	2168813
2169744	HPC	a lock-free priority queue design based on multi-dimensional linked lists	2016	-1.972585512468675	9.483748996009984	2169771
2169853	EDA	functional-level fault simulation with concurrent and parallel mechanisms using object-oriented vlsi model	1998	-3.2161146765930853	11.007670319685946	2169880
2170186	PL	implementing parallel shortest-paths algorithms	1994	-1.7158827743510527	9.638829208670458	2170213
2170755	Robotics	parallel processing for ray/bézier patch intersection computation - a software/hardware co-design approach	2002	-1.5007567263467272	10.204366278931946	2170782
2172607	HPC	quantum computing: efficient fault tolerance	2016	-3.147169896067044	9.891723706243603	2172634
2173821	HPC	a comparison of two application-specific architectures for 2-d mesh computations	1994	-1.71955877879957	10.64645482001034	2173848
2174561	EDA	the micon system for computer design	1989	-3.3168193942154223	10.904320585214245	2174588
2175868	HPC	the vectorization of the partition problem	1990	-2.1524399320240826	9.46410446437054	2175895
2176477	EDA	sat solving using fpga-based heterogeneous computing	2015	-1.8186214743268108	11.24209015869465	2176504
2176930	Robotics	design of multi-machine communication system based on twi	2010	-2.6972496390515883	11.205829866729268	2176957
2177009	SE	design and implementation of square-cabin environmental parameters monitoring system based on the virtual instrument	2011	-2.4621378809136685	10.138830268570038	2177036
2177584	EDA	contribution of compilation techniques to the synthesis of dedicated vliw architectures	1993	-2.318411178823292	10.832030599540053	2177611
2179027	Arch	lsi modular computers, systems, and networks	1978	-2.3011191378082674	10.18857908611317	2179054
2179300	EDA	synthesizing non-uniform systolic designs	1986	-1.7011951478401943	10.18333949291733	2179327
2179619	Arch	an analysis and comparison of algorithms for broadcasting in injured hypercube networks	1999	-2.8198695003478345	9.4877485816941	2179646
2180588	PL	reversible circuit compilation with space constraints	2015	-3.017103227754025	10.27245476440708	2180615
2181246	Robotics	distributed open source software-defined gps	2015	-2.483612443503324	10.411230026941343	2181273
2182210	EDA	design technology for building wireless systems (tutorial)	1997	-1.5044063823857128	10.22417725274558	2182237
2182642	EDA	the microprocessor applications group has been formed under the aegis of the iee	1977	-2.884765568375049	9.983466963112127	2182669
2184128	Theory	parallel algorithms for bipartite matching problems on distributed memory computers	2011	-1.7356715830320302	9.58141871382934	2184155
2184782	Metrics	the parallel hierarchical memory model	1994	-1.4330230846438792	10.415825434818196	2184809
2185761	DB	optimal simulation of multidimensional reconfigurable meshes by two-dimensional reconfigurable meshes	1993	-2.53639210386945	9.726533238437243	2185788
2186648	SE	an auto-generating tool for the mpeg-2 formatted test data: atep	2001	-2.317373743748488	10.270348142598436	2186675
2187166	ML	an approach to the adaptation of estimated cost parameters in the cosyma system	1994	-3.052354493397844	10.837918485889876	2187193
2187189	Arch	simulation and verification ii: simulating quantum computing: quantum express	2003	-3.2603815242544623	9.831736162053755	2187216
2187558	EDA	processor components: data path and control circuits	1977	-2.9110007379209506	10.265170165776158	2187585
2187562	AI	an fpga coprocessor for large matrix decompositions	2006	-1.9283789727811764	10.289177737715608	2187589
2188293	EDA	design of a multimicroprocessor-controlled pabx: continuing decreases in component costs mean that systems such as telephone branch exchanges can handle large data traffic relatively cheaply	1985	-2.2299026370014103	11.144509788795538	2188320
2189012	SE	fault identification in probabilistically diagnosable heterogeneous systems: a genetic approach	2001	-3.017546453214188	9.79719761868632	2189039
2190393	EDA	insist: interactive simulation in smalltalk	1987	-3.1240679548121753	10.949075574982713	2190420
2190647	Arch	a design for self-routing nonblocking interconnection networks	1992	-2.4286157472601757	10.089394079929438	2190674
2191583	EDA	a fast power estimation method for content addressable memory by using systemc simulation environment	2013	-2.949976713207514	11.156432142948015	2191610
2191597	Logic	a pseudo-random number generator for the system/360	1969	-2.642993187965629	10.328422665174507	2191624
2192260	Theory	parallel domain decomposition and load balancing using space-filling curves	1997	-1.4877821912572324	9.863800497241279	2192287
2193063	HPC	parallel retrograde analysis on a distributed system	1995	-1.833976357262804	9.420353944405294	2193090
2194575	Logic	a parallel algorithm for minimizing esop expressions	2014	-2.465506993139248	9.526037416530881	2194602
2195852	EDA	a comparative study of propagation speedup circuits in binary arithmetic units	1962	-2.6184079661065147	9.611003083259568	2195879
2197521	OS	factoring a binary polynomial of degree over one million	2001	-1.5295966255794498	10.217873062046973	2197548
2197556	Arch	microprogramming a generalized signal processor architecture	1981	-2.18480949170588	10.336292413870256	2197583
2197948	HPC	performance of the butterfly processor-memory interconnection in a vector environment.	1985	-2.1754021115947584	10.37848984002976	2197975
2201395	EDA	intelligent peripheral controller for the m68000 family	1987	-2.2396763037811622	11.048775110732537	2201422
2201465	DB	systolic partitioning algorithms	1993	-1.4444305919141611	9.674151266654686	2201492
2202523	HPC	parallel external merging	1986	-1.7090324030990465	9.814781228463668	2202550
2202951	DB	memory allocations for multiprocessor systems that incorporate content-addressable memories	1984	-2.1861476542871854	10.42403500293871	2202978
2204147	Arch	fault diagnosis of multistage interconnection networks with four valid states.	1985	-2.6829091487401	9.722520272126571	2204174
2205410	Mobile	trade-off between power consumption and performance in bluetooth	2009	-2.7283449095151813	9.738253073206891	2205437
2206568	Arch	urpr - an extension of urcr for software pipelining	1986	-1.6643015190792336	10.604611571988887	2206595
2207790	HPC	two and three dimensional ffts on highly parallel computers	1986	-1.6751907664787669	10.238729327369377	2207817
2208735	Theory	revisiting the cache miss analysis of multithreaded algorithms	2012	-1.5485293423982216	10.171480819789323	2208762
2210082	Arch	speedup and optimality in pipeline programs	1989	-1.8422495381268165	9.994936035696279	2210109
2210748	EDA	overview study of on-chip interconnect modelling approaches and its trend	2018	-3.04952445361453	9.869946083563224	2210775
2210804	EDA	metacores: design and optimization techniques	2001	-2.692521517910976	11.164967176110268	2210831
2212203	Mobile	smart traffic controller using wireless sensor network for dynamic traffic routing and over speed detection	2011	-2.652794943448712	9.904879886041426	2212230
2212567	EDA	implementation and testing of optimal design of rtu hardware for wireless scada	2014	-2.4073682976712005	9.726521053457564	2212594
2213458	PL	formal synthesis of control signals for systolic arrays	1992	-1.9075978983571216	10.1095287507929	2213485
2213966	EDA	rapid prototyping using a microprocessor core on a spartan ii fpga	2003	-2.4190788221936343	10.746641450277098	2213993
2219291	Theory	a data parallel space dilation algorithm for the concentrator location problem	1994	-1.658354987585527	9.54352793356752	2219318
2220919	NLP	proposal and evaluation of task allocation method for limited connected multiprocessor system	1997	-1.5315775133570697	10.116214685379024	2220946
2221684	EDA	an efficient multi-dimensional grids reconfiguration algorithm on hypercube	1988	-2.186525223739624	10.040353909986939	2221711
2222110	Arch	fault-tolerant array processors using single-track switches	1989	-2.521180851155267	10.20416455548231	2222137
2222133	PL	scaffcc: scalable compilation and analysis of quantum programs	2015	-2.342204083855333	11.094284907833257	2222160
2223101	HPC	collective algorithms for multiported torus networks	2015	-1.477236784597218	10.248071330295245	2223128
2223137	Theory	how to find a minimum spanning tree in practice	1991	-1.750739283752059	9.481730503405748	2223164
2223212	HPC	triple line-based playout for go - an accelerator for monte carlo go	2009	-1.9933962539950585	9.619631269557487	2223239
2223389	Arch	fast and small nonlinear pseudorandom number generators for computer simulation	2011	-1.7644910088749126	10.603302523767052	2223416
2223793	EDA	high-level asynchronous system design using the ack framework	2000	-3.0637770758828595	11.234518680935327	2223820
2223927	EDA	a generic three-sided rearrangeable switching network for polygonal fpga design	2013	-3.094103663893962	10.246577729384946	2223954
2225306	EDA	synthesis of asic regular arrays for real-time image processing systems	1991	-1.8845397746624293	11.089762307552263	2225333
2225915	Embedded	modeling and implementation for embedded dc motor ethernet control system	2008	-2.4314713051515247	10.239364347304043	2225942
2226077	AI	on the importance of cache tuning in a cache-aware algorithm: a case study	2007	-1.4573422047950408	9.881554488699301	2226104
2226480	PL	boosting the 3d thermal-aware floorplanning problem through a master-worker parallel moea	2013	-2.7779787596956558	10.508851100911327	2226507
2227287	ML	session 21 overview: analog techniques: analog subcommittee	2012	-3.2899750796018528	10.125452681986948	2227314
2227397	EDA	a virtual filter based fast assessment methodology for fault tolerant nocs	2018	-2.7123253206646876	10.238490683397496	2227424
2228021	Robotics	use of a dual-core dsp in a low-cost, touch-screen based musical instrument	2007	-2.4662730906183197	10.645277355969752	2228048
2228509	EDA	tomorrow's digital hardware will be asynchronous and verified	1992	-2.853796473959336	11.269587245195014	2228536
2231863	Theory	analysis of a general mass storage system	1982	-1.8960405079708083	10.253514593661412	2231890
2232487	EDA	routing on regular segmented 2-d fpgas	1995	-3.276053736845028	10.498972855514944	2232514
2232672	Logic	mixing fixed and reconfigurable logic for array processing	1996	-2.9053259809148817	10.983173718845556	2232699
2233118	EDA	a mapping strategy for mimd computers	1991	-1.7966552446206343	9.882212635718355	2233145
2235290	Vision	a novel discrete relaxation architecture	1992	-2.20819931954088	9.478198146693323	2235317
2237633	Arch	a fault-tolerant multimicroprocessor-based computer system for space-based signal processing	1984	-2.299749327639109	10.545236671505199	2237660
2237781	HPC	a parallel computation of the steiner tree algorithm on server-client paradigm	2008	-1.8709800272970405	9.7856618357808	2237808
2238490	Arch	high performance of an aes-rijndael asic working in ocb/ecb modes of operation	2003	-3.1348719024141896	10.519172031640561	2238517
2240001	OS	modeling the power consumption of audio signal processing computations using customized numerical representations	2003	-2.4086440937933284	11.105001143175471	2240028
2240081	Robotics	a programmable voice digitizer using the t.i. tms-320 microcomputer	1983	-2.5720160522390456	11.19200684164535	2240108
2241106	Arch	efficient optimization using experimental queries: a peak-search algorithm for efficient load-pull measurements	2011	-2.9137297133961297	10.096880024221562	2241133
2242193	EDA	a parallel standard cell placement algorithm	1997	-2.413530811944494	10.587057295222085	2242220
2243301	Robotics	rademacher-krestenson's method of between-bases transformations in designing processors	2011	-2.7925423681802166	9.786695595669878	2243328
2243619	Theory	guaranteed-quality parallel delaunay refinement for restricted polyhedral domains	2004	-1.520372934038952	9.528416066417217	2243646
2245252	EDA	a digital processing system for source location and sound capture by large microphone arrays	1997	-2.1867422763917688	10.303741117997316	2245279
2245291	Theory	the role of the silicon broker in implementing vlsi systems	1982	-3.093031262488664	10.239744106665864	2245318
2245583	Arch	a fast vectorised implementation of wallace's normal random number generator	1997	-1.6913359130232706	10.535296844064225	2245610
2245697	EDA	an automatic controller extractor for hdl descriptions at the rtl	2000	-2.9521491575695413	10.914872617245233	2245724
2247591	NLP	a coprocessor card for fast neural network emulation	1995	-2.394209382455744	11.096389580890108	2247618
2247800	Theory	scheduling arithmetic and load operations in parallel with no spilling	1987	-1.7487185857303913	10.263428498436406	2247827
2248946	EDA	structured formal verification of a fragment of the ibm s/390 clock chip	1998	-3.3144886787651044	11.265605383386193	2248973
2249960	HPC	a plug-in-based architecture for random number generation in simulation systems	2008	-2.7952650570590487	9.99266411131576	2249987
2250468	Arch	the mil mf7114 microprocessor	2010	-2.713915329562461	11.169846824482944	2250495
2252292	EDA	microcode compaction via microblock definition	1982	-2.494752865561188	11.265271478004124	2252319
2252507	EDA	behavioral modeling for high-level synthesis of analog and mixed-signal systems from vhdl-ams	2003	-3.0966634367044668	11.025637140612583	2252534
2252805	ECom	the wrong fallback switch can be costing you money	1993	-3.3123183215395864	10.176648718667108	2252832
2253532	Theory	do the arithmetic operations really execute in constant time?	2003	-1.7202398319564798	10.568716565592847	2253559
2253624	Theory	design of a three-dimensional fpga for reconfigurable computing machines (abstract)	1998	-2.0569100244100538	10.317757436555217	2253651
2254151	HPC	a multi-point distributed random variable accelerator for monte carlo simulation in finance	2005	-1.4885546510406298	10.578138213584644	2254178
2257134	Theory	preconditioning index set transformations for time-optimal affine scheduling	1990	-1.843767733645024	9.747497822049445	2257161
2257424	EDA	design and implementation of a rf signal record & playback system based on pci express bus	2011	-2.8032166579891795	10.639872489498677	2257451
2257850	Robotics	a requirement aware method to reduce complexity in selecting and composing functional-block-based protocol graphs	2012	-3.0159512073160046	9.662178374723675	2257877
2259194	EDA	a hybrid number system and its application in fpga-dsp technology	2004	-2.653037637244253	10.651869890348813	2259221
2260981	Theory	space-efficient scheduling of parallelism with synchronization variables	1997	-1.6463317069984889	10.100990177034461	2261008
2262215	HPC	jacobi orderings for multi-port hypercubes	1998	-1.6841131986366231	9.910320855337991	2262242
2263534	Theory	floating point arithmetic unit for the custom processor maple	1999	-2.4116430311529644	9.851731684207437	2263561
2263738	Arch	multilayered neural network implementation on transputer systolic array	1995	-1.6670257595951248	10.437397501393942	2263765
2264190	EDA	a model-based expert system for digital system design	1990	-3.1281671821219588	10.928339627631418	2264217
2264196	Arch	a critical look at three of parallel computing's maxims	1996	-1.434192658778522	10.303242012875275	2264223
2264495	EDA	a hardware-software platform for design and verification of in-motorcycle electronic systems	2007	-2.6739195054009177	11.1622414638616	2264522
2265524	HPC	a generalized scheme for mapping parallel algorithms	1993	-2.381104134303583	9.441833137542835	2265551
2266056	EDA	dynamic estimation of thermal status information in embedded mpsoc architectures	2011	-2.4986156664141386	10.48342831965778	2266083
2267215	Logic	simulating a p system based efficient solution to sat by using gpus	2010	-1.7468823054742466	9.442515324585552	2267242
2267311	Comp.	fast low-level pattern matching algorithm	2016	-1.5835217292228934	10.892623829473107	2267338
2267361	Visualization	finite field arithmetic on an array processor	1979	-2.7295753608647573	10.628082029952298	2267388
2269875	Arch	parallel computation of neural networks in a processor pipeline with partially shared memory	1990	-1.5595089866601883	10.381794908699607	2269902
2271216	Logic	system validation by source level emulation of behavioral vhdl specifications	1995	-3.2102433404183706	11.199288134465471	2271243
2272674	Arch	cdc 6000-series register save/restore	1972	-2.3736639804903965	10.43117431808856	2272701
2273139	EDA	systematic synthesis of parallel architectures for the computation of higher order cumulants	2000	-1.7457475599348673	10.590032647436646	2273166
2275083	Robotics	the csns rcs remote control system based on epics	2014	-2.5483256123089157	9.87144723219428	2275110
2275200	Robotics	symbiotic, mobile methodologies for digital-to-analog converters	2011	-2.0659229063203317	10.137097219047028	2275227
2275634	Theory	two dimensional maximal elements problem on a mesh with pipelined optical bus system	2000	-2.8771538939175807	9.639623690686763	2275661
2276305	EDA	estimation of sample mean and variance for monte-carlo simulations	2008	-1.4751649989014186	10.865899840736141	2276332
2276892	HPC	area-efficient high speed decoding schemes for turbo/map decoders	2001	-3.0311960690486632	10.705917046539245	2276919
2277391	HPC	improving graph coloring on distributed-memory parallel computers	2011	-1.964825958597231	9.370168769233787	2277418
2278270	Arch	wiring pitch integrates mcm design domains	1994	-3.1423681032127213	10.7639445541906	2278297
2278577	DB	an adaptive window-based susceptance extraction and its efficient implementation	2003	-2.022536989641314	9.92072819797773	2278604
2278836	EDA	the princeton university behavioral synthesis system	1992	-2.9444857585601203	10.859747462700515	2278863
2279069	HPC	slapp: a systolic linear algebra parallel processor	1987	-1.4447624970525927	10.790892247877332	2279096
2279388	HPC	the way to produce the quasi-workload in a cluster	2001	-1.7103959699830535	9.490736921655145	2279415
2279448	HPC	upper bounds to processor-time tradeoffs under bounded-speed message propagation	1995	-1.6302893895909325	10.047106393747123	2279475
2279636	Graphics	pseudo-random number generators for monte carlo simulations on ati graphics processing units	2011	-1.4573771601721517	10.717989304734019	2279663
2279711	HPC	efficient computation of the singular value decomposition on cube connected simd machine	1989	-1.5944643154723184	10.11385985775818	2279738
2280766	HPC	efficient systolic array for matrix multiplication	1991	-2.128887181597296	9.920854730056242	2280793
2281709	Robotics	hybrid input output automata for composable conveyor systems	2009	-2.9488551909377936	10.264864541628699	2281736
2281865	Logic	the dual-eval hardware description language and its use in the formal specification and verification of the fm9001 microprocessor	1995	-3.10182769843168	10.977462201661858	2281892
2282531	EDA	application specific embedded processors for next generation communication systems	2002	-2.4514983127716556	11.018894149744261	2282558
2283158	HPC	on time mapping of uniform dependence algorithms into lower dimensional processor arrays	1992	-1.4971689954629992	10.04000228233992	2283185
2284826	EDA	teaching the design of a chip under the cadence opus environment using the alliance cell libraries	1997	-3.270682970761782	11.059684849426414	2284853
2284858	Robotics	on resources allocation in binary n-cube network systems	1993	-2.140951178957769	9.847426116534542	2284885
2285588	EDA	hierarchical reversible logic synthesis using luts	2017	-3.1877395117881937	10.935238779755766	2285615
2288595	DB	a programmable processor for approximate string matching with high throughput rate	2000	-2.1331538066136138	11.281437361818226	2288622
2288715	HPC	fault-tolerant scheduling of independent tasks and concurrent fault-diagnosis in multiple processor systems	1988	-2.304694575651487	9.780717056698736	2288742
2288862	HPC	a design for an auxiliary associative parallel processor	1972	-1.6216438516440654	11.045862814747093	2288889
2288974	EDA	rapid prototyping of hardware / software codesign for embedded signal processing	1998	-2.329584108293348	11.142488065552213	2289001
2288982	Robotics	an field-programmable vlsi based on synchronous/asynchronous hybrid architecture	2010	-3.0918210205212118	10.609249009701331	2289009
2289532	HPC	software component and prediction for network processor based application.	2005	-1.9577374986024443	10.13658426745356	2289559
2289625	Logic	functional-level synthesis with vhdl	1993	-2.886050596032446	11.043276869168217	2289652
2289814	Visualization	adaptive lattice filter implementations on pipelined multiprocessor architectures	1990	-1.614816512129621	10.83653958385296	2289841
2290041	HPC	some results concerning linear iterative (systolic) arrays	1985	-1.6422796005010718	9.744843119461962	2290068
2290466	HPC	optimization of reconfigurable optically interconnected systems for parallel computing	2006	-2.4675632672370185	11.088003642535552	2290493
2291011	HPC	cache-oblivious wavefront: improving parallelism of recursive dynamic programming algorithms without losing cache-efficiency	2015	-1.6435505991431034	10.012987927958731	2291038
2291193	HPC	"""a new high performance embedded """"hard core"""" vector dsp architecture for multimedia applications"""	2003	-2.1288774227643157	10.533888698400418	2291220
2291310	HPC	a method for data allocation and manipulation in hypercube computers	1993	-1.6685704195533777	10.69131254135274	2291337
2291713	EDA	employing massive parallelism in digital atpg algorithms.	1983	-2.8868947890703667	10.220765504339749	2291740
2292704	HPC	a message-passing based algorithm for k-terminal reliability	2018	-2.0532717646188328	9.696810129649274	2292731
2294229	EDA	designer-level verification using timediag/genrand	1997	-3.1700053525984653	11.236942143604375	2294256
2295046	Theory	meta-algorithms for scheduling a chain of coarse-grained tasks on an array of reconfigurable fpgas	2013	-2.9461465622045364	9.835806723144572	2295073
2295181	PL	optimal loop parallelization for maximizing iteration-level parallelism	2009	-1.5449970372445834	10.495508604316688	2295208
2295344	HCI	flexible image acquisition using reconfigurable hardware	1995	-2.368671307495421	10.968288960308342	2295371
2295680	Arch	making commodity pcs fit for signal processing	1998	-2.1480969303550284	11.259086225607364	2295707
2295799	HPC	generalized multiprocessor scheduling for directed acyclic graphs	1994	-1.9549264924252607	9.705499172792713	2295826
2296146	EDA	partitioning coarse-grain signal flow graphs for heterogeneous dsp architectures	1994	-2.274863339528833	10.843998108503962	2296173
2296590	EDA	an online task placement algorithm based on mer enumeration for partially reconfigurable device	2016	-2.8840012656854284	9.900207987123993	2296617
2296814	Embedded	some tricks of the (floating point) trade	1983	-2.8310571471785466	9.651876353848674	2296841
2297072	AI	entity overloading for mixed-signal abstraction in vhdl	1996	-3.169605381784803	11.158588909719102	2297099
2297753	HPC	bitonic sort on the connection machine	1994	-1.5174926120673962	10.192430258044192	2297780
2297830	NLP	a personal note from gunnar fant	2009	-2.9544938172810147	9.808915520909405	2297857
2297961	Visualization	multilevel use of coherence for complex radiosity environments	1994	-1.7072702842158225	9.785812277842641	2297988
2298652	Theory	broadcasting and spanning trees in interconnection networks: genetic programming approach	1995	-2.8452431615978746	9.646327835769288	2298679
2298858	HPC	unified parallel algorithms for gaussian elimination with backward substitution on product networks	2000	-1.6384564479548267	9.916424243520632	2298885
2299874	SE	automated system for testing and verification of control access kernel functionality in set-top boxes	2012	-2.6993837768591704	10.14660614372206	2299901
2300321	Theory	adaptive bitonic sorting: an optimal parallel algorithm for shared-memory machines	1989	-2.033019255359465	9.766584363933543	2300348
2301263	Logic	scheduling expression dags for minimal register need	1996	-1.8806450996800712	10.606502538403626	2301290
2301680	DB	algorithms for search trees on message-passing architectures	1996	-1.632414353284939	9.950038370827812	2301707
2302227	HPC	computing the complete orthogonal decomposition using a simd array processor	1993	-1.6351168961672893	10.183789013640704	2302254
2303147	Embedded	slide: an i/o hardware descriptive language	1981	-2.8474909982279297	10.902760723446903	2303174
2306793	Visualization	optimizing existing software with genetic programming	2015	-2.838022932284879	9.843403413194231	2306820
2307086	Embedded	programming interface requirements for an ams simulator	2004	-3.0204508675248967	11.03959496754091	2307113
2307545	EDA	design and implementation of a multi-microprocessor architecture for image processing	1992	-1.8197563125381484	11.26129134386607	2307572
2307985	EDA	automatic generation of harmonious music using cellular automata based hardware design	2018	-3.0868143702134283	10.510116154972817	2308012
2308067	EDA	system topologies and performance evaluation of the resolution embedded local positioning system	2008	-2.512517967354988	10.725474893368252	2308094
2308684	PL	mixed-width instruction sets	2003	-1.9235862710456213	11.034435902726408	2308711
2310396	Arch	design and evaluation of a switch architecture for multistage interconnection network with temporary directory	2004	-2.286848680587221	10.003300682675382	2310423
2310783	HPC	a scheduling approach to parallel harmonic balance simulation	2000	-1.5785426301606154	10.337422776638103	2310810
2312258	HPC	program repartitioning on varying communication cost parallel architectures	1996	-1.6928957746139632	9.828680834446985	2312285
2313144	Theory	memory-optimal evaluation of expression trees involving large objects	2011	-1.4320903574555124	9.868454771332967	2313171
2313429	Arch	performance analysis of a redundant-path interconnection network	1985	-2.3276570538147934	9.82721993678614	2313456
2314477	HPC	vlsi parallel computer with data transfer network: adena	1989	-1.5482884838699211	10.521183982990378	2314504
2314859	Theory	exact algorithms for singular tridiagonal systems with applications to markov chains	2004	-2.1652961816428475	9.417610316804257	2314886
2315061	Robotics	a fault tolerant, bit-parallel, cellular array processor	1986	-2.7160959509349683	10.295972052796195	2315088
2315447	EDA	equivalence checking a floating-point unit against a high-level c model (extended version)	2016	-2.8523046473629265	11.260696658925355	2315474
2315580	EDA	test and validation for monsoon processing elements	1991	-2.9202048054797483	10.663784951793437	2315607
2316566	EDA	coverage-driven mixed-signal verification of smart power ics in a uvm environment	2017	-3.2432783868019115	11.273288831077005	2316593
2317056	Logic	design of high-speed string matching based on servos' array	2007	-2.2806591157641374	10.841364840403976	2317083
2317506	EDA	a process-algebraic approach to security-aware scheduling of dynamic partial reconfiguration on fpga devices	2012	-2.4326133557087446	10.669279372397323	2317533
2317697	Arch	the matching unit of the manchester data-flow computer : a pseudo associative store with hardware hashing	1982	-2.7991022996323407	10.018100613632118	2317724
2318459	NLP	data descriptive language for shared data	1971	-2.3718057174621756	10.323090061362075	2318486
2318524	EDA	high-level design validation using algorithmic debugging	1994	-2.9488844374184846	11.175279233072072	2318551
2319449	DB	algorithms for restructuring wsi arrays of processors	1990	-2.6458349142914055	10.192923215506363	2319476
2319878	Arch	a combination of field and current access techniques for effiecient and cost-effective bubble memories	1980	-2.626985014535249	11.125849494990657	2319905
2319914	Arch	neural network hardware architecture for pattern recognition in the hess2 project	2008	-2.1202110857319183	10.876487847586986	2319941
2320163	HPC	parallelization of svd of a matrix-systolic approach	2010	-1.4511057990625025	10.23509441575038	2320190
2321114	EDA	using field-programmable gate arrays for high-speed real-time simulation	2010	-2.6141838629805387	11.144527858417952	2321141
2321431	EDA	altera fpga technology provides innovative solutions for evolving market needs	2003	-2.5295514175937424	10.273354457768114	2321458
2321621	HPC	malleable task-graph scheduling with a practical speed-up model	2018	-2.3075815995084628	9.584176022944783	2321648
2321976	EDA	a parallel circuit-partitioned algorithm for timing driven cell placement	1997	-2.4925136743562866	10.859743364233632	2322003
2322364	EDA	an asynchronous distributed approach to test vector generation based on circuit partitioning on parallel processors	1991	-3.0078026912316838	10.362555952028307	2322391
2323890	PL	design evaluation of the compiler generating system mug1	1976	-2.4407629833072817	10.984341171260006	2323917
2324839	Visualization	a performance study of 16-bit microcomputer-implemented fft algorithms	1982	-1.968434830118508	10.975205074486382	2324866
2324892	DB	the application of a geometric arithmetic parallel systolic array processor to database machine design	1986	-1.8123807898374529	11.031584242101603	2324919
2325231	EDA	design enumeration of mapping 2d fft onto fpga based reconfigurable computers	2004	-2.8748043075268903	9.939943117255776	2325258
2325475	DB	interconnection networks and fault tolerance	1988	-2.4924360781977453	9.820435291607133	2325502
2325880	Arch	mixed-mode simulation of compiled vhdl programs	1989	-3.0832891810539884	11.080928294013006	2325907
2327819	HPC	communication-avoiding parallel strassen: implementation and performance	2012	-1.5195374614187969	9.980772132932207	2327846
2328403	HPC	scotch: a software package for static mapping by dual recursive bipartitioning of process and architecture graphs	1996	-2.3179984066021717	9.407054771115774	2328430
2328548	Theory	the computation and communication complexity of a parallel banded system solver	1984	-1.8375942600883848	10.028654903603918	2328575
2328743	HCI	encapsulating connections on soc designs using asm++ charts	2008	-2.4944110733562823	11.25662853238194	2328770
2332283	Robotics	the communication protocol design of electro-hydraulic control system for hydraulic supports at coal mine	2011	-2.287219746881185	9.615492200587614	2332310
2332768	ML	bbn real-time speech recognition demonstrations	1992	-1.9872072241475331	11.099633960136067	2332795
2333431	Visualization	implementing exchanged hypercube communication patterns on ring-connected wdm optical networks	2017	-2.1948977832434977	10.1025447875535	2333458
2333707	EDA	interface design and controller synthesis of digital systems in an object oriented environment	1994	-2.9315302519656914	11.218622096889288	2333734
2334031	Mobile	wi-fi tags for the remote and virtual laboratory	2008	-2.514399869542041	9.845226836628324	2334058
2334982	HPC	parallel quadrant interlocking factorization on hypercube computers	1990	-1.6814217346881075	9.984844303945968	2335009
2335007	DB	implementing (nondeterministic) parallel assignments	1996	-1.6896433390403998	10.594073254809123	2335034
2335272	Arch	photonic signal processing devices and subsystems for all-optical networks	2004	-2.80117737849585	10.280451477850503	2335299
2335878	Embedded	a sequential multidimensional cooley-tukey algorithm	1994	-2.489907732577644	9.868375164280883	2335905
2336086	Logic	asynchronous processor design using higher-order petri nets	2005	-3.2701686758767474	10.152966105896557	2336113
2336517	Arch	a vlsi array architecture with dynamic frequency clocking	1996	-2.6647619297443987	10.764932054663394	2336544
2337655	HPC	load balanced mapping of data structures in parallel memory modules for fast and conflict-free templates access	1997	-2.8697727242021336	9.81162440582384	2337682
2338217	HPC	greed is good: optimistic algorithms for bipartite-graph partial coloring on multicore architectures	2017	-1.5698762139869245	9.401010814608993	2338244
2338418	Arch	on-chip split shared data bus architecture for soc.	2005	-3.0919396410220807	10.141653225193163	2338445
2338641	NLP	unlimited data acquisition at moderately high sampling frequencies with a microcomputer	1985	-2.7167653280151165	10.359280928335677	2338668
2339311	OS	active noise control system on multicore dsp	2010	-2.4747351024716817	10.690944999250492	2339338
2340133	HPC	efficient parallel all-pairs shortest paths algorithm for complex graph analysis	2018	-1.565521872218747	9.39122653415547	2340160
2342866	SE	a design space exploration methodology to support decisions under evolving uncertainty in requirements and its application to advanced vehicles	2016	-2.4038638268585992	10.224262418619675	2342893
2343138	HPC	processor allocation in the mesh multiprocessors using the leapfrog method	2003	-1.5085885195950155	10.20046522000646	2343165
2343214	HPC	fault reconfiguration for the near neighbor problem in a distributed mimd environment	1985	-2.00037064615436	10.01065542211538	2343241
2343577	HPC	hardware acceleration of parallel lagged-fibonacci pseudo random number generation	2006	-1.581989203969827	10.861843417829471	2343604
2343730	EDA	scaling-simulation of linear reconfigurable meshes by horizontal-vertical reconfigurable meshes	2005	-2.6767685098766933	9.733943327573796	2343757
2344265	EDA	hierarchical symbolic circuit analysis of large-scale networks on multi-processor systems	1993	-1.6476019451627966	10.856121036397813	2344292
2344607	Theory	parallel scheduling of recursively defined arrays: revisited	1993	-1.5252545612116952	9.72065741515688	2344634
2346493	Logic	formal verification in intel cpu design	2004	-2.4330738622314096	11.061658253192448	2346520
2347405	Theory	a special purpose risc processor for central controller of the min	2005	-2.0623931404777966	10.725211154970523	2347432
2347989	Theory	randomized packet routing, selection, and sorting on the pops network	2007	-2.9941770118764026	9.768087667557166	2348016
2348279	EDA	an improved fpga-based specific processor for blokus duo	2014	-1.862443398945167	11.049862104897704	2348306
2348661	EDA	formal codesign methodology with multistep partitioning	1998	-3.02861597812204	11.284807220405947	2348688
2348817	HPC	nominal decomposition of colour space transformation for the computer system for the reconfigurable computing and sa-c programming	2011	-2.24411258091313	10.181863366183586	2348844
2348975	Visualization	efficient sorting with ccd's and magnetic bubble memories	1981	-1.859532261012672	10.87269254244247	2349002
2349657	Arch	micro news 350-ghz transistor; new high-performance benchmarks	2003	-3.3296013690975648	10.155631771417294	2349684
2350054	Mobile	an optical wireless network for railways condition monitoring	2016	-2.915795011317396	9.722093200839842	2350081
2350637	Embedded	toward dynamic precision scaling	2018	-2.7183759373923038	10.820179690624032	2350664
2350642	HCI	stock trading strategy creation using gp on gpu	2012	-1.8523865534235624	10.13955111416137	2350669
2350686	EDA	fault spectrum: an analysis of system level test with proposed solutions.	1981	-2.5623470447583294	9.853347889858952	2350713
2350706	Theory	an efficient data structure for the simulation event set	1977	-1.6285796354904154	9.8935932006207	2350733
2350837	HPC	a partitioning strategy for nonuniform problems on multiprocessors	1987	-1.5796898652762097	9.880683435975707	2350864
2351407	Theory	high speed computation of lattice gas automata with fpfa	2000	-1.4479775145178893	11.24109133171578	2351434
2354357	Arch	k-means-type algorithms on distributed memory computer	2000	-1.4786677391931493	9.920569142178607	2354384
2354746	Arch	"""comments on """"a fast and efficient processor allocation scheme for mesh-connected multicomputers"""""""	2003	-1.8258877398646252	9.896151786359061	2354773
2355364	HPC	efficient computational schemes for the orthogonal least squares algorithm	1995	-1.888493580395701	9.769579205586961	2355391
2355577	HCI	design and implementation of an economical instrument-computer interface based on the sdk-60 microcomputer	1978	-2.523209496285645	10.768481275634628	2355604
2355610	Logic	adaptative resonance theory fuzzy networks parallel computation using cuda	2009	-1.68537842042094	9.371045814816014	2355637
2355677	HPC	data and task alignment in distributed memory architectures	1994	-1.7861303260869046	9.692586708109227	2355704
2356184	Graphics	iterative solutions using programmable graphics processing units	2005	-1.8127364204494043	10.102582078201708	2356211
2356279	HPC	on the design of fast pseudo-random number generators for the cell broadband engine and an application to risk analysis	2008	-1.4309073940946846	10.643280595198954	2356306
2357682	Mobile	designing a low-cost data transfer unit for use in iot applications	2016	-2.6161663740929932	9.788639486715184	2357709
2357894	EDA	hardware based algorithm for conflict diagnosis in sat solver	2008	-3.3456188849811195	9.774110009199607	2357921
2359028	Theory	effective reconfiguration algorithms in fault tolerant mesh-connected networks	1989	-2.284744862849048	10.012147321347179	2359055
2360019	EDA	functional equivalence verification tools in high-level synthesis flows	2009	-3.250665996269387	11.024959086608117	2360046
2361236	Arch	on the design of optimal fault-tolerant systolic array architectures	1991	-3.1482856927557834	10.366774768461852	2361263
2362193	Arch	fully-static rate-optimal scheduling of iterative data-flow programs via optimum unfolding	1989	-1.8411820739639388	10.6537079961272	2362220
2362932	EDA	architecture and design of an embeddable system for scan-based compression, encryption and information hiding	2007	-3.2069106200160866	10.105976378687448	2362959
2363379	Arch	an efficient fpga implementation of mri image filtering and tumor characterization using xilinx system generator	2011	-2.6787067383248147	10.727970571839707	2363406
2363531	EDA	testable synthesis of high complex control devices	1995	-3.3184238158252146	11.139949043526327	2363558
2363850	Arch	a general purpose real time digital speech processor	1981	-2.718559397777065	11.204170058148783	2363877
2364452	Mobile	performance characterization of a wireless instrumentation bus	2010	-2.697648728676203	10.620760288239314	2364479
2365031	ML	exact evaluation of memory size for multi-dimensional signal processing systems	1993	-1.9082859971679813	10.852546849068682	2365058
2366370	EDA	translation of vhdl for logic synthesis	1994	-3.2450491130088155	10.95304431150818	2366397
2368644	ML	putting the transport layer on vlsi - the prompt protocol chip	1992	-2.7076629923375197	10.60709156796439	2368671
2369341	AI	an informational versus network perspective on the information society	2006	-2.284008551235136	10.341692832057332	2369368
2371176	EDA	implementation of cellular genetic algorithms on a cnn chip: simulations and experimental results	2012	-1.6720668199817887	9.724261878063935	2371203
2371186	EDA	dft for fast testing of self-timed control circuits	1995	-3.0367131466526422	10.968936441601643	2371213
2371519	Arch	the datacenter as a computer: an introduction to the design of warehouse-scale machines	2009	-3.3095864021753494	10.095249261771405	2371546
2371746	Metrics	an analytical model for a class of architectures under master-slave paradigm	2000	-2.207092738179995	9.953968698902646	2371773
2371857	EDA	coral ii: linking behavior and structure in an ic design system	1988	-2.8668552689140117	11.09429648788984	2371884
2371907	EDA	vhdlvisualizer: hdl model visualization with simulation-based verification	2012	-2.9924204809370525	11.169332384865756	2371934
2371926	EDA	a rapid prototyping methodology to implement and optimize image processing algorithms for fpgas	2006	-2.7191179252479296	11.242356146491204	2371953
2372016	Logic	intellectual property core implementation of decision trees	2009	-3.1143289132435	10.433860338325058	2372043
2372222	EDA	application-specific cad of high-throughout iir filters	1987	-3.0968072417026486	10.254821385690336	2372249
2372843	Vision	crossing - a highly available quorum protocol for arbitrary planar topologies	2015	-2.799128876738472	9.726930525535906	2372870
2372894	Theory	precis: distributed shortest path algorithms	1993	-1.5698079455687064	10.040275708583064	2372921
2373459	Theory	a parallel sorting algorithm for a linearly connected multiprocessor system	1986	-1.5120764603160908	10.156452208919864	2373486
2373898	Robotics	brain-like infrastructure for embedded soc diagnosis	2010	-3.0150935423624534	9.401494218708505	2373925
2374363	HPC	on the use of most significant bit first arithmetic on the design of high performance dsp chips	1991	-3.2306364713423044	10.743326506707902	2374390
2374754	EDA	production logic synthesis	1985	-3.0901229808346744	11.165734139977245	2374781
2375467	NLP	on the stochastic behaviour of the floating point mantissas of sums	1990	-2.839790264119045	9.704571896466186	2375494
2375571	EDA	software-calling conventions for the z8000	1981	-2.1283948700503332	11.14563463660407	2375598
2376335	EDA	real-time multitasking in embedded systems based on reconfigurable hardware	2006	-1.9107711833580767	10.598034513841265	2376362
2376873	HPC	a class of systolic tridiagonal linear solvers	1996	-1.8007001670843898	10.133920557619632	2376900
2376975	Visualization	approximate computing, intelligent computing	2018	-2.9787752602113176	10.842856935968321	2377002
2377002	EDA	hdl-based integration of formal methods and cad tools in the prevail environment	1996	-2.9516286965114475	11.056980761726878	2377029
2377289	EDA	partitioning of polynomial tasks: test generation, an example	1991	-1.6809311318447908	11.01910235941267	2377316
2377294	HPC	an efficient parallel systolic array for ab2 over gf(2m)	2013	-2.960791780747249	9.933429529448693	2377321
2377382	EDA	a low-cost programmable timing controller for inspecting small components	2003	-3.29660789879606	10.957240342548022	2377409
2379051	EDA	an integrated microprogram development methodology based on apl	1987	-2.7335396512151213	11.235839774407102	2379078
2379507	Robotics	microprogramming design support system	1974	-2.118098400008813	11.007591073597826	2379534
2381181	Visualization	micro-cap: an analog circuit design system for personal computers	1984	-2.648499797116645	10.513044961760484	2381208
2382167	EDA	granulation and time-shifting of sampled sounds in real-time with a quad dsp audio computer system	1994	-2.5317712589469776	9.919729256346622	2382194
2382542	Theory	testing repairable rams and mostly good memories	1981	-3.312991802643872	9.788014387255526	2382569
2382771	Visualization	all points addressable raster display memory	1984	-1.6280073849361625	11.250043485115457	2382798
2382959	EDA	architectural tradeoffs in the design of vlsi-based associative memories	1992	-2.4716495520371504	10.579922794845029	2382986
2383442	Theory	external-memory computational geometry (preliminary version)	1993	-1.527039701746755	9.730235324112224	2383469
2383537	OS	web-enabled neuron model hardware implementation and testing	2015	-3.3446894579137463	11.195883283722116	2383564
2385540	HPC	report: performance comparison between c2075 and p100 gpu cards using cosmological correlation functions	2017	-1.6110168476874691	10.268076531338185	2385567
2385790	EDA	online protocol testing for fpga based fault tolerant systems	2007	-3.070107826693618	11.240684869598882	2385817
2387052	Theory	parallel algorithms for solving certain classes of linear recurrences	1985	-1.763892354910627	9.673059700936324	2387079
2387373	EDA	a variant of parallel plane sweep algorithm for multicore systems	2013	-1.9916158044558023	11.202204199513655	2387400
2388120	Visualization	software based video improvement implementation	2009	-2.113938290334225	10.969407895208649	2388147
2388161	DB	an improved approach to fault tolerant rank order filtering on a simd mesh processor	1995	-1.804587154469352	10.344013227179524	2388188
2390164	ML	learning to schedule straight-line code	1997	-1.7315539499457633	10.617950253491452	2390191
2391667	Robotics	real-time sonar beamforming on a maspar architecture	1996	-2.094277620580781	10.374928721444796	2391694
2391767	Theory	four vector-matrix primitives	1989	-1.7414404059318382	9.977973501034436	2391794
2392090	Arch	generation of control and data flow graphs from scheduled and pipelined assembly code	2005	-2.469723575517888	11.275058523959618	2392117
2393727	HPC	flb: fast load balancing for distributed-memory machines	1999	-1.865153722058417	9.701209101517989	2393754
2393867	Theory	static scheduling for synthesis of dsp algorithms on various models	1995	-1.5340777553397922	11.048727177803947	2393894
2395343	HPC	brief announcement: speedups for parallel graph triconnectivity	2012	-1.5822145259114828	9.74218210215052	2395370
2397203	EDA	advanced simulation of droplet microfluidics	2018	-3.1313838831615457	10.901560883752373	2397230
2397505	EDA	accelerating microprocessor development by implementing local networks for computer-aided design	1982	-3.264376458475746	10.34436270004051	2397532
2397614	EDA	fundamental methods to enable soc design and reuse	2001	-3.1053863981658134	10.406855164655015	2397641
2397909	Theory	dedicated hardware for complex mathematical operations	2016	-2.654779609323473	9.851562849465486	2397936
2398209	EDA	an interactive graphic tool for systematic design and analysis of vlsi array processors.	1997	-2.9177347013759714	10.011544109621832	2398236
2398906	Robotics	cellular arrays for asynchronous control	1974	-2.803265417169207	11.062459621377682	2398933
2399329	Logic	design for concurrent error detection in storage/logic arrays	1987	-3.323224307388922	10.031474311402738	2399356
2400601	EDA	object oriented approach for modeling digital circuits	1999	-2.9976681336748374	10.992564771295537	2400628
2401676	PL	reconfigurable asynchronous logic automata: (rala)	2010	-2.3646030988255293	10.8860474311472	2401703
2401744	HPC	fast solution of large n×n matrix equations in an mimd-simd hybrid system	2003	-1.5482694449240892	10.078236142972944	2401771
2402213	EDA	a parallel circuit-partitioned algorithm for timing-driven standard cell placement	1999	-2.562794598596721	10.808808345256043	2402240
2402242	EDA	evolutionary ip mapping for efficient noc-based system design using multi-objective optimization	2011	-3.1762060953638063	10.265810507707672	2402269
2402452	Theory	communication lower bounds and optimal algorithms for programs that reference arrays - part 1	2013	-1.8093976953762536	9.840360287393793	2402479
2402722	ML	efficient implementation of a synchronous parallel push-relabel algorithm	2015	-1.4602834595680032	9.543244101982435	2402749
2403191	Theory	a taxonomy of parallel sorting	1984	-1.5519526065423104	10.213935064538326	2403218
2403244	Arch	"""performance analysis of the finite-buffered """"turn-back"""" multistage interconnection network"""	1993	-2.3560151686928736	9.827550802300882	2403271
2403694	Embedded	the 80387 and its applications	1987	-1.8004347110906498	10.645821347916836	2403721
2403877	EDA	survey of techniques for efficient solving of boolean formulas from formal verification of pipelined, superscalar, and vliw microprocessors at a high level of abstraction.	2018	-2.9115670972853103	10.788408660148413	2403904
2403922	Robotics	a theoretical application of feedback guided dynamic loop scheduling	2001	-1.5151585653139532	9.89408769763215	2403949
2404985	Visualization	dynamic accessibility testing and path length optimization of multistage interconnection networks	1984	-2.5603359208922996	9.797333251815783	2405012
2406039	HPC	scheduling for broadcast operation in heterogeneous parallel computing environments	2004	-1.9541969396517416	9.784440532371027	2406066
2406098	EDA	the derivation of systolic implementations of programs	1987	-1.4555041371341335	10.79100317004584	2406125
2407858	Vision	vlsi issues in memory-system design for video signal processors	1995	-2.182139508261061	11.103666241370929	2407885
2407887	EDA	fault diagnosis and reconfiguration method for network-on-chip based multiple processor systems with restricted private memories	2013	-2.7793228053315	10.398964431200094	2407914
2408265	NLP	implementation of a gracefully degradable binary tree in programmable	1994	-2.5945981725676592	9.977263851353726	2408292
2408494	PL	deterministic parallel selection algorithms on coarse-grained multicomputers	2009	-2.096324534078517	9.566585000797183	2408521
2408586	Theory	scheduling of precedence-constrained tasks on multiprocessors	1990	-2.440753700896615	9.522638713574644	2408613
2410061	Arch	a real time general purpose signal processor	1984	-2.5243699029249265	10.8276081448056	2410088
2410511	PL	spl: a language and compiler for dsp algorithms	2001	-1.4449407002195849	10.957641646575263	2410538
2410828	EDA	alpha du centaur: an environment for the design of systolic arrays	1992	-1.5532015349814416	10.878053748378763	2410855
2411387	HPC	erratum to: loss-aware routing algorithm for photonic networks on chip	2017	-2.8524576634675096	10.466434881805082	2411414
2411453	Arch	direct architectural implementation of a requirements-oriented computing structure	1979	-2.8735221249724563	10.956456756060406	2411480
2411584	Robotics	robot control computation in microprocessor systems with multiple arithmetic processors using a modified df/ihs scheduling algorithm	1989	-2.094096276281144	10.473814656291767	2411611
2411644	EDA	exploring run-time reconfiguration on programmable logic for dsp and telecommunications applications	2003	-2.673068424489219	11.152989144938967	2411671
2411736	Robotics	speeding-up nearest neighbour memories: the template tree case memory organisation.	1996	-2.3399269427197744	9.882121369389065	2411763
2411943	HPC	low power enhancements for parallel algorithms	2001	-1.8426434424890024	10.080078901901032	2411970
2412181	Visualization	design of simple systolic arrays using geometric projections	1994	-1.9799617669191352	10.074507176073164	2412208
2413411	EDA	methods used in an automatic logic design generator (alert)	1969	-3.0054460156840093	10.85968540868078	2413438
2414760	Arch	a neuropsychological test battery for the apple ii-e	1986	-1.801023813382586	11.065467113647607	2414787
2415120	HPC	a transformation methodology for systolic design	1996	-2.7608451250843395	9.631086005431008	2415147
2415975	DB	algorithmic building blocks for asymmetric memories	2018	-1.5632099018107988	10.031412577961744	2416002
2415977	EDA	a synthesis tool for fault-tolerant finite state machines	1993	-3.1175340754972325	11.013800051135304	2416004
2416036	EDA	a new methodology for concurrent technology development and cell library optimization	1999	-3.1779127729965566	11.184699228279943	2416063
2416891	EDA	session wa7b: reconfigurable architectures, algorithms and applications	2011	-2.4893614234703487	10.213059135606567	2416918
2416935	HPC	multilevel hypercubes: an efficient class of hypercube interconnection networks for massively parallel systems	1996	-1.7558021076998431	10.130410586464178	2416962
2417279	Arch	iterating von neumann's post-processing under hardware constraints	2016	-3.153612560197205	10.263991354962773	2417306
2418874	HPC	an unbalanced partitioning scheme for graph in heterogeneous computing	2005	-1.8734277754856428	9.580890580944203	2418901
2419589	Robotics	latency minimization of parallel vlsi processors for robotics using integer programming	1994	-2.8208617407696313	10.163682650726539	2419616
2420368	HPC	an fpga generator for multipoint distributed random variables (abstract only)	2005	-1.563334681648206	10.612130294545246	2420395
2421457	EDA	an approach to instruction stream generation for functional verification of microprocessor designs	2016	-2.493804120471037	11.212241112029377	2421484
2422385	EDA	singing with your mobile: from dsp arrays to low-cost low-power chip sets	2005	-2.401691402536388	10.932676984222377	2422412
2423880	EDA	designing an asynchronous bus interface	2001	-2.4472534614722807	11.223106469753716	2423907
2423926	Robotics	systolic acyclic orientations for deadlock prevention	1995	-3.042608730160976	9.546784215389717	2423953
2425112	Theory	fast algorithms for simulating the crcw shared-memory computer on reconfigurable meshes	1994	-1.7193857094768934	10.359784516450462	2425139
2426254	Robotics	a vlsi digital filter bank	1984	-2.6651245666681223	10.985471189522032	2426281
2426443	EDA	reversible computation	2017	-2.8905745108162986	10.36621525306733	2426470
2426500	HPC	parallel algorithms for slicing based final placement	1992	-1.9120581951138431	10.020663789059844	2426527
2426831	EDA	formal semantics of vhdl for verification of circuit designs	1993	-2.9013890732281435	11.138004775610455	2426858
2427546	ML	a stable and efficient dsp implementation of a lsl algorithm for acoustic echo cancelling	2001	-2.316136420263477	10.634943611194824	2427573
2428277	Theory	orthogonal graphs and the analysis and construction, of a class of multistage interconnection networks	1990	-2.728319749945441	9.71152120176605	2428304
2428390	EDA	accelerating fpga routing through parallelization and engineering enhancements special section on par-cad 2010	2012	-3.2536002242206274	10.448991716774312	2428417
2429184	Arch	on the hardware implementation of a multi-processor environment for several dsp applications	1981	-2.358190357429147	11.104754906694431	2429211
2429451	Arch	a fault tolerant and high speed instruction systolic array.	1991	-2.545466396776328	10.214484191583255	2429478
2429529	HPC	first look: linear algebra-based triangle counting without matrix multiplication	2017	-1.657662594324106	9.657090387464805	2429556
2430312	Theory	fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system	2003	-2.271029547886142	10.942308864242026	2430339
2430830	EDA	software/configware implementation of combinatorial algorithms	2007	-2.5255335231688454	11.082529168529582	2430857
2431901	DB	effect of data organization in a system of interleaved memories on the performance of parallel search	1986	-2.1058725585417144	9.928212606077627	2431928
2433405	Arch	mbist architecture framework based on orthogonal constructs	2010	-2.9003586176132496	10.39069087482613	2433432
2433950	EDA	a sat solver using reconfigurable hardware and virtual logic	2000	-2.171402697990337	11.273785011823602	2433977
2434562	EDA	optimized ud filtering algorithm for floating-point hardware execution	2014	-1.4367031757692421	10.952698019174989	2434589
2436768	Theory	cache-oblivious algorithms	1999	-1.7213462024141035	10.035013923810016	2436795
2438803	Embedded	decreasing the power consumption of content-addressable memory in the dataflow parallel computing system	2013	-1.7136742712377024	11.125895917351606	2438830
2439395	EDA	dynamic functional testing for vlsi circuits	1990	-2.9770443261952657	11.207284336377196	2439422
2439833	EDA	studies on the accuracy of numerical operations with embedded cpus	2006	-1.4714095420223374	10.75006395306409	2439860
2440605	Arch	valid digit and overflow information to reduce energy dissipation of functional units in general purpose processors	2013	-3.1234876272144705	10.722369567070873	2440632
2442108	Robotics	design of a microprocessor-based control system of a compression molding process	2004	-2.3338132005633394	9.759423428246416	2442135
2442167	Arch	mip: a flexible, microprogrammable image processor	1982	-2.032846730217038	11.276575747814539	2442194
2442501	EDA	deriving a simulation input generator and a coverage metric from a formal specification	2002	-2.9306093794644235	11.200367621809244	2442528
2443771	Crypto	correctly rounding elementary functions on gpu	2012	-2.8639069715178365	9.582387399043485	2443798
2445804	Arch	an implementation of fast memset() using hardware accelerators	2018	-1.964599696054872	10.107178846423793	2445831
2446444	HPC	parallel algorithm on graphics processing unit for harmonic minimization in multilevel inverters	2015	-2.5154936130634584	9.473066505688106	2446471
2446560	Arch	routing table compaction for tcam-based ip address lookup	2010	-2.81825323656295	10.067835575010028	2446587
2446859	Theory	optimal purely systolic addition	1991	-3.276586767299017	10.213339434040098	2446886
2446923	Theory	communication optimal parallel multiplication of sparse random matrices	2013	-1.6966494521913245	9.899707536922657	2446950
2448880	EDA	instance-specific accelerators for minimum covering	2003	-3.283346895308076	10.235894008934002	2448907
2449230	EDA	communication-efficient algorithms on reconfigurable array of processors with spanning optical buses	1996	-2.710218365579496	10.336766158393658	2449257
2451090	EDA	pathway: a datapath layout assembler	1992	-3.0382537371659697	10.35042623769522	2451117
2453618	Arch	microsystems microprogram assemblers for bit slice microprocessors	1978	-2.2707266673735726	11.254867020273364	2453645
2456628	EDA	a bmc-based formulation for the scheduling problem of hardware systems	2004	-2.044145859226716	10.714361282016826	2456655
2456823	Crypto	when does it make c to give up physical test access	1994	-3.1251070714308797	9.88489725063026	2456850
2457136	Arch	mapping uniform recurrences onto small size arrays	1992	-1.8547325062074171	9.995114331823345	2457163
2457922	DB	a highly-integrated and efficient commercial distributed ev battery balancing system	2018	-2.9623181532056284	10.171490151580548	2457949
2458039	HPC	breaking the barriers: two models for mpi programming	1998	-1.6873611679272342	9.922174954701411	2458066
2458484	Robotics	modeling error control for noisy channels with stochastic petri nets	1999	-3.3473847203621934	9.540167321900254	2458511
2458763	Arch	knowledge transfer in automatic optimisation of reconfigurable designs	2016	-3.1007621985822644	10.677376293535406	2458790
2459123	Robotics	low-cost bluetooth communication for the autonomous mobile minirobot khepera	2005	-2.420595083834517	9.751449524100103	2459150
2459945	EDA	enhanced test program compaction using genetic programming	2006	-3.02287054679602	11.183874204226553	2459972
2460049	Theory	an effective algorithm for computation of two-dimensional fourier transform for nxm matrices	1993	-1.627033030216657	10.322445407342602	2460076
2460424	Embedded	reconfigurable hardware architecture for music generation using cellular automata	2014	-3.1870552208031127	9.632053340369671	2460451
2462386	EDA	exploiting the special structure of conflict and compatibility graphs in high-level synthesis	1994	-2.5110566808780037	10.190073467829686	2462413
2463816	HPC	fuzzygpu: a fuzzy arithmetic library for gpu	2014	-1.7157141699097849	10.168590261864248	2463843
2463964	Metrics	special feature: computer design to minimize memory requirements	1976	-1.6673008449021531	10.890355607760773	2463991
2464162	EDA	arduino-controlled hp memristor emulator for memristor circuit applications	2017	-2.640307112102667	10.725595523585866	2464189
2464331	HPC	synthesizing systolic arrays from recurrence equations	1990	-1.7973416333482306	10.150891972344962	2464358
2464815	ML	an architecture for implementing control and signal processing neural networks	1993	-2.5934159022455288	10.525223988908131	2464842
2465801	EDA	logal: a chdl for logic design and synthesis of computers	1977	-3.1043499921749866	11.22319698855356	2465828
2465889	Visualization	multimedia rectangularly addressable memory	2006	-2.0770889681633715	10.878968116479369	2465916
2468603	EDA	license plate multi-dsp and multi-fpga design and realization in highway toll system	2009	-2.1013520072164336	11.081767732375631	2468630
2469195	EDA	an implementation of a state assignment heuristic	1986	-3.0984389116322615	10.874625031837585	2469222
2469292	AI	architectural synthesis with possibilistic programming	1995	-2.674585240410785	11.161309086605812	2469319
2471144	HPC	a scalable scheduling scheme for functional parallelism on distributed memory multiprocessor systems	1995	-2.394861962693151	9.634890873788915	2471171
2471286	DB	cellular array architecture for relational database implementation	1988	-1.6082745922372856	10.49930188743118	2471313
2471970	Vision	toward reconfigurable associative architecture for high speed communication operators	1996	-2.4803293993827302	10.56609924460349	2471997
2472003	Robotics	study of iso 14229-1 and iso 15765-3 and implementation in ems ecu for eeprom for uds application	2014	-2.6019226855915707	10.136038257198594	2472030
2472101	Arch	high-performance pseudo-random number generation on graphics processing units	2011	-1.5483079916661349	10.723531629125826	2472128
2472149	EDA	a placement algorithm for array processors	1983	-1.7161644129149092	9.965477170807043	2472176
2472470	HPC	parallel genetic algorithms on multiple fpgas	2015	-2.8433488267266602	9.514156266099679	2472497
2472854	Arch	digital and microprocessor-based techniques in signal processing and system simulation	1985	-2.9392725795432217	10.146044394884	2472881
2473077	HPC	parallel triangle counting and enumeration using matrix algebra	2015	-1.635011257983076	9.654966144547297	2473104
2474150	Robotics	fpga debugging with matlab using a rule-based inference system	2017	-3.0112965951738424	10.976098193651076	2474177
2475817	Arch	c compiler implementation issues on the clipper tm microprocessor	1986	-2.5154172201619907	9.987154601134034	2475844
2475862	Theory	organizing matrices and matrix operations for paged memory systems	1969	-1.5268059661933175	10.401493833815993	2475889
2475922	EDA	adaptable dsp functions for dynamically reconfigurable communication systems	2005	-2.531587860831571	10.752103714066102	2475949
2476181	EDA	bounded monte carlo integration using java	2014	-3.2889294420626634	9.45426166552181	2476208
2477360	EDA	systemc-ams steps towards an implementation	2003	-3.117065245141103	10.783763398632601	2477387
2477818	EDA	the vlsi-programming language tangram and its translation into handshake circuits	1991	-3.157018065649249	11.011710334014023	2477845
2477845	AI	optimal non blocking networks with pin constraints.	1991	-2.4703652437120387	9.7927337037781	2477872
2478255	AI	the o (n5/6) time complexity of fault diagnosis algorithm in nxn dilated blocking photonic switching networks	2002	-2.6485806275772403	10.0623133421664	2478282
2478977	Arch	the system logic and usage recorder	1969	-2.2990550493184574	11.231625804072568	2479004
2479724	Embedded	optimal implementation of signal flow graphs on synchronous multiprocessors	1982	-1.9838065543888992	10.455477248554088	2479751
2480007	HPC	a parallel matrix inversion algorithm on torus with adaptive pivoting	1992	-1.4689259868684637	10.07557366895997	2480034
2480008	EDA	parallel processing capabilities of advanced 16-bit microprocessors	1980	-2.063032669358545	11.032238685637312	2480035
2480433	EDA	an fpga solver for very large sat problems	2007	-3.135574479707528	9.924072644264568	2480460
2480760	Logic	connecting bits with floating-point numbers: model checking and theorem proving in practice	2000	-3.1256380597424545	11.062947777488256	2480787
2480990	HPC	systematic generation and enumeration of systolic arrays from algorithms	1987	-2.8018058567191706	9.769837585641369	2481017
2481009	Vision	fault-tolerant matrix triangularizations on systolic arrays	1988	-1.6073543147634242	10.359396992236206	2481036
2482087	Mobile	openmv: a python powered, extensible machine vision camera	2017	-2.0360329173474043	11.017869291311165	2482114
2482255	EDA	custom computing machines for the set covering problem	2002	-3.2404384430051167	10.158712466299075	2482282
2482813	EDA	the need for formal verification in hardware design and what formal verification has not done for me lately	1991	-3.3520919008046963	11.170066516602137	2482840
2484252	PL	constraint-based code generation	2013	-1.7943150043194478	10.81292506884609	2484279
2484325	NLP	hardware inexact grammar parser	2017	-2.175125896612219	10.814124091938968	2484352
2486092	EDA	a study on high-speed recognition of hybrid track circuit	2014	-3.109025086569214	9.474358515147305	2486119
2486230	HPC	efficient realization of data dependencies in algorithm partitioning under resource constraints	2006	-1.6600601810541733	10.780796705097536	2486257
2489803	DB	symmetric matrix-vector product on a ring of processors	1990	-1.7955667859633695	9.892030838562084	2489830
2492521	EDA	symbolic modeling of a universal reconfigurable logic gate and its applications to circuit synthesis	2012	-2.887857101642725	11.111985162149608	2492548
2492626	Arch	multiconference invited talk: multiprocessor csound: audio-pro with multiple dsp's and dynamic load distribution	2003	-2.3501864605312583	10.945525975185001	2492653
2493716	EDA	debugging from high level down to gate level	2009	-2.482760463136394	11.193565444875725	2493743
2495344	EDA	generating mixing hardware/software systems from sdl specifications	2001	-2.6168651195546198	11.211983812798856	2495371
2495788	EDA	smapproxlib: library of fpga-based approximate multipliers	2018	-2.927064793468328	10.334420216903132	2495815
2495961	EDA	a parallel algorithm for the technology mapping of lut-based fpgas	1996	-1.8680949323810767	10.544007002384896	2495988
2496301	EDA	word-length optimization and error analysis of a multivariate gaussian random number generator	2009	-1.98084979706233	10.697681114615037	2496328
2497947	Robotics	a massively parallel, micro-grained vlsi architecture	1993	-1.4832712178744003	10.745469416106438	2497974
2497962	ML	shared-memory parallel maximal clique enumeration	2018	-1.5915286950763812	9.39065629355924	2497989
2498291	Arch	interesting applications of atmel avr microcontrollers	2004	-2.379214719048516	11.067700301304157	2498318
2498387	Theory	efficient in-place sorting algorithms using feasible parallel machine models	1996	-1.7729866952987294	9.966351952340283	2498414
2499403	Arch	genetic programming on gpus for image processing	2008	-2.0389089825813853	9.373000115007713	2499430
2499839	Theory	the uniform memory hierarchy model of computation	1990	-1.5239127599994708	10.305101793714496	2499866
2500164	HPC	optimal fine and medium grain parallelism detection in polyhedral reduced dependence graphs	1997	-1.4384102789878324	9.649788347299324	2500191
2500181	Theory	implementing interior point linear programming methods in the optimization subroutine library	1992	-1.9579379219751816	9.381936765559322	2500208
2501007	EDA	a new paradigm in design of iir digital filters	2010	-3.3310594606623787	10.321974542349103	2501034
2502483	Robotics	improved-throughput networks of basic on-line arithmetic modules for dsp applications	2004	-2.2508327634867555	10.884587490848745	2502510
2505138	Robotics	validation of interface system architecture	2007	-2.1841272910660394	10.695040419712392	2505165
2505171	Arch	fault-tolerant multistage interconnection networks: performance/reliability tradeoffs	1990	-2.466723188674652	9.873673416782145	2505198
2505283	EDA	software-orientated system design for field programmable gate arrays	2004	-2.904838567369873	10.179554095664033	2505310
2505489	HPC	a parallel scheduling algorithm for parallel applications	1995	-1.7529413989828615	9.876134739690476	2505516
2505742	Networks	"""is """"good enough"""" computing good enough?"""	2015	-2.709078841032808	9.848868279237086	2505769
2505861	Arch	designing with lcd: language for computer design	1977	-2.9991061279475923	10.921539823885059	2505888
2505884	EDA	magnetic bubble computer systems	1972	-3.1706166969414005	10.267194647014373	2505911
2507837	Embedded	hands-on real-time dsp teaching using inexpensive arm cortex m4 development systems	2014	-2.5490439791202437	10.830125950990169	2507864
2508874	Theory	generic systolic arrays: a methodology for systolic design	1993	-1.6542277403690355	9.774318774872665	2508901
2509383	Arch	ai microprocessor on pc	1988	-2.9436552790559305	10.024144591651623	2509410
2509781	EDA	caddie an interactive design environment	1983	-2.596722153916208	10.942843756857862	2509808
2510426	EDA	development of high speed clock module and its application to array model	2012	-3.137981661799592	9.996702306300486	2510453
2511145	OS	a comparison of the aes candidates amenability to fpga implementation	2000	-3.0864172742566702	10.186223395686957	2511172
2511412	Embedded	implementation of ieee single-precision floating-point operations on fpgas (abstract)	1998	-2.1649556450257017	10.679875200418438	2511439
2511470	EDA	"""via programmable structured asic architecture """"vpex3"""" and cad design system"""	2012	-3.23362593866846	10.600050493301069	2511497
2511649	SE	hierarchical discrete systems and realisation of parallel algorithms	1981	-1.7453627866912744	9.703940272922068	2511676
2512478	Arch	performance evaluation of scheduling precedence-constained computations on message-passing systems	1994	-1.896827538951309	9.663149304842877	2512505
2515797	ML	decomposition and mapping of locally connected layered neural networks on message-passing multiprocessors	1993	-1.6978564543364816	9.846302242542102	2515824
2516944	Arch	reliability analysis in shuffle/exchange interconnection networks	1999	-2.3219233916292583	9.684634662498127	2516971
2516948	HPC	solutions to the st-connectivity problem using a gpu-based distributed bfs	2015	-1.5322137266284823	9.496294579856844	2516975
2518082	HCI	testing video processors	1992	-2.7569827604835657	10.243985398040364	2518109
2519002	EDA	fpga implementation of blokus duo player using hardware/software co-design	2014	-2.049773353883926	11.094830152122636	2519029
2519507	EDA	a tlm2.0 assertion library with centralized monitoring approach	2010	-3.1813812472002243	11.247137569333427	2519534
2520356	HPC	impact of advanced vlsi packaging on the design of a large parallel computer	1989	-2.202221226454113	10.487717386544693	2520383
2520543	Arch	an area-efficient register alias table for implementing hps	1990	-2.9948674258207184	10.338117767303943	2520570
2520778	HPC	computing linear data dependencies in nested loop programs	1994	-1.848771081273386	10.021195382949776	2520805
2521271	EDA	formalized three-layer system-level reuse model and methodology for embedded data-dominated applications	2000	-2.8881742601088662	10.915275491904254	2521298
2521547	EDA	a systematic methodology for designing multilevel systolic architectures	1993	-2.3164527595157898	10.141433206088637	2521574
2521869	Robotics	development of 32-bit universal electronic control unit uecu32 for automotive application	2006	-2.2773752034160184	9.772755241956766	2521896
2522031	HPC	a sorter-based architecture for a parallel implementation of communication intensive algorithms	1991	-1.4649348099512232	10.283041780552134	2522058
2522229	HPC	unranking combinations in parallel	1996	-1.984943836937796	9.79012677529358	2522256
2522821	Robotics	vlsi processor system for robotics	1996	-3.153120657284695	9.91200713365768	2522848
2523613	Arch	ea-based test and verification of microprocessors	2008	-2.934587657835697	11.205481780017738	2523640
2523616	Theory	spanning cycles in hypercubes: 10892	2003	-2.8374651191769122	9.578546784070902	2523643
2524194	Robotics	recursive task mapping using adaptive system partitioning based on feature vectors	1995	-2.195254123328119	10.03822414913045	2524221
2525661	Visualization	queue layouts of toroidal grids	2014	-2.8075327078584533	9.587030611387073	2525688
2525872	Vision	cloud based wifi multi-sensor network	2018	-2.983624534351982	9.410483518784762	2525899
2526701	DB	fast subcube compaction in hypercubes with the buddy allocation strategy.	1995	-2.2202203676988503	9.811829498197083	2526728
2527052	Robotics	a limited-global information model for dynamic fault-tolerant routing in cube-based multicomputers	2003	-2.4989982856022266	9.95644164387487	2527079
2527182	EDA	systemc architectural transaction level modelling for large nocs	2010	-2.5966391048244337	11.265744021877115	2527209
2527256	Robotics	permutation routing and fault tolerance in omega plus networks.	2001	-2.6959479449145984	9.74415364233435	2527283
2527358	Embedded	on-line monitoring of real-time systems	1992	-3.2944898007373475	10.59925563507802	2527385
2527773	EDA	controller synthesis for application specific integrated circuits	1991	-3.144203832387674	11.199923189965697	2527800
2528948	HPC	parallel multilevel algorithms for multi-constraint graph partitioning (distinguished paper)	2000	-1.7233146135769624	9.578937485275736	2528975
2529742	Arch	considerations of menu structure and communication rate for the design of computer menu displays	1986	-1.761465215696059	10.680026366561917	2529769
2530076	DB	tuning architecture via microprogramming	1980	-2.7233585712496873	10.050986929095297	2530103
2530939	Logic	formal specification and analysis of hardware systems in timed chi	2007	-2.9991312609309566	10.882759535975294	2530966
2531257	Embedded	a balanced layered allocation scheme for hypercube based dataflow systems	1992	-2.213980294041675	9.843241608749938	2531284
2531282	Embedded	the design and implementation of the front-end software for the telemetry and telecontrol system of satellite	2013	-2.6643361022231318	9.64972066947708	2531309
2531425	Robotics	path building in cellular partitioning networks	1980	-2.399767539452511	10.214126059502208	2531452
2532033	Arch	two-dimensional microprocessor pipelines for image processing	1978	-2.3973721144352593	10.800502464713164	2532060
2534581	Robotics	concept of nonlinear orthogonal filter of volterra-wiener class realization using multiprocessor platform	2012	-1.9216152332107452	10.119093061229902	2534608
2536099	HPC	multiplication of matrices of arbitrary shape on a data parallel computer	1994	-1.580980767455087	10.078662151735953	2536126
2536251	AI	cellular automata: energy consumption and physical feasibility	2002	-2.526740778120964	10.162261608358023	2536278
2536256	Arch	cool chips, mobile devices, memory, and ieee micro going digital	2013	-2.9496893993728572	10.3143851600232	2536283
2536644	EDA	netsim - a tool for medling the performance of circuit switched multicomputer networks	1994	-1.6904805996645242	10.152689403814582	2536671
2538015	EDA	"""erratum to """"implementation of mtd-wvd on a tms320c30 dsp processor"""": [j. microprocessors microsyst. 22 (1998) 1-12]"""	1999	-2.9510851098909843	10.138949979554072	2538042
2539326	HPC	limiting communication in parallel sparse cholesky factorization	1991	-1.5362355913823391	10.002035519436038	2539353
2541005	Crypto	session 15 overview: mm-wave and thz techniques: rf subcommittee	2012	-3.1933310007928886	10.217116727893846	2541032
2543509	EDA	protocol-inspired hardware testing	1999	-3.274238208985392	10.940224878178793	2543536
2543734	HPC	node-ranking schemes for the star networks	2003	-1.7242802214383497	9.985553096727433	2543761
2543927	Theory	closed-form mapping conditions for the synthesis of linear processor arrays	1995	-1.4922851936452963	9.870824544032976	2543954
2544491	Theory	improved memory utilization in deterministic pram simulation	1991	-1.7216931149632888	10.13018084546538	2544518
2544910	Embedded	code generation: on the scheduling of dags using worm-partition	2007	-1.7126442778849424	10.270599141783551	2544937
2545430	EDA	efficient breadth-first manipulation of binary decision diagrams	1994	-2.2111291687204284	9.525144416951356	2545457
2546073	Arch	the advancing technology of motorola's microprocessors and microcomputers	1984	-2.270856992951478	11.113658094165649	2546100
2547168	EDA	automated board layout	1972	-3.3525901589412235	11.054025645083568	2547195
2547397	Arch	the sea cab 500 computer	1990	-2.5605661772279373	10.6820571122188	2547424
2547485	HPC	digital design of skeletonization	2014	-2.0209941259579587	10.663777227741546	2547512
2548747	Security	high-throughput asic design for e-mail and web intrusion detection	2015	-2.397756492295227	10.167869135129658	2548774
2548807	Theory	an efficient parallel sorting algorithm on metacube multiprocessors	2009	-1.5498681269558972	10.133259156960143	2548834
2549021	PL	on characterizing the data access complexity of programs	2015	-1.6974154766316754	9.883064663567882	2549048
2549853	Graphics	computational complexity in computer graphics and vlsi design	1983	-3.3474809943515313	9.734185283064539	2549880
2551691	Logic	decomposer: a synthesizer for systolic systems	1988	-2.727491448554495	10.983807776822959	2551718
2552177	Networks	system-level fault diagnosis	1980	-2.813117561226799	10.005779739426321	2552204
2553135	Theory	a new algorithm for sorting on multidimensional mesh-connected processors	1990	-1.8184175853739644	9.637828994534942	2553162
2554247	Embedded	a new method for optimization of allocation and scheduling in real time applications	1995	-1.9668826677625204	10.208658280497092	2554274
2554642	Crypto	a hardware efficient random number generator for nonuniform distributions with arbitrary precision	2012	-2.138755968466333	10.604299905419131	2554669
2554791	HPC	in-place storage of path metrics in viterbi decoders	2003	-3.2299826159450418	9.89071523912158	2554818
2556248	AI	parallel in sequence - towards the architecture of an elementary cortical processor	1987	-2.0306709877891858	10.198481385897967	2556275
2556513	EDA	boris: an application of the fujitsu mb8764 dsp chip	1986	-1.832500049052856	10.045424312100874	2556540
2556770	Vision	분산 시스템 설계를 위한 network topology 에 관한 연구	1987	-2.089618065626615	9.892457872161927	2556797
2556951	Theory	work-efficient matrix inversion in polylogarithmic time	2013	-1.5281481883592591	10.052629591506847	2556978
2557534	Theory	a model for hierarchical memory	1987	-1.5775395016574956	10.305956133435537	2557561
2558353	Theory	weighted selection on coarse-grain hypercubes	1995	-1.88280222306244	9.76109110491915	2558380
2559910	EDA	equivalence checking for function pipelining in behavioral synthesis	2014	-2.9677498757228444	11.098556648360805	2559937
2560157	PL	analysis of a color space conversion engine implemented using dynamic partial reconfiguration	2013	-2.8728661357233847	11.24033139007205	2560184
2561591	DB	a layout for the shuffle-exchange network with theta(n²/log n) area	1981	-2.8092376477882013	9.672874348325117	2561618
2561657	EDA	a general and comparative study of rc(0), rc, rcl and rclk modeling of interconnects and their impact on the design of multi-giga hertz processors (tutorial abstract)	2002	-1.9251871396893483	10.486258423907268	2561684
2562044	EDA	modelling and simulation of asynchronous systems using the lard hardware description language	1998	-2.820197243031267	11.225041418299684	2562071
2562702	PL	improving intervals	1993	-1.800687217395816	9.529741934153934	2562729
2562855	PL	hierarchical and incremental verification for system level design: challenges and accomplishments	2003	-2.9745965386933513	11.210343132042723	2562882
2564445	EDA	floorplan-aware high-level synthesis for generalized distributed-register architectures	2009	-2.811894242009905	10.213807754720783	2564472
2564474	HPC	efficient parallel processing with spin-wave nanoarchitectures	2008	-1.6179436453751594	10.69755377814143	2564501
2565871	Arch	memory processing units	2014	-2.557474128210765	10.05790593746843	2565898
2566064	Robotics	communication analysis of network-centric warfare via transformation of system of systems model into integrated system model using neural network	2018	-1.5492661713053764	9.69319858298495	2566091
2566277	SE	validation & verification of an eda automated synthesis tool	2011	-3.340790972052815	11.220578315551133	2566304
2566313	EDA	fast and accurate circuit delay model for fpga architectural exploration	2017	-2.647460868059221	10.253247729397287	2566340
2566400	HPC	a parallel graph partitioning algorithm for a message-passing multiprocessor	1987	-1.7187201872873292	9.796928499810571	2566427
2569337	Theory	algorithmic speed up of all pairs shortest paths computation with reconfigurable optical interconnection	1996	-2.093143222293232	10.028161106811732	2569364
2570036	Visualization	selective check of data-path for effective fault tolerance	2013	-2.6298480614732056	10.186395570435788	2570063
2570649	HPC	graphical description and hardware implementation of parallel control algorithms	1999	-2.8002645639661643	9.802869624311569	2570676
2570831	EDA	mobile digital datalink for field work applications	1983	-2.8820297321434487	10.191838083739176	2570858
2571019	Vision	high-throughput and compact reconfigurable architectures for recursive filters	2018	-2.76926470230038	10.29206779788185	2571046
2571555	EDA	fast two-level logic minimizers for multi-level logic synthesis	1989	-2.1143014205076627	9.722665031953646	2571582
2571978	HPC	wormhole run-time reconfiguration: conceptualization and vlsi design of a high performance computing system	1997	-2.2965593004914457	10.81844724882617	2572005
2572430	PL	efficient parallel strategy improvement for parity games	2017	-1.6911592641870117	9.526564186726283	2572457
2572837		from simulation chips to biomedical simulators	2002	-2.8329484669974327	10.990975266151947	2572864
2574304	EDA	a generic multi-phase on-chip traffic generation environment	2006	-1.4809249637105208	10.709529563838574	2574331
2574987	Robotics	faster exact reliability computation	2017	-2.9677515514716233	9.59500297064999	2575014
2576019	EDA	multi-swarm parallel pso: hardware implementation	2009	-3.1257258485064514	9.550908327691987	2576046
2577634	HPC	efficient data compression methods for multi-dimensional sparse array operations	2002	-1.469069353362866	9.943976194120738	2577661
2577922	EDA	a space saving digital vlsi evolutionary engine for ctrnn-eh devices	2005	-3.3009010971524275	11.183942852218934	2577949
2578430	Arch	invited paper: implementing digital data hiding algorithms in reconfigurable hardware — experiences on teaching and research	2011	-2.467651099441691	11.281595007968102	2578457
2578615	EDA	a pipelined hardware implementation of genetic programming using fpgas and handel-c	2002	-3.3398217768052034	10.123949758351284	2578642
2579084	EDA	laerte++: an object oriented high-level tpg for systemc designs	2003	-2.783832971816341	11.265452163664436	2579111
2579688	HPC	fast bidirectional shortest path on gpu	2016	-3.3047507215749192	9.417689757742464	2579715
2580172	EDA	self-reconfiguring of 1½-track-switch mesh arrays with spares on one row and one column by simple built-in circuit	2004	-3.2237118492898813	10.381095381265169	2580199
2580501	Graphics	an efficient algorithm for 3d noc architecture optimization	2013	-2.737407239484858	10.189692605029483	2580528
2581175	HPC	pseudo-random number generation on gp-gpu	2011	-1.6939877213602246	10.282155457647887	2581202
2582111	HPC	a fast distributed mapping algorithm	1990	-1.8786407319303209	9.828963809865105	2582138
2583295	EDA	a formal approach to design space exploration of protocol converters	2009	-3.2569100864156364	11.136078920873564	2583322
2583429	Theory	self-organizing processes	1994	-2.373664642144385	9.970737725300971	2583456
2585766	EDA	customizing a vliw chip multiprocessor for motion estimation algorithms	2011	-1.572003293453094	11.23720248523336	2585793
2586003	Metrics	versatile access to parallel memory systems	1998	-1.5014883423117036	9.573655321300262	2586030
2586885	EDA	cadtools: a cad algorithm development system	1985	-3.0941200812534135	11.055129472128367	2586912
2587315	EDA	industrial smart power supply	2012	-3.2122128380368458	10.7303612080029	2587342
2587424	Vision	energy estimation models for video decoders: reconfigurable video coding-cal case-study	2015	-2.8768392994777	10.243939987422321	2587451
2589417	Arch	performance evaluation of multistage interconnection networks with finite buffers	1991	-2.577054866335481	9.813930996913381	2589444
2590699	EDA	optimizing pipelined networks of associative and commutative operators	1994	-1.760850721605961	11.257220640366487	2590726
2590995	Logic	optimizing systems for effective block-processing: the k-delay problem	1996	-2.3534555037821216	11.25959568712002	2591022
2591439	EDA	xfvhdl: a tool for the synthesis of fuzzy logic controllers	1998	-3.0739861113718447	11.198466133331882	2591466
2591690	HCI	a solution of led large screen display based on wireless communication	2010	-2.6814827278448523	10.359744047131102	2591717
2591711	Vision	an implementation of multiple-standard video decoder on a mixed-grained reconfigurable computing platform	2016	-2.316579264946247	10.168602287694883	2591738
2592964	EDA	online data reduction with a dsp-fpga multiprocessor system	2001	-1.505268101229684	11.10303564102758	2592991
2593680	PL	on the optimality of register saturation	2004	-2.0118263287635814	10.562499499945265	2593707
2594137	ML	exploring parallelism in learning belief networks	1997	-1.562599695992816	9.519424654513548	2594164
2594748	EDA	research on hard-drive circuit simulation model of dual-gct	2018	-3.29779890969652	9.981377497299386	2594775
2595823	Robotics	redundant design of a can bus testing and communication system for space robot arm	2008	-2.3631552220589707	9.818770081913797	2595850
2595913	EDA	study on digital radio mondiale signal monitor system for wireless communication security	2013	-2.6772130234379192	11.024559192338181	2595940
2596023	HPC	research on fpga based evolvable hardware chips for solving super-high dimensional equations group	2009	-1.7587226774201057	11.14003795989435	2596050
2597680	EDA	special-purpose algorithms for the simulation of integrated circuits	1994	-3.2167563708668303	10.31947729615528	2597707
2598462	Graphics	a family of linear integrated circuits for data systems	1967	-3.2958080541720447	10.77887537140398	2598489
2598688	EDA	idas: an integrated design automation system	1984	-3.2545646657929868	11.009622391238183	2598715
2598938	Theory	solving fundamental problems on sparse-meshes	1998	-2.098634043153288	9.398464486528594	2598965
2598982	Arch	microprogram transformations	1970	-3.0511194978674068	10.759834922212477	2599009
2599848	HPC	a scalable shared-memory parallel simplex for large-scale linear programming	2018	-1.8844417237204296	9.52173576141398	2599875
2600553	Vision	self-reconfiguration scheme of 3d-mesh arrays	1998	-1.5888738809328982	11.091404751540724	2600580
2601129	Theory	on the edge-hyper-hamiltonian laceability of balanced hypercubes	2016	-2.7684691897912885	9.597396427014784	2601156
2601134	HPC	qr factorization of a dense matrix on a hypercube multiprocessor	1990	-1.6666124312972257	9.949316847735178	2601161
2601275	HPC	cost-based workload balancing for ray tracing on multi-gpu systems	2013	-1.695826899037855	9.453601061806816	2601302
2601356	Embedded	pipelined computations of b-spline curve	1992	-1.8092492645575529	10.174346876148515	2601383
2601698	HPC	intelligent memory	1976	-1.973249462036528	11.235786596576526	2601725
2602750	Theory	stochastic automata networks and near complete decomposability	2001	-1.5506837263417337	9.374241538612274	2602777
2603861	Arch	the general matrix multiply-add operation on 2d torus	2006	-2.08277237862172	9.996726614261126	2603888
2604364	HPC	sparse distributed memory using n -of- m codes	2004	-1.630724979128389	9.792315482954313	2604391
2604708	HPC	discrete wavelet transform: data dependence analysis and synthesis of distributed memory and control array architectures	1997	-1.83500499523092	10.16921659345566	2604735
2604858	EDA	requirements and concepts for transaction level assertion refinement	2007	-2.701880269853519	11.129789953342671	2604885
2605353	Arch	an integrated video compression, encryption and information hiding architecture based on the scan algorithm and the stretch technology	2007	-3.2024654837153297	10.103920704927825	2605380
2606247	OS	supporting configurability and real time in rtd channels	2001	-2.7571845308975695	10.78637615175833	2606274
2607619	HPC	a comprehensive empirical comparison of parallel listsieve and gausssieve	2014	-1.5377647341172729	10.18757792250159	2607646
2608445	Embedded	the future of embedded software: adapting to drastic change	2010	-2.121732613474434	11.167847863470108	2608472
2608628	HPC	rapid subgraph search using parallelism	1984	-2.084864958761373	9.373033569055773	2608655
2608741	Robotics	a cordic processor for laser trimming	1986	-2.714573027498219	10.680311981179127	2608768
2609384	ML	a parallel monte-carlo tree search algorithm	2008	-2.3336148321733137	9.407821306088005	2609411
2609524	PL	mapping affine loop nests: solving of the alignment and scheduling problems	2003	-1.6409499867892203	9.746101881244373	2609551
2609536	EDA	an optimizing search method of systolic array design	2002	-2.565297062337177	9.792866212920392	2609563
2609812	HPC	graph partitioning based methods and tools for scientific computing	1997	-2.347248674556804	9.400226760158613	2609839
2611568	EDA	a data structure for gridless routing	1980	-1.826864702098316	9.804925327833564	2611595
2611832	EDA	efficient search space exploration for hw-sw partitioning	2004	-2.6837975820848627	9.661523646557507	2611859
2613423	Vision	on dependability evaluation of mesh-connected processors	1995	-1.5068983599708017	10.371367516939584	2613450
2614601	Arch	design of temperature monitor device for dc source based on 1-wire bus	2008	-3.038586093235541	11.213332817160314	2614628
2615019	HPC	energy optimizations for fpga-based 2-d fft architecture	2014	-2.93120713308738	10.510958937811429	2615046
2615536	EDA	minimum initiation interval of multi-module recurrent signal processing algorithm realization with fixed communication delay	1999	-3.3389824517341156	9.542737848518165	2615563
2616761	NLP	midi music generator based on stm32	2013	-2.741178915800176	10.506192680592306	2616788
2619137	EDA	an asynchronous synthesis toolset using verilog	2004	-3.1898861145149398	11.070176923775408	2619164
2620119	PL	a subtree-partitioning algorithm for inducing parallelism in network simplex dual updates	1997	-1.6106304017610358	9.773160212589504	2620146
2621219	Arch	multiprocessor architecture for implementing adaptive digital filters	1986	-2.344922161751529	10.199756572900318	2621246
2622325	AI	exponential base change based on symmetry	2011	-1.9508099388179307	9.501770754984314	2622352
2622406	EDA	relacs - a relational associative computer system	1980	-1.6730068971092071	10.73102811369664	2622433
2623305	SE	timed binary decision diagrams	1997	-3.1665697340100865	10.258952653209695	2623332
2623762	HPC	an efficient general in-place parallel sorting scheme	1999	-1.7154480058636203	9.995101644759325	2623789
2624148	Arch	mikado - a system for computer aided microprogram design	1974	-2.347600257902353	10.980624902952222	2624175
2626603	HPC	parallel power flow on graphics processing units for concurrent evaluation of many networks	2017	-1.5065006348588252	10.397847862370348	2626630
2626702	Arch	one approach to microprocessor implementation of 4800 b/s data modem for telephone channels	1984	-2.59906405903164	11.215523462195002	2626729
2627518	HPC	optimally scalable parallel sparse cholesky factorization	1995	-1.498787694630729	9.943459316550673	2627545
2628502	EDA	why a cad-verified fpga makes routing so simple and fast! a result of co-designing fpgas and cad algorithms	1999	-3.2006195024509934	10.489640739195034	2628529
2631568	EDA	a hierarchical approach for the design of two-dimensional fault-tolerant systolic arrays	1990	-2.487821243594402	10.086952427844773	2631595
2632221	Arch	requirements for a vlsi graphics processor	1986	-2.043504149726824	11.075914934518147	2632248
2632478	AI	a randomized scheduling algorithm for multiprocessor environments	2012	-2.181748873814641	9.541189228897807	2632505
2633055	EDA	functional design for testability of control-dominated architectures	1997	-3.2327492850889312	11.190280944656914	2633082
2633535	Arch	a flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications	2013	-2.4745593260518293	11.09302216427806	2633562
2633643	Theory	low-power coding: trends and new challenges	2017	-2.9305825993042087	10.090773655806586	2633670
2634711	HPC	a new torus-like mapping for parallel sparse matrix factorization	1993	-1.5276620367115852	10.003741613475398	2634738
2635004	DB	"""""""logn+1"""" and """"logn"""" model: a binary tree based multi-level cache system for multi-core processors"""	2014	-1.5397189573585257	9.944022704110116	2635031
2635607	EDA	instrumentation applications of multibit random-data representation	2003	-3.1481037344168414	10.460094704239925	2635634
2636997	EDA	special issue on system-level interconnect prediction	2007	-2.327714927399987	9.989846559063343	2637024
2637636	Visualization	a floating-point multiplexed dda system	1976	-2.9320742754074627	11.190605322637932	2637663
2638192	Theory	constructing sorting networks from k-sorters	1989	-1.8505162054702964	9.624669840811608	2638219
2638507	ML	biologically inspired neural network implementations on reconfigurable hardware	2008	-2.636090156402309	10.04723286284675	2638534
2638602	HPC	a distributed algorithm to evaluate quantified boolean formulae	2000	-2.1078821860896317	9.411966210290867	2638629
2640466	Arch	a self-evolutionary emulation scheme for a networking oriented data-driven processor architecture: cue	2002	-1.5113444967519505	10.758100360768086	2640493
2640827	EDA	deeppump: multi-pumping deep neural networks	2017	-2.1707341629287926	10.416752792943367	2640854
2640840	EDA	assume-guarantee validation for ste properties within an sva environment	2009	-2.802158699963752	11.10964754169968	2640867
2641471	Arch	a kind of interconnection network with mixed static and dynamic topologies.	1985	-2.2887453538972133	9.862043208240964	2641498
2641564	Arch	a cyclic scheduling problem with an undetermined number of parallel identical processors	2011	-2.420531992353898	10.969453215303414	2641591
2641710	Logic	neural network software simulation	1999	-2.371200290168621	10.377059165784747	2641737
2642221	EDA	automatic vhdl restructuring for rtl synthesis optimization and testability improvement	1998	-2.7319870570658455	11.092287996064305	2642248
2644381	DB	sequential and parallel algorithm by postflow-pull methods to find maximum flow	2013	-2.0589952181130413	9.540123458123512	2644408
2645760	Arch	a family of variable-precision interval arithmetic processors	2000	-1.7482673458722902	10.775798575267325	2645787
2647180	EDA	dsp quant: design, validation, and applications of dsp hard real-time benchmark	1997	-2.3878460878327923	10.757294984973683	2647207
2647354	HPC	performance evaluation of practical parallel computer model logpq	2001	-1.6124801719448574	10.377545642880792	2647381
2649818	HPC	threshold pivoting for dense lu factorization on distributed memory multiprocessors	1991	-1.4687877759308712	10.171236500803658	2649845
2650140	HPC	exploiting parallelism within multidimensional multirate digital signal processing systems	2004	-1.6715230521247468	10.907524921172998	2650167
2651492	Embedded	fast multidimension multichoice knapsack heuristic for mp-soc runtime management	2011	-3.2663795652448253	9.736662168282985	2651519
2652406	Visualization	the skip-and-set fast-division algorithm	1977	-2.8607867790340133	9.658375211264133	2652433
2653584	Arch	evolving machine microprograms	2008	-3.3009455798687704	10.591209065865604	2653611
2653632	Logic	parallel binomial american option pricing with (and without) transaction costs	2011	-1.6714915805620008	9.897048005223153	2653659
2653874	Arch	more debugging in parallel	2014	-1.6378054484079747	11.1772725304026	2653901
2653964	DB	divide and conquer orthogonality principle for parallel optimizations in tsp	1995	-1.5569048562621648	9.823659371148675	2653991
2654130	Networks	development of a dynamic routing system for a fault tolerant solid state mass memory	2001	-2.5399032134352093	10.128890497816208	2654157
2656201	EDA	mapping of support vector machines on field programmable gate arrays	2012	-2.7629475764723503	9.885815824158016	2656228
2656433	EDA	development of a fuzzy logic controller on a digital signal processor	1993	-2.3298236677256274	10.953201356958498	2656460
2657447	Theory	pco keynote	2015	-2.055024964491293	9.378722878421149	2657474
2658584	Theory	distributed fault-tolerant computer systems	1980	-3.154421488992628	10.440115060876447	2658611
2659313	EDA	a framework for systematic validation and debugging of pipeline simulators	2005	-2.607928416588185	11.241311631741931	2659340
2659760	Vision	fast percentile filtering	1986	-2.196845013673689	10.006984087194278	2659787
2660245	OS	a traffic measurement system using time synchronization mechanism	1999	-2.9501477572148365	10.196748706332757	2660272
2661621	Theory	optimum depth of the bounded pipeline	2018	-1.7503765079264435	9.933038819169527	2661648
2661873	OS	yüksek sinyal işleme algoritmalarının işlemci (cpu) ve grafik işlemci (gpu) üzerinde paylaşılarak gerçeklenmesi	2015	-1.99705519069774	10.707796012838159	2661900
2662140	HPC	simulation of parallel random access machines on linear arrays with reconfigurable pipelined bus systems	1997	-2.4882157564380942	10.856662303288909	2662167
2662974	EDA	able: a lisp-based layout modeling language with user-definable procedural models for storage/logic array design	1981	-3.3446449469086734	10.799656953635333	2663001
2663780	Logic	a proposal for transaction-level verification with component wrapper language	2003	-3.156200570719015	11.139685950230014	2663807
2663790	Arch	continuous models for communication density constraints on multiprocessor performance	1988	-1.8372844175222043	10.047523380501303	2663817
2663849	EDA	abstract data types and high-level synthesis	1990	-2.979882335437087	10.966603199764867	2663876
2664067	HPC	scalable load balancing techniques for parallel computers	1994	-1.5815934631856658	10.197670527594036	2664094
2665696	Theory	mapping two dimensional systolic arrays to one dimensional arrays and applications	1988	-2.5499547907495312	9.793637375901033	2665723
2666396	EDA	bridging presilicon and postsilicon debugging by instruction-based trace signal selection in modern processors	2017	-3.258673910881889	11.073712603518763	2666423
2667622	EDA	parallel-concurrent fault simulation	1993	-2.9156924205980554	10.629594825825917	2667649
2668474	Theory	scheduling a divisible task in a two-dimensional toroidal mesh	1999	-2.313872853954521	9.595447326681137	2668501
2669382	HPC	distributed-memory fast maximal independent set	2017	-1.442212657145625	9.680011720847599	2669409
2669471	HPC	new anticipatory load balancing strategies for parallel a* algorithms	1994	-1.6504073081908648	9.875970399962783	2669498
2671100	ML	a parallel prefix convex hill algorithm using maspar	2002	-1.5227584528748488	9.491548817621128	2671127
2671422	EDA	condition graphs for high-quality behavioral synthesis	1994	-2.862586899979035	10.878804920360013	2671449
2671639	EDA	clustering techniques for register optimization during scheduling preprocessing	1991	-2.0335393230023304	9.519930129772105	2671666
2671813	HPC	binary trees and parallel scheduling algorithms	1981	-1.467205712468327	10.152978455807943	2671840
2672128	HPC	a new systolic multiprocessor architecture for real-time soft tomography algorithms	2016	-1.6463042471881588	10.90047996227227	2672155
2672488	HPC	optimal task scheduling to minimize inter-tile latencies	1998	-1.5564684913871516	9.892576379812807	2672515
2672965	Theory	parallelization of irregular algorithms for shape detection	1996	-1.522444609911624	9.691868735679341	2672992
2673340	EDA	constructing and exploiting linear schedules with prescribed parallelism	2002	-1.5131597605672389	9.943904673443095	2673367
2673391	Arch	implementation of convolution operation on general purpose processors	2001	-1.8917502628901923	11.122278638012489	2673418
2673682	Logic	cone clustering principles for parallel logic simulation	2002	-1.8364856504689588	11.191057065535317	2673709
2674910	Arch	a novel vhdl-based computer architecture design methodology	1992	-2.6013404557638187	11.124100484861117	2674937
2675079	AI	time-constrained scheduling of large pipelined datapaths	2005	-2.4786174085597104	10.464700086465177	2675106
2675776	Security	theorem proving in intel hardware design	2009	-2.678551821356164	11.135173095661065	2675803
2675805	DB	fixed point data type modeling for high level synthesis	2010	-2.479772350452257	11.022480573518964	2675832
2676104	Theory	a methodology for fast scheduling of partitioned systolic algorithms	1995	-1.4820211798108207	10.855110237808542	2676131
2676872	EDA	a bufferless optical network-on-chip router	2013	-2.832133739224089	10.846034039678417	2676899
2678509	Theory	numerical computing with ieee floating point arithmetic - including one theorem, one rule of thumb, and one hundred and one exercices	2001	-2.8714617199644583	9.663417353494216	2678536
2679519	HPC	application of data driven networks to sparse matrix multiplication.	1986	-1.9023739552729453	9.720938253254268	2679546
2679643	Theory	minimizing communication in linear algebra	2009	-1.9061601353609818	9.787017512122187	2679670
2680107	EDA	wavefront-mcts: multi-objective design space exploration of noc architectures based on monte carlo tree search	2018	-3.323173290359448	10.07378503370542	2680134
2680501	Arch	hardware microcontrol schemes using plas	1981	-2.4949432482018827	11.042927044052854	2680528
2680731	Arch	a unifying lattice-based approach for the partitioning of systolic arrays via lpgs and lsgp	1997	-1.8932285150631625	10.256195329483468	2680758
2680869	EDA	simulation-based verification of floating-point division	2011	-3.3497519175093053	11.170006179569581	2680896
2680945	EDA	a method of automatic data path synthesis	1983	-3.0806532856137423	11.07229668607668	2680972
2682476	Robotics	vlsi architecture for signal processing with alternate low-level primitive structures (alps)	1984	-1.9523491306322471	10.639410134170737	2682503
2682720	HPC	a hopfield neural network based task mapping method	1999	-1.6333121565048307	9.608371990898425	2682747
2683709	Embedded	a configurable hardware/software approach to sat solving	2001	-2.8709223481250645	10.623524738703898	2683736
2683958	Embedded	hardware precomputation of entropy for anomaly detection	2011	-2.236611558792105	9.637760525513723	2683985
2684387	Vision	two dimensional dynamic multigrained reconfigurable hardware	2010	-2.362779371403064	9.9362767777197	2684414
2686263	HPC	a memory constrained scalability metric	1994	-1.4522225433167304	10.090966068829584	2686290
2686984	Graphics	a rapid method for digital filtering	1964	-2.5710577362129245	10.737266706340526	2687011
2687071	Logic	systolic systems for polynomial gcd computation	1990	-3.0758397996305633	9.802959171375674	2687098
2687291	HPC	a mimd implementation of the buchberger algorithm for boolean polynomials	1991	-1.608820742077464	10.028710490041595	2687318
2687965	EDA	software-compiled system desing: a methodology based approach to the specification & desing of programmable soc	2003	-2.929984175913293	10.417357517273818	2687992
2688586	Networks	performance evaluation of an alternative ip lookup scheme for implementing high-speed routers	2004	-2.6999373299389364	10.131568555412386	2688613
2689373	Theory	parallel algorithms for string matching problems on a linear array with reconfigurable pipelined bus system	2005	-2.019383302923261	10.580255363267137	2689400
2689817	OS	fingerscanner: embedding a fingerprint scanner in a raspberry pi	2016	-2.063419007585379	10.826168619322269	2689844
2691009	EDA	"""corrigendum to """"an impulse-c hardware accelerator for packet classification based on fine/coarse grain optimization"""""""	2018	-1.5746667389750295	9.7757193372559	2691036
2693513	Logic	the powerpc 603 c++ verilog interface model	1994	-2.8449543163305533	11.029789005771127	2693540
2693623	Arch	soft failure detection and correction in microprocessor characterization.	1982	-3.3168416959953286	10.178595482935421	2693650
2693676	HPC	on the fine-grain decomposition of multicommodity transportation problems	1991	-1.9284536515274384	9.512271282571334	2693703
2693695	HPC	ant colony-inspired parallel algorithm to improve cryptographic pseudo random number generators	2017	-3.0164658691749335	9.400785652927995	2693722
2694308	EDA	hide: a logic based hardware intelligent description environment	2002	-2.343061168626022	11.1392053219278	2694335
2695881	EDA	power optimization techniques for high-level designs using multiple voltage components for low power consumption	2018	-2.972372820571928	10.317406390910381	2695908
2695991	EDA	raising the level of abstraction: a signal processing system design course	1999	-2.718579402940203	11.195679483225858	2696018
2696998	EDA	arithmetic core generation using bit heaps	2013	-2.3126089574572712	10.961174535014665	2697025
2698765	Graphics	a general method for programming synchronous logic in analog computation	1968	-2.8602906897327687	9.753528732635738	2698792
2699521	HPC	fxa: executing instructions in front-end for energy efficiency	2016	-2.472375463491065	10.012670397316876	2699548
2700808	HPC	a fast algorithm for concurrent lu decomposition and matrix inversion.	1983	-1.8002523536538062	10.018228817383637	2700835
2701419	EDA	vlsi architectures for pattern matching	1994	-1.4496290325959742	11.083609555810504	2701446
2701535	HPC	backpropagation for long sequences: beyond memory constraints with constant overheads	2018	-1.7661734727424752	9.9475584231829	2701562
2702356	HPC	using tadpoles to reduce memory and communication requirements for exhaustive, breadth-first search using distributed computers	1997	-1.847507337576065	9.477769219827312	2702383
2703385	ML	a memory centric architecture of the link assessment algorithm in large graphs	2018	-1.7789996823666256	10.745242752890988	2703412
2703478	Arch	dependence graph transformations in the design of processor arrays for matrix multiplications	1992	-1.7232683502943895	10.352601906530973	2703505
2704151	EDA	building a distributed asynchronous control unit through automatic derivation of hierarchically decomposed afsms from a cdfg	2001	-2.9324403512637507	10.851875606024251	2704178
2704914	EDA	model checking in industrial hardware design	1995	-2.7284137746545323	11.225777370904217	2704941
2707375	Mobile	employing smartphones xenon flashlight for mobile payment	2014	-3.026867679166509	10.036417470939544	2707402
2708097	HPC	parallel simulated annealing strategies for vlsi cell placement	1996	-2.5595893840227215	10.647752059911793	2708124
2708292	ML	systolic mimd architectures for 4-level spherical subspace tracking	1996	-2.0437185574286016	10.569052762308914	2708319
2708333	Arch	reducing time complexities of semigroup computations on mesh-connected computers with multiple broadcasting	1989	-2.390092219889232	9.631046713259053	2708360
2708379	Theory	a memory reference model for the analysis of cache memories	1990	-2.6501062051057644	10.11707977762204	2708406
2708708	EDA	gossip: a generic system for statistical circuit design	1992	-3.193085844399962	10.884469926311308	2708735
2709620	Arch	efficient computation of algebraic operations over dynamically reconfigurable systems specified by rewriting-logic environments	2003	-2.018780253245569	11.260095678510012	2709647
2709715	Embedded	a development system for creating real-time machine vision hardware using field programmable gate arrays	1999	-2.438475585571409	11.18912803256922	2709742
2709897	HPC	performance evaluation of a parallel algorithm for determining all optimal solutions of the 1d array partitioning problem	2017	-2.482261794437062	9.376002842573493	2709924
2710632	Theory	balanced parallel sort on hypercube multiprocessors	1993	-1.6578774705866477	10.07174485208901	2710659
2711342	EDA	accelerated costas array enumeration using fpgas	2008	-3.0468251961424553	9.58800562919974	2711369
2711725	HPC	a recurrence-free variant of strassen's algorithm on hypercube	1995	-1.7146500133853946	9.643086390505117	2711752
2712160	Arch	address generation in an array processor	1985	-2.459398652800594	10.033174109550265	2712187
2713106	EDA	implementation of a vlsi layout tool on personal computers	1990	-2.8306118579696777	11.206111253170882	2713133
2714353	HPC	sparse matrix decomposition with optimal load balancing	1997	-1.5854420729246477	9.860395800776015	2714380
2715221	Theory	efficiency of randomized parallel backtrack search	1999	-2.090828085266971	9.876577016473494	2715248
2715223	EDA	adaptive wormhole routing algorithm in meshes of concave and convex faults	2002	-2.7369567006743964	9.61176508935884	2715250
2716875	Logic	task ordering and memory management problem for degree of parallelism estimation	2011	-1.7820622661327763	9.954312116897793	2716902
2717308	Arch	distributed computation for a hypercube network of sensor-driven processors with communication delays including setup time	1998	-2.6154017785078643	9.604386573502047	2717335
2717376	EDA	a floating-point to fixed-point design flow for high performance digital signal processors	2005	-2.6419510632752576	11.035496397454775	2717403
2717728	Theory	corrigendum: algorithm 806: sprng: a scalable library for pseudorandom number generation	2000	-2.9478577884973647	9.615363638296644	2717755
2718190	EDA	optimal design of remote terminal unit (rtu) for wireless scada system for energy management	2013	-2.414961235019028	9.57533575554597	2718217
2718773	HPC	a new o(n log n) scheduling heuristic for parallel decomposition of sparce matrices	1991	-1.4799195282890425	10.00620459571672	2718800
2718789	PL	solving breakthrough with race patterns and job-level proof number search	2011	-1.7705318817677431	9.59532095823371	2718816
2719047	HPC	communication-efficient bitonic sort on a distributed memory parallel computer	2001	-1.4397398020956995	10.24516655501301	2719074
2719834	EDA	32008-based single-board microcomputer	1986	-2.049605654901561	11.127780351609793	2719861
2720747	SE	faster than real-time gnss receiver testing	2014	-3.3308379226767237	10.992740654531724	2720774
2722475	DB	relations between two common types of rectangular tilings	2006	-1.6965086455873584	9.741959481276933	2722502
2722631	EDA	generating several solutions for the scheduling problem in high-level synthesis	1995	-2.286388265756827	10.938476061358571	2722658
2722972	Arch	the big three - today's 16-bit microprocessor	1980	-1.8739628030440043	11.281571836735544	2722999
2723069	Arch	prime - a processor design for character recognition	1973	-2.078285024922438	10.124161187158169	2723096
2723160	EDA	an accelerated mixed-signal simulation kernel for systemc	2010	-2.9469839381853813	10.799432646349237	2723187
2724208	Robotics	a fully automated and configurable cost-aware framework for adaptive functional diagnosis	2017	-3.2251717206793424	10.313275800544842	2724235
2724551	Graphics	linear current division in resistive areas: its application to computer graphics	1970	-3.285400681565879	10.907742969562163	2724578
2725175	Robotics	high-performance hardware description language simulation: modeling issues and recommended practices	1999	-3.0325760307961223	10.088738993079863	2725202
2727073	Robotics	improvement of data refresh rate for dual serial port to universal serial bus acquisition system	2009	-2.283605780348372	11.078450857744127	2727100
2727158	Robotics	a processor for calorimetry at the large hadron collider in the fermi project	1994	-2.5620694482116844	11.196741363191917	2727185
2727545	EDA	real-time parallel implementation of road traffic radar video processing algorithms on a parallel architecture based on dsp and arm processors	2015	-1.8887477859970996	11.245635359892251	2727572
2728594	Arch	pipelining tree-structured algorithms on simd architectures	1990	-1.4655988817222412	10.739036313415212	2728621
2728690	EDA	automatic timing-coherent transactor generation for mixed-level simulations	2015	-3.3514548710712497	11.059286585291119	2728717
2729841	HPC	provably good partitioning and load balancing algorithms for parallel adaptive n-body simulation	1998	-1.8032023015182688	9.811457946540273	2729868
2730070	Visualization	inkjet printing: a real opportunity for the next generation of low-cost sensors	2013	-3.242843965544428	9.974819650470586	2730097
2730443	Robotics	topographic data mapping by balanced hypershere tessellation	1996	-1.7069622874812609	9.565601866210901	2730470
2732786	Robotics	on partitioning and fault tolerance issues for neural array processors	1993	-2.061742435146648	10.683603973307623	2732813
2734917	Arch	high-speed hardware architecture for high-definition videotex system	1992	-1.839447362542593	10.821941066425696	2734944
2735654	Theory	register allocation for optimal loop scheduling	1993	-2.1936035541261507	9.610004449978085	2735681
2736043	EDA	memory considerations for a microprocessor video interface system	1981	-2.9915827806696162	9.99548454006182	2736070
2736619	SE	directed micro-architectural test generation for an industrial processor: a case study	2006	-3.1594718575650926	10.917098122292764	2736646
2736745	HPC	comparing nested dissection orderings for parallel sparse matrix factorization	1995	-1.8519408000879192	9.613619574469322	2736772
2736864	Embedded	expression synthesis in process networks generated by laura	2005	-1.6492183028432863	11.106199364246716	2736891
2737308	HPC	a parallel algorithm for multilevel k-way hypergraph partitioning	2004	-1.4640104715920783	9.713809534806053	2737335
2740003	Theory	speculative parallelization of a randomized incremental convex hull algorithm	2004	-1.6636510318390478	9.804569195133805	2740030
2742682	Robotics	high-speed computation of the kleene star in max-plus algebraic system using a cell broadband engine	2010	-1.6513014788484544	9.969384666109637	2742709
2744739	Networks	an analysis of ring and clustered ring interconnection topologies	1981	-2.7254031843776936	9.615167031728486	2744766
2744868	HPC	solving triangular linear systems in parallel using substitution	1995	-2.0439402891743015	9.738903870567047	2744895
2744903	DB	an improved huffman coding with encryption for radio data system (rds) for smart transportation	2018	-1.8955058080415559	9.901695102140085	2744930
2745889	Arch	optimized surface code communication in superconducting quantum computers	2017	-1.7313500913120885	11.18406130736182	2745916
2745927	Arch	a real-time executive for multiple microprocessor systems	1982	-2.8632143166949566	9.998729695288086	2745954
2747236	EDA	combining formal model-based system-level design with systemc transaction level modeling	2012	-2.6263017629049816	11.262434054383528	2747263
2747502	HPC	scheduling balanced task-graphs to logp-machines	2000	-1.6555117726986017	9.940998613333841	2747529
2747590	Arch	new cntfet-based arithmetic cells with weighted inputs for high performance energy efficient applications	2013	-2.930592677291878	9.949899483081317	2747617
2749498	SE	evaluation of the square root function on microprocessors	1976	-1.6621428879138203	11.046037143954852	2749525
2750005	Theory	fault tolerant path-embedding in locally twisted cubes	2012	-3.109122282359756	9.632690848021523	2750032
2750202	EDA	high-level verification - methods and tools for verification of system-level designs	2011	-2.550100514413817	9.868136477228985	2750229
2750750	Logic	a heuristic algorithm for dynamic task allocation in highly parallel systems	1991	-1.7468914518760892	9.986699903673657	2750777
2750892	Embedded	eager recirculating memory to alleviate the von neumann bottleneck	2016	-2.2971015721346784	10.659648739957095	2750919
2751455	SE	coverage measurement for software application testing using partially ordered domains and symbolic trajectory evaluation techniques	2006	-3.2179634629588656	11.158888953154678	2751482
2752049	NLP	session 2 overview: ultra-high-speed transceivers and equalizers	2013	-3.164106884950884	10.309523919980592	2752076
2752249	Theory	the hardware/software interface of the icl 2900 range of computers	1977	-2.056812160876293	10.049416456992594	2752276
2752477	Theory	task allocation within mesh networks: influence of architecture and algorithms	2014	-1.4357738633613604	10.109731196950213	2752504
2754272	HPC	evaluation of large-scale optimization problems on vector and parallel architectures	1994	-2.0332435820788177	9.437134285824527	2754299
2754944	HPC	a localized algorithm for optimizing unstructured mesh partitions	1995	-1.6959043448080071	9.470386398823637	2754971
2755792	Visualization	a deterministic model for evaluating the performance of a multiple processor system with a shared bus	1984	-1.7852805588832381	10.130082040983682	2755819
2755908	Theory	non-blocking routing properties of clos networks	1997	-2.447164044385284	9.961982901779457	2755935
2756288	Theory	architecture independent parallel selection with applications to parallel priority queues	2003	-1.7538723456831002	9.906204809514175	2756315
2757079	EDA	a case-study in property-based synthesis: generating a cache controller from a property-set	2007	-3.2758498268139418	11.207504284845617	2757106
2757992	EDA	low power address encoding using self-organizing lists	2001	-2.753996566860027	10.88137593740758	2758019
2759711	Logic	vli - a library for high precision integer and polynomial arithmetic	2013	-2.8744964426870867	9.678367734850431	2759738
2759955	Robotics	improving hit ratio of ilp-based concept discovery system with memoization	2014	-2.0905875877879296	9.510239477122107	2759982
2760320	ML	an enhanced parallel planar lattice architecture for large scale neural network simulations	1990	-2.5724305438138457	10.409777926882864	2760347
2760562	Robotics	control logic generation for machining systems using petri net formalism	2000	-2.790932711146122	10.562730434470787	2760589
2760929	HPC	analysis and experiments for a parallel solution to the all pairs shortest path problem	1994	-1.501393362659404	9.89664372092665	2760956
2761220	Visualization	visualizing a classic cpu in action: the 6502	2010	-2.0693840537583865	11.244887000513561	2761247
2761952	DB	percentile finding algorithm for multiple sorted runs	1989	-1.666911461431014	10.250479073421666	2761979
2763315	EDA	variable resizing for area improvement in behavioral synthesis	2005	-3.1168945710531304	11.058278114456947	2763342
2763529	EDA	a comparative study on system approaches for partially reconfigurable architectures	2004	-2.401888461373431	10.081937860947773	2763556
2764302	Robotics	organizing high-speed computations for digital governors	2017	-2.6705417677605903	10.831864667646009	2764329
2764317	EDA	a framework for the functional verification of systemc models	2005	-3.1371912324254536	11.052094768777817	2764344
2764410	EDA	a parallel evolutionary algorithm to optimize dynamic memory managers in embedded systems	2010	-2.905585903633892	9.50128482460981	2764437
2764630	Embedded	a fast-start method for computing the inverse tangent	2005	-1.4501655937355835	10.445240775252554	2764657
2765319	HPC	harp: a dynamic spectral partitioner	1998	-1.43575980847634	9.410255565583283	2765346
2765529	AI	vectorization and parallelization of transport monte carlo simulation codes	1990	-1.7891633773692088	10.114889408535218	2765556
2765927	Arch	borrow: a fault-tolerance scheme for wavefront array processors	1993	-1.949652920163489	10.907402362929773	2765954
2768188	AI	dista: a portable software solution for 3d compilation of photogrammetric image blocks	2001	-1.5488938432851846	10.64132168592898	2768215
2768372	Logic	unfolding of multirate data-flow graph to compute iteration bound	2009	-1.511225318390803	10.020758230986628	2768399
2768971	Arch	vericoq: a verilog-to-coq converter for proof-carrying hardware automation	2015	-3.097100013342467	11.250574135710695	2768998
2769406	Arch	the present and the future of reconfigurable devices for space applications	2007	-2.8259482214481864	9.836954025765694	2769433
2770296	Theory	random number generators for large-scale parallel monte carlo simulations on fpga	2018	-1.642641888781451	10.712595760865627	2770323
2771191	Networks	an experience in using uio sequences and rural chinese postman tours of conformance testing of a q.931 implementation	1992	-3.1081986492871843	10.481213103586867	2771218
2771479	HPC	a high-performance, cost-effective parallel non-numerical processing vlsi architecture	1991	-1.914839437797345	10.256670724889123	2771506
2771611	EDA	ca based self-testing and self-organizing processing arrays	2010	-3.323281695310127	10.045509477152867	2771638
2771783	DB	a broadcasting algorithm in star graph interconnection networks	1993	-2.7035809593056883	9.704771653422648	2771810
2772545	EDA	run-time reconfigurable constant multiplication on field programmable gate arrays	2017	-2.993334874327028	10.610540687313684	2772572
2774457	EDA	message routing latency-minimizing method in an asic design for distributed cooperative communication protocol processing	1998	-2.1895432746039343	10.895386503564888	2774484
2774512	HPC	design and implementation of a versatile interconnection network in the em-4	1991	-1.7739258669266236	10.024713280402352	2774539
2775533	DB	representing matrices as quadtrees for parallel processors	1985	-1.8482551312251243	9.506297361734244	2775560
2776015	EDA	efficient multicore implementation of an advanced generator of discrete chaotic sequences	2014	-1.7294720966115946	10.488842520271069	2776042
2776516	EDA	a silicon compiler system based on asynchronous architecture	1987	-3.040410623814499	11.166132261878849	2776543
2776553	EDA	a vhdl-based design methodology: the design experience of a high performance asic chip	1994	-3.2438215793785194	11.264387202338696	2776580
2776613	Theory	communication-optimal parallel and sequential qr and lu factorizations	2012	-1.732167400727196	9.90577742818698	2776640
2777031	HPC	reliability of fault-tolerant systems with parallel task processing	2007	-2.1597278436800704	9.552482781818195	2777058
2777193	AI	dynamic partial reconfigurable viterbi decoder for wireless standards	2013	-3.0662470946887432	10.400696364332083	2777220
2778039	PL	fast approximation algorithms for task-based runtime systems	2018	-1.5858587379041598	9.910656113202672	2778066
2778495	Theory	conflict-free template access in k-ary and binomial trees	1997	-2.736736702601446	9.851783019992599	2778522
2778873	Arch	design of i/o efficient, scalable array processors for multi-dimensional dft.	1999	-2.399629100168256	9.855128622659254	2778900
2779451	Theory	a compact multiway merge sorter using vlsi linear-array comparators	1989	-3.0791960319373244	10.409412302554188	2779478
2780215	Robotics	personal instrument (pi) - a pc-based signal processing system	1985	-2.244580518123888	10.967741723940462	2780242
2780844	EDA	logic verification algorithms and their parallel implementation	1987	-2.7416250433369904	10.156893214407662	2780871
2781018	EDA	a language for designer controlled behavioral synthesis	1993	-2.522061347648637	11.018896768538301	2781045
2781092	HPC	communication-optimal parallel algorithm for strassen's matrix multiplication	2012	-1.6131556814357253	9.915604637557287	2781119
2781838	Robotics	data-stationary instructions as a way to minimize long distance communications in vlsi	1983	-2.9784315353917803	10.002528991686491	2781865
2782302	HPC	an open software architecture for structured data elaboration and transcoding	2003	-2.122388506273301	10.609146666751233	2782329
2784867	EDA	saga: an experimental silicon assembler	1982	-2.764703253079306	10.925848987321	2784894
2785082	EDA	higher-level hardware synthesis of the kasumi algorithm	2007	-2.399710941665161	11.074843127295669	2785109
2785560	EDA	ise - a hardware accelerator for switch level vlsi simulation	1997	-3.0496556841980995	10.673452719247805	2785587
2785805	HPC	parallel sorting by over partitioning	1994	-1.5048544106570119	10.074059489433326	2785832
2787418	Arch	using davinci technology for digital video devices	2007	-2.704662838604719	10.286007341916651	2787445
2787756	Robotics	a mimd-based multi threaded real-time processor for pattern recognition	2001	-1.605122145366766	10.672184545499924	2787783
2788182	Theory	improved algorithms for partitioning problems in parallel, pipelined, and distributed computing	1992	-1.9483308081159318	9.908496336063982	2788209
2788236	HPC	synchronization barrier and related tools for shared memory parallel programming	1989	-1.5459647016949538	10.244486244953448	2788263
2788925	Arch	a parallel simulated annealing-based channel router	1994	-2.1438252223009595	10.158400724146762	2788952
2789310	EDA	fast direct implementations of two-dimensional digital filters via systolic and wavefront arrays	1993	-2.107690612839279	9.991329551604148	2789337
2790814	AI	improving the associative rule chaining architecture	2013	-2.390324162445498	9.6387654465218	2790841
2791582	Logic	generic design of chinese remaindering schemes	2010	-2.2580682943495214	10.14693374847076	2791609
2791705	Theory	parallel approximation of optimization problems	1996	-2.5107463373903207	9.371890823381408	2791732
2791981	Robotics	synthesis of reliable application specific heterogeneous multiprocessors	1995	-2.0172072816699256	10.42117734248336	2792008
2792068	EDA	parallel controller synthesis for programmable logic devices	1994	-2.367233127832461	11.191564224558917	2792095
2792174	HPC	functional algorithm simulation of the fast multipole method: architectural implications	1996	-1.4555665405111382	9.97696874086764	2792201
2792563	NLP	boostreduce - a framework for strong lattice basis reduction	2010	-1.5519849567048496	10.126060372690443	2792590
2793259	EDA	configuring a dual processor based microcomputer as an integrator for chromatophy applications	1986	-2.63732762066033	10.62011391103132	2793286
2794431	EDA	boolean comparison of hardware and flowcharts	1982	-3.2791673527621463	10.83500529627274	2794458
2795100	EDA	design methods and tools for application specific integrated circuits	1989	-3.2669699981348312	10.12247287620438	2795127
2795134	HCI	a method for estimating the 3d rendering performance of the soc in the early design stage	2014	-2.455776958955425	10.776149105673934	2795161
2798421	Embedded	a demonstration system for linking microprocessors using the gpib (ieee 488)	1983	-3.0728958175066317	10.158330936873783	2798448
2799775	EDA	propose of a hardware implementation for fingerprint systems	2003	-3.1454782108011448	10.673305241441064	2799802
2799944	Logic	use of microprocessor in real-time synthesis of sounds	1982	-3.0637167297017043	10.002881918300584	2799971
2800299	Robotics	the implementation of a high-speed data acquisition system for a dsp-based instrument operating in real-time	1996	-2.6150621251773942	10.913889086069902	2800326
2802308	EDA	a reconfiguration method for energy-efficient operation of multi-layer core networks	2016	-2.4705338034587205	10.216874572492523	2802335
2803477	Visualization	a 48-channel pcm tape data-acquisition system	1968	-2.8279030936924343	10.744765559786147	2803504
2804621	Visualization	a recursive hypergraph bipartitioning framework for reducing bandwidth and latency costs simultaneously	2017	-1.6927665446317477	9.900434231256488	2804648
2805123	DB	data file management in shift register memories	1977	-2.435530592073392	10.559049339288553	2805150
2805510	Arch	computer modules - an architecture for a modular multi-microprocessor	1975	-1.9689576989588995	11.073557977957114	2805537
2807410	Arch	achieving supercomputer performane for neural net simulation with an array of digital signal processors	1992	-1.4864704221892369	11.193886634299783	2807437
2807790	Embedded	implementing cellular automata with dissimilar rule on serial base	2010	-2.757820960019353	9.951899589957767	2807817
2808048	EDA	fpga-based hardware/software codesign of an expert system shell	2003	-2.7730124105765084	10.4902883029116	2808075
2810789	Robotics	configuration folding: an energy efficient technique for context recognition	2012	-2.509221244829302	9.97640600851941	2810816
2811223	Arch	parallel gauss-seidel on a torus network-on-chip architecture	2012	-1.642260359636994	9.998329502405792	2811250
2811659	EDA	scheduling of tasks for distributed processors	1984	-2.0817600131502307	9.973804661677123	2811686
2811832	EDA	exploiting hardware capabilities in interior point methods	2016	-1.8397399868498392	9.572644576350982	2811859
2812872	EDA	implementation of an asynchronous low-power small-area passive radio frequency identification design using synchronous tools for automation applications	2012	-3.3109761559065247	10.06406405683044	2812899
2815509	Robotics	imperfectly connected 2d arrays for image processing	1989	-2.2968603776975307	11.100702798697968	2815536
2815646	HPC	on a scheme for parallel sorting on heterogeneous clusters	2002	-2.503767198615526	9.373016932739278	2815673
2816836	Robotics	philosophy, structure, and examples of relegated control	1989	-2.566383619664531	11.103504866358072	2816863
2818411	HPC	non-uniform 2-d grid partitioning for heterogeneous parallel architectures	1995	-1.5236626682810936	9.781072504116064	2818438
2819391	Graphics	architecture for a digital programmable image processing element	1981	-2.5981359314546038	10.864638725059624	2819418
2819552	EDA	hardware supported simulation systems for graph based and 3-d cellular processing	1996	-1.4365209699418349	10.441772886727806	2819579
2820343	NLP	high level testbench transformation for pipelined components	2002	-2.841876552591017	10.691922207941632	2820370
2821736	Arch	a new model for dynamic processor allocation in multicomputer systems	1996	-1.9362339168806053	9.956683728030765	2821763
2822156	Theory	an optical simulation of shared memory	1999	-1.8559661888790715	10.300056279371926	2822183
2822500	HPC	bitslice: representation without taxation	2003	-1.5253807901046543	10.615340772127915	2822527
2824848	Arch	reduced instruction set computers (2. ed.)	1990	-1.924714760567117	10.153026467605358	2824875
2824854	Theory	algorithm 806: sprng: a scalable library for pseudorandom number generation	1999	-2.95613971982703	9.614681094217994	2824881
2825427	EDA	6802/6808 emulation for the hp 64000 microprocessor development system	1982	-2.4331072475343105	10.296678839487674	2825454
2825626	PL	dib - a distributed implementation of backtracking	1985	-2.0191120200414656	9.37210895757789	2825653
2825765	Theory	i/o efficient algorithms for matrix computations	2010	-1.807521778267128	9.944327454675355	2825792
2826519	ECom	marine engine state monitoring system using distributed precedence queue mechanism in can networks	2010	-2.615095198471603	10.072349508238094	2826546
2826553	DB	virtual parallelism support in reconfigurable processor arrays	1993	-1.841636627926768	10.71698326396638	2826580
2826838	Embedded	understanding complexity in multiphysics systems-on-a-chip: modern approaches for design	2015	-3.0313833513709354	11.196242124022827	2826865
2826964	Robotics	reusable electronics and adaptable communication as implemented in the odin modular robot	2009	-2.7854008093935003	10.861241556824927	2826991
2828367	EDA	two new techniques for unit-delay compiled simulation	1992	-2.5106817001585724	10.31215912474365	2828394
2828629	Theory	concurrent algorithms for root searching	1982	-2.1684158317044373	9.798403488971372	2828656
2828634	HPC	on systolic array methods for band matrix factorizations	1986	-2.8053349751455947	9.741220204699307	2828661
2830173	Arch	design and construction of an array processor	1980	-2.9856980273198865	10.699228525812822	2830200
2830782	Theory	simplifying communication induced by operations of block-distributed arrays	1996	-1.5346436308897142	9.865701762352916	2830809
2831153	EDA	simulation of dsp algorithms on fixed point architectures	2005	-3.2216523462282582	11.058958961557968	2831180
2831238	Logic	real-time interfacing: engineering aspects of microprocessor peripheral systems	1988	-2.79837127727429	10.252069840503967	2831265
2831627	NLP	fast balanced partitioning is hard even on grids and trees	2012	-2.260051385214986	9.550378676186172	2831654
2831991	EDA	an experimental multi microprocessor implementation of filter function in radar data processing subsystem.	1980	-1.9298242840358104	10.33800391096924	2832018
2832343	HPC	integration of sdl models into a systemc project for network simulation	2013	-2.490679555921442	11.248734117724009	2832370
2833522	HPC	fpga implementation of a lattice quantum chromodynamics algorithm using logarithmic arithmetic	2005	-1.4327310705548304	10.728941014377368	2833549
2833686	HPC	introduction to the special issue on nvm and storage	2018	-2.9666870197646538	10.377680662341485	2833713
2834648	Metrics	an algorithm of non-conflict schedule with joint diagonals activation of connectivity matrix	2012	-3.0951099865764697	9.592640037157144	2834675
2835807	Logic	programmable cellular automata	1999	-3.2280793697347425	9.695433926271198	2835834
2835816	SE	behavioural models for group communications	2010	-2.614776108048479	10.692456210357232	2835843
2836815	EDA	selecting profitable custom instructions for reconfigurable processors	2010	-3.144141668608151	10.507312968194226	2836842
2838235	EDA	quality of soc designs through quality of the design flow: status and needs.	2001	-3.234718249003313	10.646691596366976	2838262
2838462	EDA	a parallel row-based algorithm for standard cell placement with integrated error control	1989	-3.2610804124538157	10.6718028255355	2838489
2839121	EDA	uniformization of affine dependence programs for parallel embedded system design	2001	-1.7000337760682749	10.222668418602778	2839148
2839550	SE	empirical research and automatic processing method of precision-specific operation	2015	-3.2115457877231184	9.710188418654804	2839577
2839645	Theory	griap: a new way to develop communication schemes in interconnection networks	1995	-2.5700458958009302	9.735146358376461	2839672
2839796	Theory	techniques for concurrent testing of vlsi processor operation.	1982	-3.125169348105158	10.115714836927543	2839823
2840074	HCI	fpga design of user monitoring system for display power control	2012	-2.762585511213655	10.20227766965237	2840101
2840191	EDA	elf: a tool for automatic synthesis of custom physical cad software	1989	-2.607072502056339	11.181142373397183	2840218
2841078	Theory	hybrid image partitioning algorithms for fast fractal image compression	2004	-2.04529765818048	9.695195730403793	2841105
2841519	EDA	a high-speed data acquisition card based on usb bus	2010	-2.377337933975073	11.201606617399724	2841546
2842343	HPC	monte-carlo tree search parallelisation for computer go	2012	-1.9766434132459691	9.399364791548738	2842370
2843059	Theory	an 11-step sorting network for 18 elements	2009	-2.5408136366851144	10.270814581143537	2843086
2843062	EDA	stg-based resynthesis for balsa circuits	2013	-3.1738659233142728	10.980302700741731	2843089
2843282	HPC	communication results for parallel sparse cholesky factorization on a hypercube	1989	-1.4373857325888946	10.154481681688583	2843309
2843365	Theory	work-efficient matrix inversion in polylogarithmic time	2013	-1.5114859382914303	10.047833481043732	2843392
2843905	Embedded	a new framework for the automatic insertion of mitigation structures in circuits netlists	2010	-3.1647830682717824	11.12531277081805	2843932
2843919	Embedded	real-time digital multifunction instrument for power quality integrated indexes measurement	2008	-2.6343720613628263	10.169484719711587	2843946
2844720	EDA	what's in a timing discipline? considerations in the specification and synthesis of systems with interacting asynchronous and synchronous components	1989	-2.9493480964324004	10.772301643078938	2844747
2845045	EDA	a pipelined block qr decomposition algorithm	1987	-2.829647293219664	10.007812988511446	2845072
2845697	HPC	a scalable low discrepancy point generator for parallel computing	2004	-2.7893210803531265	9.637245538913334	2845724
2845817	Arch	computational design alternatives with microprocessor-based systems	1978	-2.2544553843050106	11.227910032048609	2845844
2846084	EDA	memories in microprocessor systems	1979	-2.42840049162931	11.034039021334165	2846111
2846398	Visualization	automated in-camera detection of flash-eye defects	2005	-3.0109841857692627	10.912962711440873	2846425
2848184	EDA	designing a 6809 coprocessor for the bbc microcomputer	1989	-2.0237033263599904	11.269378166585712	2848211
2848424	HPC	average-case scalability analysis of parallel computations on k-ary d-cubes	2002	-1.7619627716358726	9.949809840865694	2848451
2848785	Robotics	framework for massively parallel testing at wafer and package test	2009	-2.2131788917313786	10.965693639438506	2848812
2849255	EDA	an highly parallel architecture for real-time music synthesis and digital signal processing application	1990	-2.479324465558696	10.09479283682381	2849282
2850481	DB	an efficient organization or large frequency-dependent files for binary searcking	1971	-1.96316177940032	10.27471200318649	2850508
2851361	Visualization	a programmable data concentrator for a large computing system	1969	-2.151981465543519	11.179082050187937	2851388
2851829	DB	an optical associative parallel processor for high-speed database processing. theoretical concepts and experimental results	1994	-2.421626152673204	11.188820972862024	2851856
2851861	PL	providing a vhdl-interface for proof systems	1992	-2.553836445363592	11.125698249379738	2851888
2852550	DB	robust massively parallel sorting	2017	-1.4531528637989968	9.885453972424843	2852577
2853266	Logic	numerical computation on massively parallel processors based on residue number system arithmetic	1996	-2.1603084363845024	10.17289568981728	2853293
2853675	DB	load-balancing spatially located computations using rectangular partitions	2012	-2.2547594586500868	9.418431415396906	2853702
2853882	EDA	an information acquisition method of city bus integrated control network	2009	-2.5285679955644147	9.723646239873558	2853909
2854273	DB	o(n^(1/2)) algorithms for the maximal elements and ecdf searching problem on a mesh-connected parallel computer	1986	-1.7289034223570283	9.84427391295275	2854300
2854626	PL	notes on the complexity of systolic programs	1987	-1.5984646889096619	10.007178171521367	2854653
2855054	EDA	embedded system based on microcontroller for generating i-v curves of electronic devices	2014	-2.7637589178584125	10.51456478026703	2855081
2855403	NLP	the verilog hardware description language (2. ed.)	1995	-3.0880005160051267	10.605655860499835	2855430
2855521	EDA	towards fully automated tlm-to-rtl property refinement	2018	-2.7266696220741187	11.113132622006958	2855548
2855773	Arch	kyklos : a linear growth fault-tolerant interconnection network	1985	-2.5196134543934936	9.74325085903182	2855800
2856151	HPC	a reliable sorting algorithm on hypercube multicomputers	1995	-2.073769089329699	10.879895660344248	2856178
2857375	Robotics	pulse-signaling algorithm: a non-device-based robotics control and communication	1998	-2.6909579315287973	11.238018316491607	2857402
2857797	EDA	tuning vhdl for multivalve logic modeling	1990	-3.0896045753904064	10.315934898639494	2857824
2858432	EDA	resynthesis and peephole transformations for the optimization of large-scale asynchronous systems	2002	-3.187409685245531	11.126037975161514	2858459
2858745	EDA	a unified hardware/software approach for reducing context switching time with multiple tasks	2005	-2.4357911804078243	10.522766208459599	2858772
2859488	Robotics	high-performance, low-cost analog data processing and control using a 16-bit single-board microcomputer	1984	-2.5721984257971715	10.959350733162207	2859515
2861557	Graphics	a segmented fft algorithm for vector computers	1988	-1.8788382026894743	10.3640139993509	2861584
2861659	Theory	bounds and approximations for self-initiating distributed simulation without lookahead	1991	-1.9745447571887995	10.068413314458194	2861686
2861716	EDA	design, simulation and development of a field programmable gate array (fpga) based monitoring system.	2010	-2.7909894521251104	10.118560128364237	2861743
2862105	Arch	parallel implementation of circuit simulation	1990	-1.5768757704079854	10.82607169470466	2862132
2862369	EDA	microblaze soft core based fpga embedded system design of tetris game.	2010	-2.2693098574200485	10.751198969162298	2862396
2864594	Embedded	a multi-mode error-correction solution based on split-concatenation for wireless sensor nodes	2017	-3.1003273521684958	10.251204526750763	2864621
2865155	EDA	a parallel state assignment algorithm for finite state machines	2004	-1.8570962351051783	10.817775752950515	2865182
2865265	Theory	coarse grained gather and scatter operations with applications	2004	-1.910723853563228	9.704389286819334	2865292
2865387	EDA	digital systems design automation: a simulation-based framework	1986	-2.9839231233536267	11.237998400483631	2865414
2865417	EDA	computer-aided design of pipelined and multiclocked microarchitectures	1991	-3.1181110330956034	11.098953788279488	2865444
2866619	Mobile	a novel low-cost real-time power measurement platform for lowpan iot devices	2017	-2.9241012830855166	9.61599602725317	2866646
2868341	HPC	a two-layered mesh array for matrix multiplication	1988	-1.7765806616711015	10.012154995356187	2868368
2868866	EDA	automatic circuit extractor for hdl description using program slicing	2004	-3.2715360563229714	10.987444094621367	2868893
2870466	HPC	scalability of algorithms: an analytic approach	1995	-1.446496176010455	9.98659195096488	2870493
2870645	Arch	attributes of parallel and cascade microprocessor implementations of digital signal processing	1980	-2.201759837411068	11.241881265584654	2870672
2870887	EDA	mapping of uniform dependence algorithm onto fixed size processor arrays	1993	-1.5267996950485396	9.949330271675	2870914
2871848	Theory	spam diagnosis infrastructure for individual cyberspace	2011	-2.9085771775202938	9.406101486918823	2871875
2872682	EDA	optimising explicit finite difference option pricing for dynamic constant reconfiguration	2012	-1.5634395572908062	11.042792999853912	2872709
2873247	Logic	signature analysis, verification and synthesis in pervasive environments	2007	-3.145239605696218	9.880436997123883	2873274
2873452	Robotics	the design and realization of small-sized uav solid data recorder	2011	-2.8439167048940734	10.518083410635931	2873479
2873464	HPC	parallel solution of linear systems with striped sparse matrices	1988	-1.4927473849851751	10.018104112679644	2873491
2873966	Arch	efficient music retrieval systems design based on reconfigurable hardware	2011	-2.026148918372439	11.036903740615879	2873993
2874502	EDA	test program optimization techniques for a high speed performance vlsi tester	1983	-3.1999638238591213	10.577274317671627	2874529
2874732	EDA	a mixed hdl/pli test package	2010	-2.668386992755744	11.273503817431347	2874759
2874861	Vision	on the rearrangeability of 2(log2n) - 1 stage permutation networks	1985	-1.806055130760876	10.363324183080103	2874888
2875075	EDA	studies on the layout algorithm for cgh in oemcm systems design	2000	-2.8620254286837308	10.838711316555669	2875102
2875511	EDA	high-level estimation and exploration of reliability for multi-processor system-on-chip	2015	-2.4571828164497163	10.257419332862417	2875538
2877163	Theory	a constant time optimal routing algorithm for directed double loop networks	2004	-2.8016676826960047	9.721220598522534	2877190
2877618	EDA	split-sideband synthesis	2008	-2.9333379730202664	10.303796199694913	2877645
2877660	AI	computer-automated design of multifont print recognition logic	1963	-2.781529911629144	10.644146304427448	2877687
2879246	EDA	techniques for formal verification of digital systems: a system approach	2004	-2.565176358985084	11.227774553259763	2879273
2880468	EDA	pipelined bit-serial synthesis of digital filerting algorithms	1991	-3.0505454554980425	10.510153534899727	2880495
2880484	Embedded	transaction level model of embedded processor for vector-logical analysis	2013	-2.3910585168486094	10.935830475535527	2880511
2881178	EDA	a visual design environment	1993	-2.8733237998492074	11.134192995213823	2881205
2881346	Theory	a game-of-life-based paradigm for massively parallel computing on asynchronous circuits	2018	-2.3435760261879826	10.225787424645176	2881373
2881619	EDA	a state assignment procedure for single-block implementation of state charts	1991	-3.022811761681845	10.923111792398672	2881646
2882874	HPC	a distributed eigensolver for loosely coupled networks	2013	-1.812365584345428	9.80453460183865	2882901
2882988	Mobile	development of an evaluation platform and performance experimentation of flex power fpga device	2018	-2.5562175835420025	10.06441021663438	2883015
2883551	HCI	loop acceleration by cluster-based cgra	2013	-1.5522040332284666	10.587977128283663	2883578
2884361	ML	qiskit backend specifications for openqasm and openpulse experiments	2018	-2.3252604064957803	11.174218144970503	2884388
2884409	EDA	memory embedded vlsi gate array testing	1985	-3.3358220247292243	10.437577700362755	2884436
2884728	HPC	malmm: a multi-array architecture for large-scale matrix multiplication on fpga	2018	-1.8315300933961056	9.965871600778422	2884755
2887218	DB	distributed evaluation of an iterative function for all object pairs on an simd hybercube	1991	-1.5784214219322317	10.012277771608249	2887245
2887685	EDA	fpga in rough set based core and reduct computation	2013	-1.9273719639117168	10.332865395824262	2887712
2887903	Arch	systolic architecture for boolean operations on polygons and polyhedra	1987	-2.008111048782152	10.117031001907435	2887930
2888984	Robotics	the tms32oc4o and it's application development environment: a dsp for parallel processing	1991	-2.0224644900427724	10.666865447921346	2889011
2890445	Arch	performance analysis of pipelined multistage interconnection networks	1999	-2.3920688062923623	9.846270616559064	2890472
2891200	HPC	a fast parallel sat-solver — efficient workload balancing	1996	-2.08641546200678	9.671070618126407	2891227
2892146	Theory	what a fast fpu means for algorithms: a story of vector elementary functions	2013	-3.146577189406422	9.719937103315882	2892173
2893732	Arch	a systolic processor for signal processing	1982	-2.016256743656005	11.158826144272313	2893759
2895049	Mobile	realization of prototype of a low-cost bidirectional communication system through fibreless optics	2016	-2.982087271909759	10.463076601605106	2895076
2895380	HPC	task allocation in heterogeneous computing environment by genetic algorithm	2002	-2.1400536035172717	10.027058349034533	2895407
2895437	Theory	robust k-mer partitioning for parallel counting	2018	-1.5672955716535446	10.066862111557793	2895464
2895519	Arch	ballistic cam design	1961	-1.8206480627479675	11.111623703450231	2895546
2895669	Metrics	non-volatile storage in portable measurement systems : application to a class of measurement problems	1984	-3.0394676899600745	10.176405680019112	2895696
2896570	EDA	quartz: a framework for correct and efficient reconfigurable design	2005	-2.8487476308837816	10.929844959404642	2896597
2897628	AI	expressiveness versus optimizability in coordinating parallelism	1999	-1.7100274700386762	9.803254717465103	2897655
2897744	Arch	parallel simulated annealing algorithms for cell placement on hypercube multiprocessors	1990	-1.9520767615325187	10.058537678704502	2897771
2898015	EDA	towards rtl test generation from systemc tlm specifications	2007	-2.911862708540947	11.249111114331233	2898042
2898186	Embedded	a functionally distributed responsive micro controller for distributed real-time processing	1997	-2.545642704393573	10.999193033436699	2898213
2898430	EDA	high speed memory organization	1995	-2.7760431079606542	10.043649008058754	2898457
2898643	EDA	design, fabrication, and run-time strategies for hardware-assisted security	2013	-2.73196322641334	10.40954298164494	2898670
2899527	Robotics	optimized throughput improvement of assembly flow line with digital twin online analytics	2017	-2.0921090415757115	10.40586318375006	2899554
2900245	Arch	dataflow-based parallel signal processing and classification on reconfigurable hardware	2017	-1.8519600857891725	10.317179946594086	2900272
2900567	HPC	parallel depth first search. part i. implementation	1987	-1.485174459865415	10.239501219971435	2900594
2900931	Arch	microprogrammed significance arithmetic: a perspective and feasibility study	1971	-2.3754197400411585	10.784837414494334	2900958
2900995	HPC	reasoning about systolic algorithms	1988	-1.5032760464097357	9.549913338427368	2901022
2901169	EDA	modification of concurrent design of hardware and software for embedded systems - a synergistic approach	2016	-1.8320442151943204	10.574985052310844	2901196
2902324	DB	dbc&#8212;a database computer for very large databases	1979	-2.02500849398024	10.791186803201963	2902351
2903811	HPC	an optimized parallel risc processor for fuzzy computing	1999	-2.468911334561404	10.082395605881702	2903838
2904232	HPC	weak parallel machines: a new class of physically feasible parallel machine models	1992	-1.8243956610545409	9.675429379378821	2904259
2904661	EDA	non-volatile memory (nvm) technologies	2016	-3.136545074719717	10.524014895633448	2904688
2905071	Arch	the lucasfilm audio signal processor	1982	-2.512566171377057	10.698682399280633	2905098
2905266	Logic	testing microprocessor boards and systems: a new approach	1983	-2.9473407104728557	10.079190781602463	2905293
2905999	HPC	brief announcement: dynamic interoperable point-to-point connection of mpi implementations	2005	-1.8797345057887	9.800147832521077	2906026
2907272	HPC	the dance party problem and its application to collective communication in computer networks	1997	-1.96702005183464	9.941186090690257	2907299
2908124	Theory	parallel algorithms for geometric problems on networks of processors	1993	-1.7826631200542282	10.059881722555431	2908151
2908159	Graphics	custom coprocessor based matrix algorithms for image and signal processing	2002	-1.9824756374809895	10.793765309016221	2908186
2908205	Arch	the fdp, a fast programmable signal processor	1971	-2.203409713550489	10.944009637757217	2908232
2908882	Visualization	a fused continuous floating-point mac on fpga	2018	-2.7454848020463616	10.140841933646085	2908909
2909959	Arch	optimizing d-gm quantum computing by exploring parallel and distributed quantum simulations under gpus arquitecture	2016	-1.5450442312893609	10.220962102755454	2909986
2910380	EDA	introduction: special issue on microprocessor verifications	2002	-2.8507597553566537	10.058635234497846	2910407
2910758	EDA	synthesis of false loop free circuits	1995	-2.2572725737893142	11.055631257414511	2910785
2910914	HPC	tensor product modeling of fault tolerant multiprocessor architectures	2002	-2.4060277060921327	10.129930457125065	2910941
2911730	Theory	parallel sorting with limited bandwidth	2000	-2.19866771897423	9.843516092886064	2911757
2911784	DB	mpeg reconfigurable video coding	2010	-2.1287052704757152	10.939356886760445	2911811
2911902	HPC	a parallel implementation of the column subtraction algorithm	1995	-1.8393305290302369	9.909392514609966	2911929
2912005	HPC	west coast contributions to the development of the general-purpose computer: building maddida and the founding of computer research corporation	2003	-2.896871756134556	10.37623140724383	2912032
2912352	Theory	parallel construction of finite solvable groups	1996	-1.7424378753127658	9.646548083166774	2912379
2912396	EDA	low energy bus design with error tolerant coding	2017	-3.1233536620529843	10.198328242454801	2912423
2914050	Arch	retargetable very long instuction word compiler framework for digital signal processors	2002	-1.9600794086008744	10.886051555033793	2914077
2914125	HPC	flats, a machine for numerical, symbolic and associative computing	1979	-2.0520953161915862	10.374477718249576	2914152
2915332	EDA	pace: a multiprocessor system for vlsi circuit simulation.	1993	-2.8454617825039334	10.285386930089496	2915359
2916138	Embedded	hardware implementation of strategies for servicing queues	2009	-2.1429750529221177	11.214843461554574	2916165
2916273	EDA	design verification at the register transfer language level	1975	-2.9947282170086487	11.178775579974143	2916300
2916577	Theory	minimizing communication in numerical linear algebra	2011	-1.879962818292797	9.800473836729816	2916604
2916614	Arch	a gsm speech coder implemented on a customized processor architecture	1993	-2.6972032285026466	11.230770081686776	2916641
2917730	Visualization	a microprogrammed approach to signal processing	1974	-2.2933265928503017	11.167919549045727	2917757
2918728	Embedded	fpga based tester tool for hybrid real-time systems	2008	-2.233724937173859	11.151914471265519	2918755
2918888	EDA	design of a power efficient self-adaptive lvds driver	2018	-3.06980688910776	10.1866259499162	2918915
2919377	EDA	tdr: a distributed-memory parallel routing algorithm for fpgas	2002	-2.230083319117661	10.899079043827166	2919404
2919514	Theory	the design of an interactive computer system for microelectronic mask making	1977	-3.3502906316048846	10.099945465414953	2919541
2919540	Arch	the verification of the on-chip coma cache coherence protocol	2008	-2.0596802978589035	11.23207229638012	2919567
2919916	HPC	fastmap: a distributed scheme for mapping large scale applications onto computational grids	2004	-1.5266591317351816	9.502901478447267	2919943
2920003	PL	a study of conflicting pairs of compiler optimizations	2017	-2.270077070083656	9.395298133826296	2920030
2920379	EDA	recast - design space exploration for dynamic reconfigurable embedded computing.	2004	-2.5073003639657823	10.852519554778755	2920406
2920726	Arch	an adaptable emulation support environment for microprocessor systems	1983	-2.252365407852946	10.506837932966917	2920753
2920754	HPC	on the performance prediction of pram simulating models	1991	-1.5597500615134618	10.278756810004593	2920781
2921097	HCI	the simple rs232 hub to interface microcontroller peripheral devices with the central processor	2003	-2.654039393115101	11.008946312774036	2921124
2921463	HPC	towards real-time neuronal connectivity assessment: a scalable pipelined parallel generalized partial directed coherence engine	2015	-2.1464407339904543	10.779137178645612	2921490
2922730	HPC	implementation of a portable and reproducible parallel pseudorandom number generator	1994	-1.6150720613238854	10.345298969367773	2922757
2922790	Theory	on the complexity of the generalized block distribution	1996	-1.6074595397730522	9.885900758569218	2922817
2922879	EDA	reconfiguration of field programmable logic in embedded systems	2005	-2.589580837258111	10.928541026713528	2922906
2923761	Theory	efficient selection algorithms on distributed memory computers	1998	-2.0381407298507628	9.722114046843123	2923788
2924329	EDA	system-level design automation and optimisation of network-on-chips in terms of timing and energy	2015	-2.7596434432350896	11.057505630669118	2924356
2924486	Arch	distributed dynamic hardware operating system for multiport reconfigurable memory	1982	-2.4641840642220405	10.479157170213467	2924513
2924659	EDA	tutorial t7a: new modeling methodologies for thermal analysis of 3d ics and advanced cooling technologies of the future	2012	-3.2931814193724303	10.081014733842556	2924686
2925219	HPC	parallel algorithms for minimizing multiple-valued programmable logic arrays	1991	-1.5769899257652946	10.874352190466464	2925246
2925492	HPC	communication-efficient parallel generic pairwise elimination	2007	-1.5248829952937633	9.79446153869798	2925519
2925870	EDA	synchronization mechanism for timed/untimed mixed-signal system level design environment	2006	-2.9847974472768346	11.151032795433624	2925897
2927425	HPC	the utfla: uniformization of non-uniform iteration spaces in two-level perfect nested loops using sfla	2016	-1.7574101722113156	9.775291331520581	2927452
2927611	EDA	the design of a new fpga architecture	1995	-2.8200170822991617	11.215154180375302	2927638
2928027	EDA	abstract synthesis of turbo decoder elements onto reconfigurable circuit	2005	-3.06644551256103	10.35286670583351	2928054
2930470	HCI	lpc speech i.c. using a 12-pole cascade digital filter	1981	-3.0862489027385895	10.563559173245192	2930497
2930502	Metrics	multithreaded algorithms for maximum matching in bipartite graphs	2012	-1.5121780614573288	9.402112454720307	2930529
2930755	EDA	dynamic reordering in a breadth-first manipulation based bdd package: challenges and solutions	1997	-2.2395355693015397	9.419702618066193	2930782
2930999	OS	the evolution of the sperry univac 1100 series: a history, analysis, and projection	1978	-1.8214252156670048	10.892609684760867	2931026
2931401	EDA	logic verification algorithms and their parallel implementation	1989	-2.8769207264227608	10.058929104107724	2931428
2931499	Logic	refinement and theorem proving	2006	-2.7204704734598697	10.99138735509753	2931526
2931861	HPC	towards an efficient implementation of a fast algorithm for multipoint polynomial evaluation and its parallel processing	1997	-1.5491732456883809	10.255820011123797	2931888
2932539	Logic	linear encoding scheme for weighted finite automata	2004	-2.340461057313658	10.960035173704398	2932566
2932825	Theory	on switching network functionalities and their relationships	1982	-2.660507590527243	9.772098070646422	2932852
2934647	EDA	a design of sound synthesis ic	1998	-2.6740193236871157	10.81811932164382	2934674
2935293	HPC	study of link congestion during i/o transfers in 2-d meshes using wormhole routing	2000	-2.721957852389275	9.658224316888957	2935320
2935299	EDA	an application of l systems to local microcode synthesis	1990	-2.839273565602189	10.748039443953694	2935326
2935473	HPC	transmission problems encountered when testing memory devices in parallel on memory ate	1986	-3.2453343704614306	10.202919215881591	2935500
2935606	HPC	on the performance of multi-gpu-based expert systems for acoustic localization involving massive microphone arrays	2015	-2.830779253668513	9.848455105398267	2935633
2936436	HPC	strategies to map parallel applications onto meshes	2010	-1.8045081233157163	9.654353380863812	2936463
2936896	Arch	oblivious algorithms for multicores and network of processors	2010	-1.4442487926557923	9.977785571329294	2936923
2937630	SE	an aspect-oriented programming-based approach to software development for fault detection in measurement systems	2010	-2.937030394960838	9.987379317486802	2937657
2939586	AI	efficient embedding hypercube on arrangement graphs	1996	-2.873447086795172	9.563370787884539	2939613
2940708	Theory	q#, a quantum computation package for the .net platform	2007	-2.2204903923522745	10.94988716449327	2940735
2941148	Logic	area efficient computing structures for concurrent error detection in systolic architectures	1991	-3.2514682145089955	10.089536511559428	2941175
2941983	DB	the identification of parallel micro-operations	1974	-2.358188672725829	9.912162888433851	2942010
2942483	EDA	a prolog machine based on vlsi algorithms	1989	-1.5131209850207168	10.873518224183544	2942510
2942782	AI	parm: a parallel relaxation machine for handwritten character recognition	1998	-1.5968138166062926	10.897636081635802	2942809
2943249	ML	a neural architecture for fast rule matching	1995	-2.2566522715024875	9.780042933105918	2943276
2943483	HPC	approximate computing techniques for low power and energy efficiency	2018	-3.2055545988978547	10.981131409719561	2943510
2943580	HPC	systolic array implementations of neural nets on the maspar mp-1 massively parallel processor	1990	-1.4890931137801284	11.124229665147347	2943607
2944432	HPC	the parallel neighbour sort and 2-way merge algorithm (short communication)	1986	-1.5617845827952124	10.100997225210763	2944459
2944518	Theory	constant time quantum search algorithm over a datasets: an experimental study using ibm q experience	2018	-2.7800619489534477	10.153346021198507	2944545
2944642	Arch	learning in linear systolic neural network engines: analysis and implementation	1994	-2.7893763515860646	10.308750202144433	2944669
2945037	PL	optimal evaluation of array expressions on massively parallel machines	1995	-1.5428678129749804	9.916223857506923	2945064
2946174	DB	poisson generators on mesh-connected computers with multiple broadcasting	1995	-2.2909969331563724	9.752885453077571	2946201
2948711	Theory	on the analysis of synchronous computing systems	1990	-1.60184577814424	9.541051112437213	2948738
2948865	EDA	"""""""sinmesh"""": a new approach to reconfigurable mesh architecture"""	2002	-2.8454909429707973	9.804538784541018	2948892
2951281	HCI	architecture of a configurable application interface for speech recognition systems	1992	-2.6158091948015776	9.96793172053182	2951308
2951504	HPC	suboptimal communication schedule for gen_block redistribution (best student paper award: honourable mention)	2000	-1.4292655257952218	10.158024306737088	2951531
2951819	Theory	an efficient connected components algorithm on a mesh-connected computer	1985	-2.722242220028988	9.593271068784537	2951846
2952219	HPC	issues concerning the benchmarking of massively parallel computers for automotive applications.	1993	-1.4716485006361006	10.569033769502036	2952246
2952967	Security	rs-232 led board	2007	-2.5681465542391777	11.059446843198938	2952994
2953907	HPC	algorithm independent data flow mapping on a unified vlsi architecture	1991	-1.7296995145228646	11.09079948808003	2953934
2954463	HPC	load balancing strategies for a parallel ray-tracing system based on constant subdivision	1988	-1.5286502403598607	9.880480463443071	2954490
2955779	Arch	optimisation of irregular multiprocessor computer architectures using geneticalgorithms	1999	-3.21329884506482	9.564601770464966	2955806
2956869	EDA	instance-specific versus parameter-specific circuit generation	2005	-2.6263606837916558	10.899979525586684	2956896
2957030	Theory	a randomized sorting algorithm on the bsp model	2014	-1.7370436205546884	9.87957749891232	2957057
2957039	HPC	multistage interconnection networks reliability analysis	2016	-2.225136630013468	9.759342644504963	2957066
2957113	EDA	on the hardware-relevant simulation of regular two-dimensional cnn processing grids	2006	-1.834469536665129	10.964463089300079	2957140
2958959	Arch	a fixed size array processor for computing the fast fourier transform	1987	-2.103122323255276	9.872358226958394	2958986
2959548	EDA	diagrammatic functional description of microprocessor and data-flow processor	1985	-2.5264986583574927	10.945083684770193	2959575
2960935	SE	reducing test program development time for memory devices	1985	-2.9964247015819434	10.208452260524592	2960962
2961142	AI	an experimental comparison of binary and floating point representations in genetic algorithms	1991	-2.764551884825912	9.60170345579243	2961169
2961462	EDA	functional abstraction from structure in vlsi simulation models	1987	-3.01697326545028	11.13002921164226	2961489
2966651	HPC	a parallel hill-climbing refinement algorithm for graph partitioning	2016	-1.967558874440364	9.42299068852406	2966678
2968805	HPC	matrix multiplication and data routing using a partitioned optical passive stars network	2000	-2.111902262442679	10.121380321479098	2968832
2968855	NLP	selected aspects of component modeling	1992	-3.229775929919485	10.791082085487227	2968882
2968897	EDA	cross-layer dependability for runtime reconfigurable architectures	2018	-2.2378998218065025	10.990201271431468	2968924
2970259	HPC	a coding scheme for concurrent error detection/correction in multistage interconnection networks	1987	-2.588612877930362	9.759381839000987	2970286
2970408	EDA	enhancing fpga robustness via generic monitoring ip cores	2011	-3.3470774727626558	11.042319035872712	2970435
2971130	Embedded	qualcomm hexagon dsp: an architecture optimized for mobile multimedia and communications	2013	-2.4772086698367097	11.247031017099767	2971157
2971156	EDA	compaction of a routed channel on the connection machine	1989	-1.6504252566156203	10.211946724647596	2971183
2971872	EDA	adapt : architectural and design exploration for application specific instruction-set processor technologies	2007	-2.473229048172069	10.988553554775912	2971899
2972047	Robotics	an fpga-quantum annealer hybrid system for wide-band rf detection	2017	-2.0554251840903204	10.903630027781633	2972074
2972617	EDA	a cmos risc processor with integrated system functions	1986	-2.9231160658516946	10.46043689292046	2972644
2973477	EDA	resilient cache design for mobile processors in the near-threshold regime	2015	-3.0440687706906133	10.501676849279796	2973504
2974608	HPC	clustering on a hypercube multicomputer	1991	-1.88045930933047	9.786638651693519	2974635
2974632	DB	a new genetic algorithm for loop tiling	2006	-2.0028782982151263	9.533366482118259	2974659
2975314	ML	parallelization of an encryption algorithm based on a spatiotemporal chaotic system and a chaotic neural network	2015	-2.0884146769237466	10.208376093779792	2975341
2975989	Embedded	detecting the existence of malfunctions in microcontrollers utilizing power analysis	2018	-2.943848145650188	9.579012209862515	2976016
2976686	Arch	cube structures for multiprocessors	1990	-2.0357143024676665	10.177876219190637	2976713
2977096	Arch	a representation for dynamic graphs in reconfigurable hardware and its application to fundamental graph algorithms	2000	-3.0741539425139863	9.796265493932447	2977123
2977148	HCI	developing a low-cost driving simulator for the evaluation of in-vehicle technologies	2009	-2.0253223280698256	10.86221459354508	2977175
2977551	EDA	a logic based hardware development environment	2003	-2.2571847447040683	11.113406943087462	2977578
2977713	EDA	power modeling for high performance network-on-chip architectures	2017	-2.8267368042454315	10.410229065456221	2977740
2978920	Theory	benchmarking gate-based quantum computers	2017	-3.0483023483451865	10.39644170458934	2978947
2979075	SE	software methodologies for vhdl code static analysis based on flow graphs	1996	-2.587963508446301	11.125565705638762	2979102
2979697	Arch	specification of microprocessor instruction set architectures : arm case study	2005	-2.1882389973771903	10.600466479106718	2979724
2979723	Arch	binary arithmetic for discretely variable word length in a serial computer	1959	-2.0665174458441418	10.57477253724601	2979750
2979957	EDA	a cosimulation analyzer to validate an sci to pci bridge design	1999	-2.9132734941941414	10.38409327492646	2979984
2980234	Security	sfmt pseudo random number generator for erlang	2011	-2.1201103301249824	10.318607755155467	2980261
2980781	EDA	systematic synthesis of parallel vlsi architectures from fp specifications and its application to scene matching	1992	-2.9820932435563687	11.049681658214807	2980808
2982847	DB	algorithmic construction of hamiltonians in pyramids	2001	-1.8831298475540472	10.153965149311553	2982874
2983182	EDA	performance analysis of dataflow signal processing algorithms	1986	-1.6307679164684488	10.33930165162665	2983209
2983827	Vision	reconfigurable buses with shift switches for fast final additions of parallel multipliers	1997	-3.185077864358132	10.257161186256964	2983854
2985165	ECom	application of opc to realize the communications between wincc and master-slave plc in the profibus network	2015	-2.4605930317448093	10.853654634930473	2985192
2986287	Visualization	communication-aware supernode shape	2009	-1.5619478626971466	9.858674045985993	2986314
2987284	EDA	behavior tables: a basis for system representation and transformational system synthesis	1993	-2.9864557828591387	10.742692739217693	2987311
2987670	EDA	hardware synthesis from requirement specifications	1996	-2.846589025763536	11.26956020483319	2987697
2988428	Embedded	executing task graphs using work-stealing	2010	-1.4399717829522312	10.053468563834	2988455
2989688	EDA	a coarse grain multicomputer algorithm solving the optimal binary search tree problem	2008	-1.929839507570248	9.745138275769591	2989715
2989826	Embedded	an optical data transmission channel in single-chip multi-core systems	2012	-3.3499444047613145	11.158926870938053	2989853
2990112	DB	on the stack number and the queue number of the bubble-sort graph	2016	-2.7612451086261087	9.660781557306542	2990139
2990300	Embedded	use of precision time protocol to synchronize sampled-value process buses	2012	-2.5223872972080783	9.546661453352526	2990327
2990490	Arch	analyzing asynchronous pipeline schedules	1998	-1.4287379053894282	10.14138132957339	2990517
2991156	EDA	automatic hardware synthesis from specifications: a case study	2007	-3.0583714338231704	10.903623836528624	2991183
2991601	PL	programming aspects of vlsi	1982	-3.3315002533781737	11.05316502682111	2991628
2993971	EDA	hardware evolution - automatic design of electronic circuits in reconfigurable hardware by artificial evolution	1998	-3.3232481487681307	10.133419410122196	2993998
2994077	HPC	interconnection network behavior on a multicomputer in the parallelization of the mpeg coding algorithm. worm-hole vs. packet-switching routing	1997	-1.900932951090485	10.798155526375348	2994104
2994743	Theory	gaussian random number generators	2007	-2.704540878907313	10.01759803209634	2994770
2995039	Embedded	multi-objective intrinsic evolution of embedded systems	2011	-2.3884254930000584	10.856685390301092	2995066
2995997	HPC	communication efficient matrix multiplication on hypercubes	1994	-1.6760518818194583	10.300984801911763	2996024
2996716	Theory	randomized permutations in a coarse grained parallel environment	2003	-2.046311175842412	9.83972232242809	2996743
2996739	EDA	latency-optimized force-directed process mapping for mpsoc architectures	2012	-2.6751074533349333	10.3488959937168	2996766
2997436	HPC	2d cutting stock problem: a new parallel algorithm and bounds	2007	-1.9392482828608444	9.725337187087993	2997463
2998209	EDA	fpga implementation of bayesian network inference for an embedded diagnosis	2015	-2.7855074178466945	9.984612125691898	2998236
3000521	EDA	a 3.2ma-rx 3.5ma-tx fully integrated soc for bluetooth low energy system	2017	-3.151331267638789	10.013717681263783	3000548
3000946	EDA	synthesizing linear array algorithms from nested for loop algorithms	1988	-1.9021846446592543	10.027129602159613	3000973
3001491	Visualization	behavior of inter-core crosstalk as a noise and its effect on q-factor in multi-core fiber	2014	-3.1546169169549603	10.385610686466146	3001518
3002443	Theory	on relaxed squashed embedding of graphs into a hypercube	1989	-2.1666082819032964	9.80134671130908	3002470
3002449	Arch	nonuniform traffic spots in multistage interconnection networks	1988	-2.6716578527008488	9.891019099220497	3002476
3003159	Theory	cellular matrix model for parallel combinatorial optimization algorithms in euclidean plane	2017	-1.825861109561656	9.393645191885867	3003186
3003520	Crypto	factoring large integers using parallel quadratic sieve by block lanczos	2005	-2.7485160793101504	9.722535821250126	3003547
3004308	Graphics	a microprocessor-based refreshing buffer for storage tube graphics terminals	1977	-1.766984153971501	10.913021827557627	3004335
3005021	EDA	approximate bitcoin mining	2016	-2.9154871969588383	9.710566261581624	3005048
3006145	HPC	parallel algorithms for computing the smallest binary tree size in unit simplex refinement	2018	-1.5250671302277328	9.561400798600877	3006172
3006762	Arch	performance analysis of fft algorithms on multiprocessor systems	1983	-1.5535401513461893	10.267439482589724	3006789
3007157	Arch	topological equivalent classes for distributed controleld (2 log2 n-1)-stage interconnection networks.	1999	-2.7624265304311906	9.6646947161705	3007184
3007749	EDA	an fpga-based othello endgame solver	2004	-1.7140984776907942	11.197767335331584	3007776
3008306	HPC	a practical algorithm for faster matrix multiplication	1999	-1.7942166831431254	9.907961184784496	3008333
3008596	Theory	mapping arbitrary heterogeneous task graphs onto arbitrary heterogeneous system graphs	2001	-1.9759915065598423	9.663689632261583	3008623
3009097	ML	adaptive jacobi method for parallel singular value decompositions	1995	-1.5236234862802576	10.230686828301518	3009124
3009931	NLP	practical method of unspecified-speaker speech recognition on single-chip dsp	1999	-2.8270056784345448	10.440639758292164	3009958
3010474	Crypto	ip security and future of reconfigurability in fpgas	2006	-2.7709433926895555	10.526047471231081	3010501
3010625	Arch	address computation in configurable parallel memory architecture	2004	-1.751985768846195	10.97662563890924	3010652
3010755	Crypto	implementation of negative binary algorithum for alu operation	2005	-3.156808103080364	10.02460793800032	3010782
3010978	EDA	an integral matrix-based technique for systematic systolic design	1996	-1.8280506544724742	10.125961186282412	3011005
3011027	DB	instruction systolic array - tradeoff between flexibility and speed	1988	-2.8502774122704984	10.023603839451818	3011054
3011120	Embedded	scheduling data flow programs in hard real-time environments	1996	-1.4499115288945033	11.035317330574868	3011147
3011349	Arch	parallel computing for globally optimal decision making on cluster systems	2005	-1.7349005409865383	9.512776362583029	3011376
3011424	ML	rule-based growth of fft butterfly networks	1988	-2.7948806947364755	9.603440143862633	3011451
3011524	EDA	kmds: an expert system for integrated hardware/software design of microprocessor-based digital systems	1991	-3.2063604617329524	10.980069907118349	3011551
3011699	EDA	example of the use of the bbc microcomputer for data collection	1986	-2.7067797620979057	10.10896668011634	3011726
3013863	Embedded	use of microcomputers in monitoring instruments, data aquisition, analysis and control	1983	-2.670334182429474	10.772007420286718	3013890
3014026	HPC	randomized pram simulation using t9000 transputers	1996	-1.5693711179321042	10.048388845117405	3014053
3014636	Mobile	progress of the linear rf power amplifier for mobile phones	2018	-2.8699132098300884	9.657355953611269	3014663
3015455	Theory	a parallel algorithm for mapping a special class of task graphs onto linear array multiprocessors	1994	-2.0549406389516105	9.83269165985933	3015482
3016322	EDA	speed-up estimation for hw/sw-systems	1996	-3.1702296056760813	11.065341908429351	3016349
3016669	Vision	parallel neighbors-finding algorithm of bincode-based images on reconfigurable meshes.	1997	-2.7868994544498253	9.791510205436149	3016696
3017990	HPC	evaluation of task mapping strategies for regular network topologies	2009	-2.4495538993276624	10.202506182801486	3018017
3018815	Vision	the risc style of architecture	1989	-1.6469323233348927	11.257475364959774	3018842
3020117	HPC	efficient algorithms for global data communication on the multidimensional torus network	1995	-1.5135597182996434	10.323154350511652	3020144
3020914	Arch	verification of processor microarchitectures	1999	-3.0769071952870015	11.239741033168848	3020941
3021047	Theory	hardware complexity and parallel computation (preliminary version)	1980	-1.8494528525911849	9.808127354948743	3021074
3021201	Arch	software sympathetic chip set design	1981	-1.6141157821287937	11.239033936843507	3021228
3022053	EDA	automatic generation and implementation of fft algorithms	1999	-2.668449997764798	9.803654002197119	3022080
3022807	EDA	microprocessor systems modeling with modlan	1983	-2.8468713954359357	10.96650072483124	3022834
3023226	HPC	optimization of n-queens solvers on graphics processors	2011	-1.93701806173958	9.512124025994039	3023253
3024719	EDA	analysis of mojette transform implementation on reconfigurable hardware	2006	-1.814119275697326	10.85354824338226	3024746
3024730	EDA	task scheduling for exploiting parallelism and hierarchy in vlsi cad algorithms	1993	-1.5174917462629245	10.679481375435977	3024757
3025976	Embedded	the application of precision time protocol on east timing system	2018	-2.6467989495262043	10.915926146701047	3026003
3027493	EDA	cross-bar switch multiple microprocessor system	1983	-1.9757166935500592	11.043914331387537	3027520
3029356	Arch	implementation of a scalable matrix inversion architecture for triangular matrices	2003	-1.4625707643496448	10.709497874617366	3029383
3030074	Embedded	geometrical tools to map systems of affine recurrence equations on regular arrays	1994	-1.4595260818509361	9.737154359964144	3030101
3030618	SE	test program synthesis for modules and chips having boundary scan	1993	-3.1349851558849355	11.196063048275272	3030645
3032224	EDA	design of smart temperature sensor based on ieee1451.2 standard	2009	-3.0055068631628035	10.623722560228034	3032251
3032412	Graphics	a vlsi implementation of the graphics standard gks	1983	-2.000075319014757	11.247806719147503	3032439
3032481	HPC	a vlsi system design for the control of high performance combustion engines.	1991	-2.8818674709623378	10.131948664267973	3032508
3032565	Crypto	ciarp: a risc processor for cryptography applications	2014	-2.7096329251184894	10.304897211486631	3032592
3032657	EDA	fpga-based multiprocessor system for injection molding control	2012	-2.248957169771864	9.483189975437377	3032684
3033056	PL	a non-deterministic scheduler for a software pipelining compiler	1992	-3.2358798602070666	9.385682455160502	3033083
3033063	Mobile	a low-power and highly linear merged low noise amplifier-mixer for wireless sensor network applications	2016	-3.0950236727743734	10.266166820130369	3033090
3033939	PL	optimally bipartitioning sparse matrices with reordering and parallelization	2018	-1.510482053677258	9.90238504832558	3033966
3034148	Logic	low-overhead surface code logical hadamard	2012	-3.120730306412933	10.90339147795958	3034175
3034218	Theory	fault tolerant routing on a class of rearrangeable networks	1991	-2.6560300397411556	9.844967970604591	3034245
3034865	HPC	a parallel implementation of the push-relabel algorithm for the maximum flow problem	1995	-1.7000971921636927	9.605520386875355	3034892
3035413	Theory	efficient simulations of multicounter machines	1982	-1.6269348111015771	9.782435370727203	3035440
3035448	Theory	work-preserving speed-up of parallel matrix computations	1995	-2.1079727737916003	9.639573272335664	3035475
3035844	Logic	vlsi implementation of 8051 mcu with in-system programming	2014	-3.0271651030104256	10.72839925160115	3035871
3035962	ML	design and reconfiguration strategies for near-optimal k-fault-tolerant tree architectures	1988	-2.37458930358788	10.342795049302776	3035989
3038380	HPC	maze routing on a hypercube multicomputer	1988	-1.7809890165174416	10.067483652136051	3038407
3039317	HPC	a partially asynchronous and iterative algorithm for dstributed load balancing	1994	-1.9885983831553533	9.85297433570423	3039344
3039700	Arch	an overview of the 9900 microprocessor family	1981	-1.8294573143201145	11.240248442998217	3039727
3040288	Arch	the performance of a faulty multistage interconnection network with diverting switches and correction links	1990	-2.628169996338259	9.934011389764745	3040315
3040527	Embedded	automatic synthesis of multi-tasking implementations from real-time object-oriented models	2000	-2.2380545807535124	11.00541649070568	3040554
3041102	EDA	real: a program for register allocation	1987	-2.6672489587831043	10.266331776489569	3041129
3041452	Embedded	a fault-tolerant tree communication scheme for hypercube systems	1996	-1.5255887612165782	10.128285096738619	3041479
3041487	HCI	an fpga-based smart classifier for decision support systems	2013	-2.0041281943102742	10.16113561114468	3041514
3042245	Robotics	computation of customized symbolic robot models on peripheral array processors	1989	-1.7492776000914363	11.212101150043798	3042272
3042256	Mobile	compact programmable network display system for portable projectors	2009	-2.505363330442289	10.913910772501678	3042283
3042783	EDA	model refinement for hardware-software codesign	1996	-2.6192652153566383	11.182262101560534	3042810
3042785	Vision	energy-efficient video decoding using data statistics	2017	-1.9069414850839104	9.658036292828568	3042812
3044541	HPC	one-dimensional optimization on multiprocessor systems	1981	-2.102675669970449	9.426981125618036	3044568
3046082	Theory	a lower bound technique for communication on bsp with application to the fft	2012	-2.1321806047412157	9.913393470250668	3046109
3047723	Robotics	hardware design and description languages in ibm	1984	-2.3015822711332183	11.26605368502738	3047750
3048487	EDA	verifying and testing asynchronous circuits using lotos	2000	-3.1770290568691086	10.726120922557307	3048514
3049150	EDA	a framework environment for logic design support system	1990	-3.1344606036675184	11.14558525279922	3049177
3049243	Robotics	ub robot swarm — design, implementation, and power management	2016	-2.334403061341324	9.624701723159651	3049270
3049647	Robotics	general automatic test system for pcb of military equipment	2004	-3.0933392812198504	10.673229762876444	3049674
3049672	Theory	on parallel realization of the fast fourier transformation of n x n matrices	1979	-2.191312204616981	9.612146919402742	3049699
3050395	EDA	flite: a small fast run-time synthesis engine.	2001	-2.4219332074883355	10.991121954706369	3050422
3051893	DB	omni-sort: a versatile data processing operation for vlsi.	1983	-2.104087555351578	9.964036144435598	3051920
3052179	EDA	optimization principles for arithmetic functions in hardware-software co-design	2012	-2.884821111037516	10.915580462641477	3052206
3052865	Logic	verification of all circuits in a floating-point unit using word-level model checking	1996	-2.990639121659022	10.738633112488134	3052892
3054701	EDA	i2c bus analyser	2001	-2.7059309865388586	10.867637150700505	3054728
3055271	Theory	ising-model optimizer with parallel-trial bit-sieve engine	2017	-3.250718925775982	9.445517184919048	3055298
3055778	HPC	constructing minimum path configurations for multiprocessor systems	1993	-1.8028984066472804	9.971323828937383	3055805
3055897	HPC	impact of interconnect protocols and device-level performance on distributed active storage architectures	2005	-3.3423453811028416	10.831609227120873	3055924
3057620	HPC	design and analysis of efficient hierarchical interconnection networks	1991	-2.51931086459816	9.783118692441924	3057647
3061503	EDA	incremental update method for resource-constrained in-vehicle ecus	2016	-2.67782359216504	11.240555253672252	3061530
3061581	Arch	delta transformations to simplify vlsi processor arrays for serial dynamic programming	1986	-2.509850013382127	10.119702023694245	3061608
3061994	Theory	linear lists and prorty queues as balanced binary trees	1972	-2.8322113510124423	9.731785256632328	3062021
3062167	Robotics	the wolfram machine	2010	-2.7000748064854623	10.405248089404294	3062194
3062710	ML	parallel algorithms for pm2b-ascend computations on a simd hypercube using multiple levels of iteration-grouping	1992	-1.4691819626526297	10.013183037939903	3062737
3063009	EDA	flexible interface based on the peripheral interface structure	1986	-2.3109143647157366	11.220388362050343	3063036
3063313	NLP	test features ot the mc68881 floating-point coprocessor	1985	-2.00183698461048	10.53328707393898	3063340
3063589	Logic	methods to speed up read operation in a 64 mbit phase change memory chip	2015	-2.8921852321284347	10.304803729432386	3063616
3066876	AI	exact projection functions for floating point number constraints	2002	-2.767701832517373	9.638327202727494	3066903
3067516	EDA	model checking a fault-tolerant startup algorithm: from design exploration to exhaustive fault simulation	2004	-3.2537751939669732	11.164059789356935	3067543
3067602	Arch	"""corrections to """"time dependent processing in a parallel pipeline architecture'"""	2008	-1.5162025074924168	9.760249669792817	3067629
3067995	EDA	short note on instruction set encoding	1984	-2.2980731656463296	9.81244386295953	3068022
3068434	Visualization	optimization and simulation of two classes of nonresetting data reconstructors	1971	-2.503801823186658	9.778907380839305	3068461
3068461	EDA	time-constrained loop scheduling with minimal resources	2006	-1.658737398119604	11.060354973639818	3068488
3069112	Mobile	a wireless home network and its application systems	2000	-2.9457164406041847	9.97644157725064	3069139
3069419	HPC	advanced data-transmission scheme for a high-performance mission computer	2014	-2.9428999484934133	9.912685181747444	3069446
3069421	Logic	multi-core architecture with asynchronous clocks to prevent power analysis attacks	2017	-2.4164191739093845	11.165335807838831	3069448
3069753	AI	optimal aggregation of blocks into subproblems in linear-programs with block-diagonal-structure	2015	-2.425959220543785	9.855590891288493	3069780
3071187	HPC	transformation of broadcass into propagations in systolic algorithms	1992	-1.5909840296255389	10.127678220691848	3071214
3071905	Arch	on a hybrid and general control scheme for algorithms represented as a polytope	2011	-2.5808908721569472	10.304344490259039	3071932
3072325	EDA	back-annotation in high-speed asynchronous design	2006	-3.2488187304645617	10.183129407164776	3072352
3072561	EDA	mixing atpg and property checking for testing hw/sw interfaces	2003	-2.677696904189899	11.261121443626502	3072588
3073615	Arch	the effects of problem partitioning, allocation, and granularity on the performance of multiple-processor systems	1987	-1.6383151227016466	10.10080751958047	3073642
3074079	Theory	table searching using a content-addressable memory	1988	-3.03712443719542	9.89547793441359	3074106
3074236	Logic	compiled and synthesized uml, a practical approach for codesign	2005	-2.8024566212276425	11.12496514638623	3074263
3074417	Metrics	practical algorithms for selection on coarse-grained parallel computers	1996	-1.495689382899551	9.9822825688904	3074444
3076365	EDA	a hardware algorithm for the minimum p-quasi clique cover problem	2007	-3.328368875289685	10.219565878622577	3076392
3077825	EDA	efficient asynchronous re-sampling implementation on a low-power fixed-point dsp	2013	-2.8119001860761164	10.728069948374095	3077852
3077962	Arch	modified faddeeva algorithm for concurrent execution of linear algebraic operations	1988	-1.799759780398689	10.14908947551858	3077989
3078322	Arch	parallel architecture for high-speed lzss data coding/decoding	2000	-2.7496145860444225	10.026557784897273	3078349
3078605	Embedded	retiming synchronous data-flow graphs to reduce execution time	2001	-2.52147480485418	11.024187041620472	3078632
3080758	HPC	three-dimensional grid partitioning for network parallel processing	1994	-1.5008608803103525	9.895157809119835	3080785
3081602	EDA	fpga acceleration of enhanced boolean constraint propagation for sat solvers	2013	-2.8722901524608506	10.322819322144856	3081629
3081633	Robotics	amc frame grabber module with pcie interface	2013	-2.207004698256664	11.019668932914724	3081660
3081655	EDA	functional verification of system on chips-practices, issues and challenges (tutorial abstract)	2002	-3.1622429113401727	11.17888970976174	3081682
3082331	Networks	power-efficient packet classifier for next-generation routers	2009	-2.706933077692963	10.639070397911551	3082358
3083310	ML	graph models and their efficient implementation for sparse jacobian matrix determination	2010	-1.4874402590810862	9.56688063315647	3083337
3083733	EDA	reality of a new control sampling module	2009	-2.9294367460183155	10.626167387030902	3083760
3083794	Arch	qc | pp >: a behavioral quantum computing simulation library	2018	-2.7152981347431564	10.837612175642388	3083821
3087430	HPC	generalized reduced hypercube interconnection networks for massivelyparallel computers	1994	-2.6071843695975216	9.7232356613854	3087457
3087489	EDA	feedback loops and large subcircuits in the multiprocessor implementation of a relaxation based circuit simulator	1989	-1.9122793421618949	11.13113353960937	3087516
3087944	HPC	a parallel algorithm to test chordality of graphs	2015	-1.6201155542337102	9.72587240855368	3087971
3088475	Robotics	a study of mapping generalized sliding window operations on reconfigurable computers	2003	-2.4298088756396057	9.900956986431725	3088502
3089561	Theory	fast and scalable parallel algorithms for knapsack-like problems	1996	-2.126668547034359	9.535808533671569	3089588
3090710	Vision	design and analysis of a direct filter using parallel comparators	1985	-2.2010676410279624	11.225034565576966	3090737
3091328	EDA	an emulation model for sequential atpg-based bounded model checking	2005	-3.0435603535975377	10.765345425103273	3091355
3094556	Theory	on the cost–effectiveness of prams	1999	-1.935604231474735	9.676270145254849	3094583
3094835	EDA	cloud based cyber-physical systems in the design of next-generation digital systems	2017	-3.266549905938246	10.216880146752217	3094862
3097239	Embedded	hierarchical finite-state machines and their use for digital control	1999	-2.6908036978725804	11.278904029042206	3097266
3097397	Metrics	optimal number of processors for finding the maximum value on multiprocessor systems	1988	-1.7182469816321684	10.28828830018002	3097424
3097810	Graphics	computing treewidth on the gpu	2017	-1.5903418563735403	9.405277789318939	3097837
3099912	HPC	a coprocessor for accurate and reliable numerical computations	1995	-1.4967318375107468	11.185794533950169	3099939
3100518	SE	an online fault injection method for the dynamic partial reconfiguration system based on a lightweight icap controller	2018	-2.937120367770143	10.891539753338645	3100545
3100538	DB	design of an early minicomputer	2007	-1.9824619657005103	11.05163667503072	3100565
3100593	Graphics	writing-all deterministically and optimally using a nontrivial number of asynchronous processors	2008	-2.0402591508562664	9.770547543085396	3100620
3101471	HPC	interlocking properties of the linear data dependence method	1996	-1.5477706613949545	9.922242239488712	3101498
3101780	EDA	test development for second-generation coldfire microprocessors	1998	-2.845806883810085	11.25365677778698	3101807
3101929	Theory	some efficient solutions to the affine scheduling problem. part ii. multidimensional time	1992	-1.4483693186400157	9.902730371452524	3101956
3102159	EDA	conditional and unconditional hardware sharing in pipeline synthesis	1993	-2.273877554365136	11.147658161867518	3102186
3102993	EDA	extending vlsi design with higher-order logic	1995	-3.176143612955288	10.945692404749746	3103020
3103257	Vision	vlsi training - an integral part of the silicon broker concept	1982	-3.1158766807533205	10.261605037627453	3103284
3103481	DB	an effective parallelization of execution of multijoins in multiprocessor systems	1996	-1.768867239553636	9.511255817531854	3103508
3103615	EDA	on the complexity of connectivity binding	1991	-2.5519573916284166	11.13979818127158	3103642
3104233	EDA	event-driven data acquisition and continuous-time digital signal processing	2010	-3.2713182749497234	10.726273023536407	3104260
3105752	HPC	decomposing irregularly sparse matrices for parallel matrix-vector multiplication	1996	-1.7731892990727662	9.526174557958333	3105779
3105755	Arch	parallel delaunay triangulation based on circum-circle criterion	2003	-2.3103348215346395	9.532631105154136	3105782
3107353	EDA	the virtual drum kit	2010	-2.675926797405047	10.706985357159212	3107380
3108174	Robotics	integration of multi physics modeling of 3d stacks into modern 3d data structures	2010	-2.746517319146911	10.562203101124368	3108201
3108806	Logic	a parallel implementation of the scan language	1989	-1.4612888321609137	10.323434991529409	3108833
3109055	EDA	on fundamentals of computer-aided design of firmware	1980	-3.1416762501052977	10.930612902120204	3109082
3109250	HPC	harmonic scheduling of linear recurrences for digital filter design	1992	-1.7961077694862435	10.479532146718787	3109277
3109461	PL	scientific processing in iso-pascal: a proposal to get the benefits of mixed precision floating-point	1989	-2.679899400038091	9.620886523907679	3109488
3110386	Arch	new processor array architectures for the longest common subsequence problem	2005	-1.7271424865263256	10.832075806315864	3110413
3110743	Arch	the design of a hardware recognizer for utilization in scanning operations	1985	-1.9078094616663777	10.92063898633914	3110770
3111053	Robotics	interleaving slow- and rapid-data-rate experiments with a time-sharing laboratory automation system	1971	-2.2769504066485333	10.784465696471171	3111080
3111497	EDA	matrix inversion algorithm for linear array processor	1992	-1.5121334858193851	10.498962547327167	3111524
3111598	EDA	a novel pdwc-uco algorithm-based buffer placement in fpga architecture	2017	-3.0915120225622443	10.336645558085463	3111625
3112316	EDA	automatic verification of pipelined microprocessor control	1994	-3.2414691104220137	10.75921647345174	3112343
3112461	EDA	an automatic hardware-software partitioner based on the possibilistic programming	1996	-2.867992422922951	10.863597116992539	3112488
3112525	HPC	systems, applications, and implications of optical storage	1988	-3.036330796834425	9.6115488606708	3112552
3112821	Arch	data broadcasting in linearly scheduled array processors	1984	-1.7932601551759713	9.870882392411364	3112848
3112983	HPC	hypermesh: a combined quad tree and mesh network for parallel processing.	1991	-2.196808866888761	10.005141487509203	3113010
3113507	EDA	mapping multi-domain applications onto coarse-grained reconfigurable architectures	2011	-2.7486769552557115	10.663008926587764	3113534
3113548	Robotics	run-time reconfigurable acceleration for genetic programming fitness evaluation in trading strategies	2018	-2.505611461227192	9.44669398571269	3113575
3114377	EDA	digital system simulation with vhdl in a high-level synthesis system	1992	-2.919422154315387	10.975357984618627	3114404
3116672	EDA	an exact resource constrained-scheduler using graph coloring technique	2007	-2.7542934367715373	9.599131649732653	3116699
3116804	NLP	parallel game tree search on simd machines	1995	-1.9748340231306805	9.518144396222992	3116831
3116886	HPC	heterogeneity considered harmful to algorithm designers	2000	-2.176802038964168	9.825884738123847	3116913
3117001	Arch	adaptive virutal cut-through as an alternative to wormhole routing.	1995	-2.506471212371519	10.013771249974065	3117028
3117171	Networks	s-direct: scalable and dynamically reconfigurable tcam architecture for high-speed ip lookup	2015	-2.7285296023378574	10.271634585987886	3117198
3117998	EDA	fpga routing structures from real circuits	1994	-2.9913263454922485	9.82464607220184	3118025
3119303	EDA	representing conditional branches for high-level synthesis applications	1992	-2.0443511316648557	11.266833819519913	3119330
3119352	EDA	cossap stream driven simulator integration with at&t dsp1610 lfs	1994	-2.457983125376678	11.230002373798897	3119379
3120555	EDA	the using of petri nets for controlling of the embedded device	2015	-2.165700012594319	11.26593079914877	3120582
3121385	HPC	an improved spectral load balancing method	1993	-1.4408132994910192	10.160905338139417	3121412
3121798	ML	a logarithmic arithmetic unit for signal processing	1984	-2.3038574799020086	11.052533244003103	3121825
3122047	EDA	memory estimation for high level synthesis	1994	-1.8095161034216245	10.882515200736018	3122074
3122616	EDA	on the design of fault-tolerant systolic arrays with linear cells	1986	-2.704532215881788	9.961735392793177	3122643
3122988	DB	dynamically tuned push-relabel algorithm for the maximum flow problem on cpu-gpu-hybrid platforms	2010	-1.815861613995721	9.5273971077956	3123015
3123610	HPC	minimizing redundant dependencies and interprocessor synchronizations	1995	-1.791282937447695	10.00777416459618	3123637
3125096	HPC	a methodology for mapping and partitioning arbitraryn-dimensional nested loops into 2-dimensional vlsi arrays	1993	-1.8780528091980684	10.225770880429806	3125123
3125988	Embedded	high-speed real-time simulation	2007	-2.56690701852802	11.149878218986006	3126015
3126486	EDA	a transputer implementation of systolic arrays design for multidimensional convolution	1996	-1.8744074456542297	9.961975474366831	3126513
3126707	Theory	relations between two common types of rectangular tilings	2009	-1.756060995517304	9.681226308781222	3126734
3127110	Theory	the generalized 4-connectivity of exchanged hypercubes	2019	-2.853002805821495	9.572895235945259	3127137
3127606	DB	effective reconfiguration algorithms in fault-tolerant processor arrays	1990	-2.3042331135396954	9.876337706010373	3127633
3128013	HPC	multicore homology via mayer vietoris	2014	-1.5863279116178346	9.607741537689163	3128040
3129847	Embedded	time-stretch accelerated processor for real-time, in-service, signal analysis	2014	-3.0094857798191983	10.9944529458494	3129874
3131195	Security	retrofitted parallelism considered grossly sub-optimal	2012	-1.9003463049213247	9.444165498383086	3131222
3131441	EDA	energy-efficient network-on-chip architectures for multi-core systems	2012	-1.70971664780946	10.836976920770097	3131468
3133402	EDA	framework for executing vhdl code on fpga	2004	-2.7363241130669285	10.47980924181244	3133429
3133604	Logic	which asic technology will dominate the 1990's (panel abstract)	1992	-3.3382492159228785	10.907591548459248	3133631
3133919	HPC	interleaving partitions of systolic algorithms for programming distributed memory multiprocessors	1991	-1.466721012951116	10.138487062888569	3133946
3135091	NLP	simstrict: a behavioural simulator for use with the strict hardware description language (short note)	1992	-3.212058178707938	10.865386684780553	3135118
3135643	HPC	time optimal software pipelining of loops with control flows	2003	-1.5459099507404592	10.117880494957591	3135670
3136425	HPC	heuristic algorithm based on a genetic algorithm for mapping parallel programs on hypercube multiprocessors	2003	-1.4753541948486746	10.098502776455849	3136452
3136635	Embedded	maximizing waveform portability in a radio architecture through a common hardware abstraction layer model	2006	-2.4246515554231487	10.198041281190749	3136662
3136690	HPC	a multi-signal variant for the gpu-based parallelization of growing self-organizing networks	2012	-1.4576356366356562	9.595467876647902	3136717
3136740	AI	exploiting hw acceleration for classifying complex test program generation problems	2004	-3.220709518222762	10.357525964377166	3136767
3137612	ML	serial and parallel multilevel graph partitioning using fixed centers	2005	-1.6513488152145643	9.886263255750519	3137639
3138483	EDA	decision support method for the design of embedded energy in autonomous microsystems	2012	-2.981675538714008	11.155636130165195	3138510
3139125	PL	research and realization of signal simulation on virtual instrument	2010	-2.808690640507078	10.518944921993198	3139152
3140744	AI	reconfigurable video coding framework and decoder reconfiguration instantiation of avs	2009	-2.101298969126717	11.131013194294727	3140771
3141107	EDA	low power approximate multipliers for energy efficient data processing	2018	-3.140549457340487	10.359279258071206	3141134
3141248	EDA	multi-function unit for led lighting	2012	-2.6986670177854886	10.944268095252754	3141275
3141316	EDA	verilog coding style for efficient synthesis in fpga	2005	-2.998391371787263	10.667638305214835	3141343
3141481	Embedded	um-bus: an online fault-tolerant bus for embedded systems	2016	-2.381898657717064	9.779976424023053	3141508
3141633	HCI	realization of the synchronization mechanism of step and scan projection lithography	2008	-2.8864267328486197	11.257071511124293	3141660
3142013	EDA	crosscompiler for hardware emulation	1980	-3.1935411385532064	11.117538172509693	3142040
3142767	Graphics	presentation of the cubi9000: a graphics system based on inmos t800 transputers	1989	-1.9419520756371116	11.080995502798453	3142794
3143622	EDA	visualization of systemc designs	2007	-2.8173730552814416	11.100938097773412	3143649
3144332	EDA	modeling of dynamic reconfigurable systems with haskell	2012	-1.8252230867410504	10.915623665669758	3144359
3144401	EDA	a digital signal processing system and a graphic editor for synthesis algorithms	1989	-2.5796358211438517	10.151829371515094	3144428
3144474	Arch	a 500-nanosecond main computer memory utilizing plated-wire elements	1966	-3.2635322672294023	10.764237256607164	3144501
3144781	Vision	a system for efficiently self-reconstructing 1½-track switch torus arrays	2000	-2.7022956160926475	9.669666946329922	3144808
3145054	EDA	lethargic cache: a low leakage direct mapped cache	2007	-2.842981712044128	10.680720566415753	3145081
3145295	EDA	parallelizing of boolean function system for device simulation	2011	-2.911193132468791	10.57580761745535	3145322
3145313	Arch	optimal expression evaluation for data parallel architectures	1991	-1.438740168969345	10.015364150115117	3145340
3145966	PL	an auto-tuning framework for a numa-aware hessenberg reduction algorithm	2018	-1.9871516313531004	9.36764863484923	3145993
3146235	HPC	programmable cellular automata as intermediate computational formalisms in end-user parallel programming of massively multi-core computer architectures	2009	-2.1183562709230594	11.276346333806488	3146262
3147582	Theory	on area efficient and fault tolerant tree embedding in vlsi	1987	-3.2202589413079927	10.118364775624835	3147609
3147658	HPC	introducing noc2: interconnecting noc-based systems through ethernet	2017	-2.3654191051500555	10.490622970245095	3147685
3147997	Theory	dynamic parallel memories	1983	-1.7098293661804815	9.829772224389144	3148024
3148195	EDA	behavioral synthesis of digital filters using attribute grammars	1998	-2.614373879982963	11.220802620606868	3148222
3148351	Logic	parallel microprogramming as a tool for multi-microprocessor systems	1988	-2.8180720663355063	11.190019250750943	3148378
3149664	Embedded	a grid-tie micro-inverter software development based on a low cost multiprocessor platform	2015	-2.7623628100277395	10.512584554300178	3149691
3149678	Embedded	design and implement of franking machine control system based on arm	2008	-2.4540677229490027	10.484944144833868	3149705
3149827	Visualization	hardware-based networking widens the pipes	1998	-2.8940484416751597	10.05620148953603	3149854
3150579	Arch	data movement by packet switching communication on reconfigurable processor arrays	1995	-2.5561365841982986	10.613397871430344	3150606
3151022	Arch	some effects of advances in memory system technology on computer organization	1970	-1.6078871607983496	11.226086972819816	3151049
3151572	Arch	evolving better software parameters	2018	-1.537680797814281	10.262901798702767	3151599
3152715	Robotics	real-time multi-processor-based robot control	1986	-2.0043456834068887	10.509282518604318	3152742
3152926	EDA	mips-driven early design and analysis of vlsi cpu chips	1993	-3.082123984476482	10.558885310075825	3152953
3154371	AI	delays of on-line floating point operators in borrow-save representation	1991	-2.7586620202267107	9.66501863012369	3154398
3154618	Theory	preconditioning index set transformations for time-optimal affine scheduling	1996	-1.8466854610438816	9.732947981103631	3154645
3155933	Visualization	a secure tunable-precision architecture for image processing applications	2018	-2.5473056037029997	10.74850944197527	3155960
3156180	HPC	an approach to mapping parallel programs on hypercube multiprocessors	1999	-2.686753407481912	9.57849757570316	3156207
3157044	EDA	accelerating boolean satisfiability through application specific processing	2001	-3.0055422563849907	9.897915907953557	3157071
3157288	EDA	variable-precision, interval arithmetic coprocessors	1996	-1.508385349031921	11.274624282699671	3157315
3158644	HPC	maintenance of tree structured computations on parallel and distributed computer systems	1996	-1.5824773072683538	10.023998243363293	3158671
3158995	Arch	on synthetic aer generation	2004	-1.5130815064118253	10.596741463976308	3159022
3159389	Logic	hybrid multiresolution simulation & model checking: network-on-chip systems	2017	-3.0871262960500623	10.121619742520489	3159416
3159741	HPC	constructive methods for scheduling uniform loop nests	1994	-1.6794740455363233	9.738591795042677	3159768
3162236	PL	structured partitioning of concurrent programs for execution on multiprocessors	1990	-1.6508873950094731	10.193145505329996	3162263
3162553	EDA	vme-g64 interface for industrial control crates	1987	-2.5230169138567984	11.135888748680218	3162580
3163116	HPC	revisiting hypergraph models for sparse matrix partitioning	2007	-1.4397868101887632	9.68813857517674	3163143
3167245	EDA	data representation optimisation for reconfigurable hardware design	2011	-1.884466805144546	10.167340781418579	3167272
3167728	EDA	a high-level synthesis system for digital signal processing based on enumerating data-flow graphs	1998	-3.1788302504034047	10.82058826915519	3167755
3167732	EDA	an object oriented approach to multidimensional semiconductor device simulation	1994	-3.2375575314726635	9.783988163063157	3167759
3169965	OS	a microprogrammed operating system kernel	1978	-1.5270924775568644	10.020511039080091	3169992
3170301	EDA	efficient assertion based verification using tlm	2006	-2.8099506467355178	11.143219365403686	3170328
3170359	EDA	parallel algorithms for vlsi routing	1991	-1.85131224280653	10.899647578591454	3170386
3170649	Networks	interactive simulation of digital communication systems	1984	-2.714269707832799	11.245846796636634	3170676
3171297	Theory	pram processor allocation: a hidden bottleneck in sublogarithmic algorithms	1989	-2.316999386681988	10.087378023295113	3171324
3171329	EDA	sysdes: a systolic array automation design system	1989	-2.5868678104727403	9.870400863638967	3171356
3171682	Theory	vlsi programming of a modulo-n counter with constant response time and constant power	1993	-3.0033168717512244	10.069706995645056	3171709
3171847	HPC	on mantissa distributions in computing and benford's law	1988	-3.3228010562421573	9.475116053449943	3171874
3172043	EDA	intelligent merging online task placement algorithm for partial reconfigurable systems	2008	-2.4419483099894355	10.3938255317418	3172070
3172599	HPC	generating communication sets of array assignment statements for block-cyclic distribution on distributed memory parallel computers	2002	-1.4430267911104384	10.124167728961693	3172626
3174547	HPC	a study of average-case speedup and scalability of parallel computations on static networks.	1997	-1.5318857083650341	10.10943281523785	3174574
3174730	EDA	automated feature localization for hardware designs using coverage metrics	2012	-2.9778827414971802	11.20432223938011	3174757
3175054	NLP	an overview of conlan: a formal construction method for hardware description language	1980	-3.095601524886713	10.101858119484438	3175081
3175089	EDA	practical design space exploration	2018	-2.773176328185589	10.819339495135603	3175116
3177082	HPC	paper: impact of communications on the complexity of the parallel gaussian elimination	1991	-1.633533667389553	9.998675506143703	3177109
3177531	ML	resource constrained signal processing algorithms and architectures	2011	-2.4068392452895115	10.221758384937653	3177558
3178447	EDA	research and application of lin bus converter	2018	-3.0183686965872902	10.868988005218906	3178474
3178656	HPC	parallelizing dynamic programming through rank convergence	2014	-1.971127168551571	9.486611995169534	3178683
3179337	Arch	hierarchical array processor (hap) featuring high reliability and high system performance	1986	-2.2198146656011777	9.718979784725072	3179364
3179754	AI	highly parallel associative search and its application to cellular database machine design	1981	-1.7913586392726608	10.26338870979156	3179781
3179890	Logic	fault tolerant insertion and verification: a case study	2002	-3.2342539480152683	11.181153064151847	3179917
3180218	Theory	architecture and operation of a systolic sparse matrix engine	1987	-1.9177465093598045	9.785251805476738	3180245
3180401	EDA	soc level verification using system verilog	2009	-2.9737167928327835	11.2410886096005	3180428
3181027	Theory	universal method for designing non-blocking multicast-supported on chip optical router	2016	-2.5314779484890564	10.344520509990618	3181054
3181506	Theory	array processing machines: an abstract model	1987	-1.5969610506618717	9.518932884703123	3181533
3182664	HCI	parameterized ip infrastructures for fault-tolerant fpga-based systems: development, assessment, case-study	2010	-2.5738822629806863	10.879876684640141	3182691
3182834	Robotics	a microprogrammed communication control unit, the tosbac dn-231	1968	-2.653212012314361	10.2810751601833	3182861
3183246	HPC	optimal architectures and algorithms for mesh-connected parallel computers with separable row/column buses	1993	-1.772647461518699	10.172619059380862	3183273
3183519	EDA	vvds: a verification/diagnosis system for vhdl	1989	-2.818462047422064	10.996334573632376	3183546
3183618	Visualization	a microprocessor-controlled message display system	1984	-2.871624612049413	10.281595102281127	3183645
3183874	ML	parallelization of encryption algorithm based on chaos system and neural networks	2013	-1.902630586434667	10.070462597183862	3183901
3185275	EDA	impact of power consumption and temperature on processor lifetime reliability	2012	-2.8122060447960955	10.41041127105574	3185302
3186459	EDA	session 13 overview: high-performance embedded sram: memory subcommittee	2012	-3.319588998334274	10.861978066596944	3186486
3186608	HPC	performance assessment of multithreaded quicksort algorithm on simultaneous multithreaded architecture	2013	-1.6131714041937706	9.457294778422677	3186635
3186929	HCI	a development study on performance of a real-time interface device	2014	-2.247998030079083	10.920828974495986	3186956
3187157	HPC	computing dominators on a cube-connected machine	1993	-1.7457570211316615	10.113214289641343	3187184
3187993	Arch	a high-performance and cost-efficient interconnection network for high-density servers	2013	-2.6959890222941727	9.703707759503027	3188020
3188113	HCI	embedded system covalidation with rtos model and fpga	2008	-2.211197596247123	10.638220177029273	3188140
3188699	Arch	control generation in the design of processor arrays	1991	-1.885823917088892	10.848432426122327	3188726
3189160	HPC	a new strategy for multiprocessor scheduling of cyclic task graphs	2005	-1.4796851835499658	10.964852069313114	3189187
3189206	Robotics	hardware-software codesign of fuzzy control systems using fpgas	2010	-2.8301060884730904	11.146174254950221	3189233
3189681	Graphics	new products	1987	-1.599047787574131	9.419102040365743	3189708
3189890	EDA	finite state machines: a deeper look into synthesis optimization for vhdl	1998	-3.1191923839229316	10.976849967809825	3189917
3191617	Arch	explicit simd programming for asynchronous applications	2000	-1.5201797899996328	9.682953973814731	3191644
3191725	DB	vlsi implementation of a systolic database machine for relational algebra and hashing	1991	-1.9374747581904372	11.072378112408817	3191752
3192148	EDA	equivalence checking for compiler transformations in behavioral synthesis	2013	-2.9136223732069535	11.244543149504203	3192175
3193009	EDA	linear time fault simulation algorithm using a content addressable memory	1992	-1.5920736511568832	11.270349155293962	3193036
3194855	Theory	randomized parallel algorithms for backtrack search and branch-and-bound computation	1993	-2.128389598698284	9.542682657892849	3194882
3195327	Mobile	embedded vertex shader in fpga	2007	-1.4738655252211683	11.260253584215695	3195354
3195428	Arch	general analytic models for the performance analysis of unique and redundant path interconnection networks	1991	-2.5661063139154323	9.75597752269777	3195455
3195672	EDA	refinement based algorithm mapping techniques for linear systolic arrays.	1991	-2.717324015346461	9.806944515517333	3195699
3197053	Arch	the systolic control ring instruction processor (scrip)	1990	-1.596497246907845	11.184150950266122	3197080
3197337	Arch	partitioning: an essential step in mapping algorithms into systolic array processors	1987	-1.6843545627168586	10.082187189763482	3197364
3197519	Theory	structure connectivity and substructure connectivity of k-ary n-cube networks	2018	-2.9192486778378	9.567461051655837	3197546
3198089	Robotics	a stepwise approach to software-hardware performance co-optimization using design of experiments	2013	-3.088568245524369	10.783848981958103	3198116
3198844	Theory	efficient sampling of random permutations	2008	-2.010777206752201	9.881561819812292	3198871
3199865	OS	design of an improved transmission/data processing code	1961	-3.1459454603519017	10.090909738201724	3199892
3200078	EDA	and he built a crooked chip	2016	-3.224062136394465	9.973895770469511	3200105
3200275	SE	transformation from test language atlas to c++	2005	-2.6865235201063906	11.207659879116775	3200302
3200867	Arch	a low-power branch predictor for embedded processors	2004	-2.666825197008651	11.065156429878122	3200894
3201726	Graphics	automatic digital computer m-1 of the i.s. brook laboratory	2006	-1.8852720377178835	10.704999587150898	3201753
3202491	EDA	automatic verification of floating point units	2014	-2.616409896882916	11.157652897309687	3202518
3203420	Arch	some aspects of the logical design of a control computer: a case study	1963	-2.0510583442849986	10.757761559234863	3203447
3203854	HPC	optimal software pipelining of nested loops	1994	-1.5266228293038089	10.076938680427103	3203881
3204508	Arch	efficient networks for realizing point-topoint assignments in parallel processors	1992	-1.5729660981979416	10.586000706442858	3204535
3205918	Embedded	reconfigure your rtl with eflx join the soc revolution	2016	-2.924880836266756	11.163572924252954	3205945
3205988	EDA	modelling signal behaviour in dame	1990	-2.91017330057807	10.846550500658276	3206015
3206199	EDA	simulation of communication systems using personal computers	1988	-2.329980775487844	11.158545446740453	3206226
3206706	EDA	the n.2 system	1983	-2.866690215816776	10.996149863701529	3206733
3206990	EDA	a low-cost stand-alone multichannel data acquisition, monitoring, and archival system with on-chip signal preprocessing	2011	-2.7907370431701026	10.892244081655432	3207017
3208511	Robotics	a slow control system for the garfield apparatus	2001	-2.777700963581297	10.18556632431498	3208538
3209131	HPC	hiperclass: high performance industrial inspection and defect classification in steel industry	1997	-2.2633961943281995	11.125761358292806	3209158
3209172	EDA	on concurrent multi-port test system for routers and its support tools	2004	-2.80297607117425	10.945544946957051	3209199
3209389	Embedded	implementation of voice broadcasting systems using microcontrollers and sip protocol	2011	-2.6679014676286936	11.235122159358127	3209416
3209945	EDA	the intelligent campus energy-saving system research based on power line carrier	2013	-3.09488347609054	10.473559217410076	3209972
3211202	EDA	transparent logic modeling in vhdl	1990	-2.8690276221215534	11.061066059813184	3211229
3211558	EDA	ieee p1355 - serial scalable interconnect for parallel system construction	1994	-1.8131929284864896	11.0484951333046	3211585
3211629	EDA	the slide simulator: a facility for the design and analysis of computer interconnections	1980	-2.7342167910126336	10.757027123748005	3211656
3212092	HPC	an improved mapping of cyclic elimination onto hypercubes using data replication	1997	-1.4682028118508017	10.082878890303883	3212119
3212384	Theory	exascale computer algebra problems interconnect with molecular reactions and complexity theory	1996	-1.749925313947796	9.707977687924238	3212411
3212444	Theory	optimal algorithms for mesh-connected parallel processors with serial memories	1986	-1.4517751829156726	10.124458580018727	3212471
3213640	Theory	on subcube allocation and relinquishment schemes for hypercube connected multiprocessor	1990	-1.6169190180451125	10.168921664738184	3213667
3214406	Logic	performances of two microprocessor-based multiplexor techniques	1981	-2.6580965394971883	10.26473260857128	3214433
3214850	EDA	vhdl package for description of fuzzy logic controllers	1995	-2.9357442499438653	11.194420718775046	3214877
3215855	ML	a parallel parsing vlsi architecture for arbitrary context free grammars	1998	-2.0090849051308	10.35511608908852	3215882
3216091	HPC	higher and higher performance microprocessors: are the problems just too hard to solve?	2000	-2.968931679719085	9.791362750925122	3216118
3216227	HPC	more efficient reduction algorithms for non-power-of-two number of processors in message-passing parallel systems	2004	-1.458816377634064	10.052441221452181	3216254
3216276	NLP	embedded grammars for grammatical evolution on gpgpu	2017	-1.6491543801211987	10.343330606592039	3216303
3216443	Theory	high performance cgm-based parallel algorithms for the optimal binary search tree problem	2016	-1.6104911123958952	9.921436635572118	3216470
3216454	Networks	data structures and algorithms for packet forwarding and classification: prof. a.k. choudhury memorial lecture	2010	-2.700895297053928	10.555914815540232	3216481
3217010	HPC	an investigation into the cost-effectiveness of multi-chip modules for massively parallel computing applications	1995	-1.7723636471322992	10.826626865530978	3217037
3217275	ML	gpu based quarter spectral correlation density function	2018	-1.4482691260649398	10.95178340441833	3217302
3217520	HPC	partitioning and retiming of multi-dimensional systems	1994	-1.5429515735174282	9.889823204397203	3217547
3217566	HPC	new parallel newton-raphson methods and their implementations with accumulate instructions	1994	-3.061119992659964	9.671702238006539	3217593
3218666	EDA	an architecture for the efficient implementation of compressive sampling reconstruction algorithms in reconfigurable hardware	2007	-3.1445866999630843	10.787761217255701	3218693
3220363	Theory	the traveling salesman problem on a hypercubic, mimd computer	1985	-1.815820360529252	9.486342168471053	3220390
3221145	HCI	a variable binary scaler	1955	-2.856609803919661	10.400492836148258	3221172
3221830	Arch	a platform for the automatic generation of attribute evaluation hardware systems	2010	-1.9745614887916647	11.148843560265544	3221857
3222094	EDA	fault-tolerant routing in 2d torus with wormhole routing	1999	-2.7158145893491423	9.839842130315494	3222121
3222580	EDA	a local timing model for parallel optimization with boltzmann machines	1990	-2.083063811308421	9.825189027207305	3222607
3223487	Visualization	a theory of asynchronous control networks	1971	-3.0290901373809698	10.868839187872203	3223514
3223882	SE	a language formalism for verification of powerpctm custom memories using compositions of abstract specifications	2001	-2.624790927276744	11.188740552715686	3223909
3224443	NLP	rapid*closure: algebraic extensions of a scalar multiply-add operation	2010	-3.0105792809234937	9.72847722014707	3224470
3228145	Arch	a methodology for rapid prototyping of real-time image processing vlsi systems	1995	-2.0872202258550985	10.899011236891415	3228172
3229192	EDA	fpga implementation of the ridge line following fingerprint algorithm	2004	-2.7701403483918208	10.979391749523478	3229219
3229263	Theory	a tabular method for verification of data exchange algorithms on networks of parallel processors	1994	-2.304864685375868	9.64896346309415	3229290
3229524	EDA	hardware acceleration of network intrusion detection system using fpga	2011	-2.3289664666937293	10.135888050309278	3229551
3230732	EDA	a 32-bit residue arithmetic unit for high performance embedded systems	2005	-2.7783508528894267	11.002748391173684	3230759
3230741	HPC	a framework for efficient sparse lu factorization in a cluster based platform	2001	-1.5465097332932984	9.882563673609686	3230768
3231018	Theory	mapping arbitrary non-uniform task graphs onto arbitrary non-uniform system graphs.	1995	-1.9311845902574225	9.701794722507412	3231045
3231215	Robotics	embedded computer control system for service mobile robots	2011	-2.5456164491647315	10.751610499560261	3231242
3231521	HPC	fault tolerance employing distributed routing reconfiguration by folded network.	1999	-2.3659684273662243	9.933156671552515	3231548
3231752	EDA	making the on-chip world smaller with low-latency on-chip networks	2017	-2.5196823122656804	10.613887327532439	3231779
3232113	EDA	towards real time implementation of reconstructive signal processing algorithms using systolic arrays coprocessors	2010	-1.8832407899768608	11.048298509087218	3232140
3234853	Embedded	case studies in the hybrid process algebra hypa	2005	-3.1497122268077717	11.023441488495216	3234880
3237130	DB	embedded system design using soft-core processor and valen-c	1998	-2.2727707516595785	10.680433366274023	3237157
3237845	Embedded	extending the ada 95 initial conditions for preelaboration for use in real-time systems	1995	-2.152521529389368	11.01442147188449	3237872
3238555	HPC	optimal parallel prefix circuits with fan-ot 2 and corresponding parallel algorithms	1999	-1.6497855049547268	9.694989800108845	3238582
3239286	Arch	implementation and use of software scanning on a small clip4 processor array	1988	-2.3969410813288783	11.06887144659442	3239313
3241316	Arch	processor networks and interconnection networks without long wires	1989	-2.4712162126822608	9.985212504178188	3241343
3241429	EDA	towards a general framework for an fpga-based fft coprocessor	2003	-1.5687289483596794	11.267298621248248	3241456
3241627	Theory	two optimal square-rooting algorithms ussing iterative multiplication	1972	-2.9332824657433068	9.734343996701703	3241654
3242666	Robotics	hardware design of a fast, parallel random tree path planner	2015	-2.0276818440779163	10.79973933936356	3242693
3243029	Theory	efficient deterministic sorting on the bsp model	1999	-1.6656980703642985	10.029313400805949	3243056
3243367	HPC	divisible task scheduling - concept and verification	1999	-1.8085041467610263	9.930027186483104	3243394
3243558	Embedded	feasible models of computation: three-dimensionality and energy consumption	1997	-2.5679005381459103	10.138753453288189	3243585
3246120	ML	cost efficient upgrading of ops nodes	2004	-2.5394169635134904	9.551381470097999	3246147
3246877	Arch	comr: cluster oriented multistage interconnection network	1999	-2.500283113092332	9.771660533074614	3246904
3247127	Arch	performance evaluation of switching networks	1997	-2.6635079074206414	9.805447001615859	3247154
3248037	Arch	some fast speech processing algorithms using altivec technology	1999	-1.4850279779705795	10.650855690125665	3248064
3248269	HPC	parallelization of lee's routing algorithm on a hypercube multicomputer	1991	-1.87549660181504	10.017448421567025	3248296
3248777	Logic	parallel replicated simulation of markov chains: implementation and variance reduction	1993	-1.6729262206619926	9.794134668888297	3248804
3248886	HPC	accelerating divisible load distribution on tree and pyramid networks using pipelined communications	2004	-1.7050079443996675	10.29106462688409	3248913
3249295	Arch	automatic generation of time efficient digital signal processing software	1976	-1.9332086766567769	11.118826090182788	3249322
3249689	HPC	computationally efficient parallel matrix-matrix multiplication on the torus	2005	-1.9297810769996735	9.971343790105069	3249716
3249750	Arch	the logical design of a simple general purpose computer	1957	-2.4776216679169303	10.62555479954622	3249777
3249891	EDA	interactive dsp debugging in the multi-processor huron environment	1996	-2.2968518988318425	10.997949196595744	3249918
3250828	EDA	towards behavioral synthesis of asynchronous circuits - an implementation template targeting syntax directed compilation	2004	-2.8363320771880267	11.218557206563325	3250855
3251192	EDA	a hierarchical multirate method for circuit simulation on parallel computers	1990	-1.7956037243213927	10.389026918468725	3251219
3252117	ECom	list scheduling in the presence of branches: a theoretical evaluation	1998	-2.487969280934637	9.600042182686767	3252144
3254460	Visualization	ilp-based scheduling for parallelizable tasks	2017	-1.9073217697397875	9.540779970634857	3254487
3254931	Arch	parallel srp-phat for gpus	2016	-2.895523211929269	9.899803407304134	3254958
3255573	Logic	process-graph analyser: a front-end tool for vhdl behavioural synthesis	1988	-2.67773778974299	11.199616489054216	3255600
3255591	Theory	communication efficient bsp algorithm for all nearest smaller values problem	2001	-2.003189886322275	9.649457534509445	3255618
3256001	Theory	a realization of an arbitrary bpc permutation in hypercube connected computer networks	1995	-2.748877223272552	9.683766742139722	3256028
3256121	HPC	phigure: a parallel hierarchical global router	1990	-1.892775703400484	10.556310290036052	3256148
3258476	EDA	good technology makes the difficult task easy	2013	-2.737785018955546	10.789776865984793	3258503
3258966	Robotics	on the group of line crossings on the 2-d torus	1999	-2.881795900174805	9.534705462466325	3258993
3259353	PL	global software pipelining with iteration preselection	2000	-1.510077385857124	10.175778708547293	3259380
3259368	EDA	field programmable gate array implementations of cellular automata for pseudo-random number generation	2003	-2.8090497284719627	9.99886382868574	3259395
3260780	Robotics	high performance personal computation for vlsi cad	1982	-3.3379014369078943	9.900166650467046	3260807
3260892	OS	dsp.rack: laptop-based modular, programmable digital signal processing and mixing for live performance	2003	-2.6973326856742528	10.598151253823547	3260919
3261048	HPC	optimally maximizing iteration-level loop parallelism	2012	-1.588364500176475	10.46137847373467	3261075
3262068	Arch	asp: a new concept in language and machine organization	1967	-1.47789139284485	11.18342662433167	3262095
3263333	EDA	supporting rtl flow compatibility in a microarchitecture-level design framework	2009	-2.9392524459379232	11.20671237161562	3263360
3263459	EDA	designing high-performance processors using real address prediction	1993	-1.5755494061892303	10.275839998750554	3263486
3263713	Theory	dynamic load balancing by random matchings	1996	-2.296029136641645	9.57226687649206	3263740
3264156	Arch	a cellular general purpose computer	1974	-1.5803305077242409	10.551314106066751	3264183
3265621	EDA	design of cache test hardware on the hp pa8500	1998	-3.32155424005854	11.230789005025649	3265648
3266174	EDA	on programming vlsi concurrent array processors	1984	-1.7407048792751791	11.065392906891987	3266201
3266298	EDA	a digit-serial reconfigurable vlsi based on quaternary inter-cell data transfer scheme	2012	-3.2825993393987347	10.579822372482203	3266325
3266356	EDA	scalable clustered time warp and logic simulation	1999	-1.5840497714233797	9.888982966515917	3266383
3267414	HPC	using pvm for distributed logic minimization in a network of computers	1999	-2.5210457686206067	9.935621153433443	3267441
3268260	Theory	a practical constructive scheme for deterministic shared-memory access	1993	-2.3113938229024185	10.34094353832619	3268287
3268281	Arch	a generalised parallel architecture for image based algorithms	1989	-1.6421540215112993	10.952096650406425	3268308
3268344	Arch	design and implementation of a parallel image processor chip for a simd array processor	1995	-2.2910347476096358	11.258296425579124	3268371
3269262	Embedded	on the design of ieee compliant floating point units	1997	-3.008716781792248	10.733622106685177	3269289
3269318	AI	fault diagnosis using functional fault models for vhdl descriptions	1991	-3.164154474607078	10.84126111460282	3269345
3269485	HPC	divisible nonlinear load distribution on heterogeneous single-level trees	2018	-2.1013362322343183	9.71823215707677	3269512
3270503	Robotics	application of dual-ram in numerical control system	2009	-2.5017334624704186	11.21030133852207	3270530
3271011	EDA	design of a digital cdma receiver	2003	-3.1931609564400114	11.206664645575133	3271038
3271026	PL	stochastic data flow graph models for the reliability analysis of interconnection and computer networks	1991	-2.0431160050235	9.696992402623943	3271053
3271527	Graphics	an adaptable, modular data - collection system suitable for scientific experimentation: analog to digital transformation, short - term digital storage, formatted digital tape - recording, and computer entry of experimental data	1976	-2.9998239341354127	10.795330874742485	3271554
3272175	Robotics	fully dynamic higher connectivity for planar graphs	2008	-2.415045482452514	11.220768214428015	3272202
3273042	NLP	parser description-based bitstream parser generation for mpeg rmc framework	2013	-2.0757264654477168	10.997540109514654	3273069
3274186	DB	semiconductor rams - a status report	1971	-2.064053826187261	11.068486257462084	3274213
3275717	Arch	a design philosophy for microcomputers	1981	-2.517900516455416	11.09767158688716	3275744
3276023	Arch	the performance of a fault-tolerant multistage interconnection network	1985	-2.3070865570066954	9.963706471741236	3276050
3276493	ML	a low cost, real-time, frequency modulation hardware module for mini and micro computers	1978	-2.8435078028141465	10.143527332479248	3276520
3278944	EDA	design and verification of large-scale computers by using ddl	1979	-3.0980417730029957	11.12485889225938	3278971
3279301	HPC	a multi-algorithm approach to very high performance one-dimensional ffts	1988	-1.5185935993416462	10.774440615099008	3279328
3279326	HPC	design of a vlsi processor based on an immediate output generation scheduling for ball-trajectory prediction	2000	-2.9851140899902546	10.106951602456055	3279353
3280540	Arch	scalability of parallel machines	1991	-1.6511901876310089	10.017944156378592	3280567
3280848	Theory	decentralized parallel algorithms for matrix computation	1978	-1.7237762266315433	9.990890008251363	3280875
3281226	Logic	high level synthesis techniques for efficient built-in-self repair	1993	-3.2849748778881347	10.644764779623642	3281253
3281775	Logic	functional-based synthesis of a systolic array for gcd computation	2006	-1.7463747655699615	9.699755393600851	3281802
3282837	Visualization	prolog to semiconductor piezoresistance for microsystems	2009	-3.2905137824395245	10.18787723266903	3282864
3283231	Arch	a method for implementing fractal image compression on reconfigurable architecture	1999	-2.2945346363563583	10.035987945604145	3283258
3284585	Graphics	backward time analog computer solutions of optimum control problems	1967	-3.160466895100526	9.646576722080674	3284612
3284992	Robotics	data acquisition with the ibm pc/xt/at family - i. a medium speed system for the xt or at	1989	-2.7748539227827385	11.20256361715314	3285019
3285329	EDA	shuffled tree based fault-tolerant hierarchical interconnection networks	1994	-2.5566178373611272	9.771348722303458	3285356
3285337	EDA	a logic based approach to hardware abstraction	2003	-2.2970838000535307	11.117678479731346	3285364
3285791	EDA	parallel vector processing of multidimensional orthogonal transforms for digital signal processing applications	1989	-1.5162396938434235	10.615375495355146	3285818
3286812	HPC	task scheduling algorithm for interconnection constrained network of heterogeneous processors	2004	-2.1519059672206082	9.722457970908222	3286839
3287661	EDA	design and analysis of sub-dt sub-domino logic circuits for ultra low power applications	2010	-3.2884442875223527	10.266014945384963	3287688
3287788	EDA	a verifiable high level data path synthesis framework	2012	-2.9672504895785257	11.089116789830923	3287815
3287847	HPC	solving linear recurrence systems on mesh-connected computers with multiple global buses	1990	-1.4972735678063014	10.200061951740876	3287874
3288311	Logic	indicators classification for software assessment	2006	-2.62409470176294	11.147165541493546	3288338
3288312	SE	program slicing for vhdl	2002	-2.8226208147907137	10.934108572842396	3288339
3288313	DB	evaluation of a new power-gating scheme utilizing data retentiveness on caches	2012	-3.017084478082769	10.826076369276144	3288340
3288433	EDA	the karl/karate system: automatic test pattern generation based on rt level descriptions	1988	-3.2244107616697506	11.255802313862176	3288460
3288820	Robotics	memory cost due to anticipated broadcast	2000	-1.8902317677143277	9.762352502591117	3288847
3288857	Arch	internet nuggets	2010	-2.108995569242505	10.880383442273617	3288884
3289999	EDA	physical power evaluation of low power logic-bist scheme using test element group chip	2015	-3.1436122524090786	10.136602664504666	3290026
3292076	EDA	evaluation of soft-delay-error effects in content-addressable memory	2016	-3.0160685396212563	9.930954839665816	3292103
3292509	HPC	parallel algorithms and architectures for optimal state estimation	1985	-1.6937322933130328	10.290454835575217	3292536
3293012	Arch	on the complexity of concentrators and multi-stage interconnection networks in switching systems	2000	-2.538506193960836	9.783963339929356	3293039
3293625	Embedded	based on 32 tons crane for wireless remote control system design	2008	-2.6142786121198114	10.111278031610462	3293652
3293795	HPC	e-era: an energy-efficient reconfigurable architecture for rnns using dynamically adaptive approximate computing	2017	-2.5725704634533644	10.876488474880317	3293822
3293861	HPC	data-driven control scheme for linear arrays: application to a stable insertion sorter	1999	-2.5426820112353865	11.157347200923553	3293888
3294583	HPC	a vlsi architecture for updating raster-scan displays	1981	-1.5121121259617252	11.263564365773206	3294610
3295935	Theory	new silicon to solve fundamental graphics problems	1985	-3.30800669521008	10.00287954989635	3295962
3296086	DB	avoiding data link and computational conflicts in mapping nested loop algorithms to lower-dimensional processor arrays	1994	-1.5878545069606091	9.956192069327619	3296113
3297347	Theory	computers: the key to total systems control: an industrial viewpoint	1962	-2.0504794129161885	10.382197886460308	3297374
3297970	EDA	on designing implementable algorithms for the linear reconfigurable mesh	2003	-2.8042823845273666	9.66591097888639	3297997
3299160	EDA	a dynamic reconfigurable mram based fpga	2010	-3.193821216212377	10.281163137390292	3299187
3299972	Arch	the universal triple machine: a reduced instruction set repository manager	1988	-2.3780888532560605	10.319080589434133	3299999
3300509	Theory	how to share a bag of tasks optimally in a heterogeneous cluster - three models, three answers	2004	-1.5726638878207164	9.528642865837355	3300536
3300610	Logic	the algorithm of 16-bit scrambler in parallel for pci express	2005	-3.009349485880547	10.71699697280121	3300637
3300741	Logic	implementation of multipurpose pci express adapter cards with on-board optical module	2018	-2.5197109675314247	11.112094880729746	3300768
3300959	Arch	high order notation and automated program generation for realtime signal processing	1982	-1.8071121569947763	10.639758374750633	3300986
3300987	HCI	asm++ diagrams used on teaching electronic design	2008	-3.243358024885606	10.813102180013475	3301014
3301727	Arch	combined binary code translation and parallel-to-serial conversion using stored logic arrays	1978	-2.393878479426069	11.277829889696072	3301754
3301775	EDA	compilation tools for run-time reconfigurable designs	1997	-3.2309057241058765	10.962309889756627	3301802
3302127	NLP	an attack-resistant hybrid data-privatization method with low information loss	2013	-3.2068260968586983	9.761171438248104	3302154
3302149	Graphics	automatic synthesis of parsers and validation of bitstreams within the mpeg reconfigurable video coding framework	2011	-2.1539490155733128	10.981478673496973	3302176
3302719	EDA	globally asynchronous, locally synchronous circuits: overview and outlook	2007	-3.3270060596946873	11.263844266858653	3302746
3304000	EDA	automatic formal verification of fused-multiply-add fpus	2005	-2.9377039256803976	11.148056255794083	3304027
3304756	Robotics	fpga fault tolerance in radiation environments	2016	-3.2919989500614664	10.018134610166717	3304783
3305485	HPC	randomized pram simulation	1998	-1.591780861762147	10.030249356189733	3305512
3305523	HPC	genetic algorithm for boolean minimization in an fpga cluster	2010	-3.1948341645669593	9.540769329590033	3305550
3305620	DB	parallel processing of multiple text queries on hypercube interconnection networks	1999	-1.5076235095458337	9.83134295911238	3305647
3305709	ML	investigations of linear array architectures for neural network support	1992	-2.7902508005763056	9.64527875033245	3305736
3305944	HPC	designing efficient parallel prefix sum algorithms for gpus	2011	-1.5303453817333816	9.845133158429944	3305971
3306165	Theory	efficient communication using total-exchange	1995	-2.0712731817057985	9.856746059077947	3306192
3306618	Theory	parallel sorting algorithms with sampling techniques on clusters with processors running at different speeds	2000	-1.6311371556060434	9.86572246968976	3306645
3307215	Arch	design of application specific instruction set processors for the domain of gf(2'm)	2004	-2.945982581816548	10.128676870665123	3307242
3307444	EDA	an effective method to use gpu for rectangle packing	2012	-1.7356085780162391	10.936861102947494	3307471
3307783	EDA	a fpga-based parametrizable system for high-resolution frequency-domain image filtering	2005	-2.108842359025765	11.228804583997686	3307810
3308406	NLP	design of a fully variable - length structured minicomputer	1973	-2.4920205058041973	10.183339909916068	3308433
3308482	Arch	application of multidimensional retiming and matroid theory to dsp algorithm parallelization	1999	-1.8246071545923157	10.598749427394095	3308509
3308500	DB	parallelizing query optimization on shared-nothing architectures	2016	-1.7311034733169754	9.405294752499847	3308527
3308703	Theory	brief announcement: lower bounds on communication for sparse cholesky factorization of a model problem	2010	-1.8726248127103664	9.779717070547242	3308730
3309326	Vision	"""comments on """"a high-speed algorithm for the computer generation of fourier transforms"""""""	1969	-2.906488440273708	9.813780100299883	3309353
3309631	DB	fault-tolerant routing algorithms for a massively parallel machine	1994	-2.0609929314912057	11.101589102369724	3309658
3311091	Arch	a linear solver for benchmarking partitioners	2008	-1.7086748898701416	9.690083305895632	3311118
3311579	ML	reconfigurable media coding: an overview	2013	-2.059998066494949	11.094516640374119	3311606
3313006	EDA	describing instruction set processors using nml	1995	-1.5316839456446978	10.755615589052518	3313033
3314643	HPC	using a 0-1 integer programming model for automatic static data distribution	1996	-2.0604941649111854	10.626441972689225	3314670
3314970	Robotics	a system-on-chip approach to intelligent traffic signal control	2005	-2.8806702262773145	10.20865908798719	3314997
3316004	PL	efficient parallelization using rank convergence in dynamic programming algorithms	2016	-1.9627235780074268	9.494143149422463	3316031
3316023	Arch	an optical system for full text search	1989	-1.9935329054882236	10.60604750334159	3316050
3317592	Theory	multirate broadcast switching networks nonblocking in a wide sense	1997	-2.571835011307642	9.948651785569444	3317619
3317630	EDA	a robust and real-time image based lane departure warning system	2016	-2.6286893921118377	10.178524429312024	3317657
3318256	Arch	mapping abstract and concrete hardware models for design understanding	2017	-2.8655111286836217	11.136285409051137	3318283
3318504	Theory	givens elimination on systolic arrays	1988	-1.7502846546125634	10.093899506609038	3318531
3318554	Vision	erratum to: lattice classification by cut-through coding	2014	-2.7176958512328264	9.661588435186452	3318581
3318812	AI	solving a 2d knapsack problem on an associative computer augmented with a linear network	1996	-2.0690005255625867	9.701682599618847	3318839
3319097	Vision	image computations on reconfigurable vlsi arrays	1988	-2.415788030460392	11.018305005971344	3319124
3320683	HPC	fast and effective algorithms for graph partitioning and sparse-matrix ordering	1997	-1.8283842704925808	9.457646461398506	3320710
3322015	Theory	on the accuracy and range of binary representations of floating point numbers	1976	-2.785985200119061	9.660548722392779	3322042
3324748	Embedded	a new vlsi vector arithmetic coprocessor for the pc	1995	-2.0454362720462504	10.939129039281259	3324775
3324842	Theory	an approach of finding maximal submeshes for task allocation algorithms in mesh structures	2014	-2.669961750804384	9.874841842652444	3324869
3325251	AI	a highly parallel processor cap	1990	-1.9104962976930375	10.5114771074742	3325278
3325490	ECom	hardware modelling of cellular automata: the game of life case	2007	-2.9897883418254576	10.698463034375221	3325517
3325627	Logic	efficient exploration of affine space-time transformations for optimal systolic array synthesis	1994	-2.745726558830738	9.825595247824069	3325654
3325741	HPC	a vlsi device for multiplication of high order sparse matrices	1997	-2.5148551581756675	9.843981164755348	3325768
3326450	EDA	transformation of nested loops into uniform recurrences and their mapping to regular processor arrays	1996	-1.4369741951788424	9.949033882457426	3326477
3326603	Arch	from bit level systolic arrays to hdtv processor chips	2006	-2.498804955388072	11.195197583267053	3326630
3326718	EDA	low-overhead fault-tolerant logic for field-programmable gate arrays	2015	-2.8131471579183858	10.885712923360288	3326745
3326739	DB	a note on the size of a multicast tree in hypercubes	1995	-2.8501827730017166	9.715979949851821	3326766
3327000	EDA	a linear systolic array for recursive least squares	1995	-3.1792453459612493	9.923832166200052	3327027
3328664	DB	dmc: a distributed model counter	2018	-1.938426107857714	9.948711148107193	3328691
3329321	NLP	session 24 overview: 10gbase-t and optical front ends: wireline subcommittee	2012	-3.2173437321664036	10.332905367377672	3329348
3330061	Vision	image computations on meshes with multiple broadcast	1989	-1.7640613099391371	10.573025038166893	3330088
3330852	Embedded	a parallel time/hardware tradeoff t . h = o(2^{n/2}) for the knapsack problem	1991	-2.0641270949072132	9.495019145182408	3330879
3332529	Vision	dynamically reconfigurable cordic coprocessor for trigonometric	2006	-2.7962187438048662	10.582049898846533	3332556
3332614	Arch	computing network flow on a multiple processor pipeline	1994	-1.8155479370358536	10.4222054491702	3332641
3335491	EDA	preference-driven hierarchical hardware/software partitioning	1999	-2.6237582761650637	11.246134547363186	3335518
3336014	EDA	complete symbolic simulation of systemc models	2016	-3.3165000443573844	10.44089226100171	3336041
3336649	HPC	parallel multilevel algorithms for hypergraph partitioning	2008	-1.7047407486638015	9.39192548765897	3336676
3336707	EDA	an interactive simulation system for structured logic design -- iss	1982	-3.1557219011134485	11.033366975497243	3336734
3337014	EDA	methodologies to design and test scintillation-hardened communication links (abstract)	2009	-3.07630971306002	10.150271020031443	3337041
3338583	Robotics	a random access picture digitizer, display, and memory system	1977	-2.2652583255692678	10.192380906583901	3338610
3339532	Robotics	programming the world with sun spots	2006	-2.17220308480666	11.009745258619668	3339559
3339864	EDA	breadth-first manipulation of very large binary-decision diagrams	1993	-1.7259467189367277	10.204939577089526	3339891
3340079	Mobile	antenna design challenges for 4g	2011	-2.9212326663644226	10.042164179900176	3340106
3340647	HPC	optimization of parallel multilevel-newton algorithms on workstation clusters	1996	-1.8064585709910432	11.046274181361856	3340674
3341441	Arch	a new scalable array processor for two-dimensional discrete fourier transform	1999	-2.4959972044149605	9.903256034703146	3341468
3341569	Theory	the selection of optimal tab settings	1978	-3.037896629913252	9.578392275176604	3341596
3342073	AI	consistent linear speedups to a first solution in parallel state-space search	1990	-1.8576769160224376	9.521369587072867	3342100
3342197	HPC	solving the set cover problem on a supercomputer	1990	-2.1458461739987684	9.435466273502648	3342224
3342601	SE	a paradigm for the design of parallel algorithms with applications	1983	-1.6591867284982813	9.8179697290854	3342628
3342856	EDA	configurable hardware: two case studies of micro-grain computation	1990	-2.008416739375444	11.019977230344868	3342883
3342872	HPC	real-time computing of special algorithms with a dsp-based board	1996	-1.7684082044705858	10.89800255270246	3342899
3344170	Arch	qx: a high-performance quantum computer simulation platform	2017	-3.1926287335143666	10.418477183081936	3344197
3344601	Arch	exploiting parallelism in pattern matching: an information retrieval application	1991	-1.7148680063145227	11.243529712100749	3344628
3345425	Networks	file archival techniques using data compression	1982	-1.7449324336289878	9.812979148640133	3345452
3345909	Arch	an iteratively structured information processor	1974	-2.3148702511270347	11.078588749177888	3345936
3347961	EDA	automatic refinement of requirements for verification throughout the soc design flow	2013	-2.7062955137913853	11.276528108046215	3347988
3348950	Arch	an experimental microarchitecture for a superconducting quantum processor	2017	-2.0126227833707766	11.202411494520724	3348977
3348994	EDA	protocol merging: a vhdl-based method for clock cycle minimizing and protocol preserving scheduling of io-operations	1994	-2.843435300304591	11.175843410561967	3349021
3349150	Theory	optimal tradeoffs for addition on systolic arrays (extended abstract)	1986	-1.8401414281131736	9.604730188205172	3349177
3350249	Arch	an integrated computation system for the era-1103	1956	-1.8518698248793024	10.710011537723894	3350276
3350951	Metrics	a distributed intrusion detection model for the domain name system	2002	-1.5868280213500459	9.7599165146223	3350978
3351419	HPC	a genetic-algorithm approach to scheduling communications for embedded parallel space-time adaptive processing algorithms	2002	-1.5416912778972265	10.290842984157418	3351446
3353257	HPC	parallel algorithms for fpga placement	2000	-3.1900758792660184	10.009843845633734	3353284
3353283	HPC	mapping concurrently-communicating modules onto mesh multicomputers equipped with virtual channels	1995	-2.226099270072306	10.212052378084762	3353310
3353352	Theory	method for partial rewriting of magnetic tape	1964	-2.258519647953749	10.43096051990641	3353379
3353602	Robotics	akers's wavefront planner — one of the fastest stencil-based path planners on fpgas	2012	-1.8859343545297444	10.957305400578738	3353629
3353826	Arch	design of radix-2 and radix-4 fft processors using a modular architecture family	1996	-3.1123367385238594	10.414403475355918	3353853
3354198	Logic	accelerating online model checking	2013	-3.196019356511405	10.739628054167456	3354225
3355782	EDA	synthesis of systolic algorithm design	1989	-1.757727065726319	10.57387870829524	3355809
3358985	EDA	aspects of formal and graphical design of a bus system	2004	-2.7083814265429296	10.928418043579132	3359012
3359064	EDA	optimised state assignment for fsms using quantum inspired evolutionary algorithm	2008	-3.336583837498276	10.572187432492372	3359091
3359348	Robotics	an o(logp) algorithm for the discrete feedback guided dynamic loop	2006	-1.7331269872363588	9.794443165776542	3359375
3360604	EDA	implementing a fuzzy processor on programmable logic circuits: modularization criteria	1999	-2.62579497156658	11.242760091224715	3360631
3361347	Theory	strong i/o lower bounds for binomial and fft computation graphs	2011	-1.624925403783324	10.027644430005608	3361374
3361726	Theory	mfoam-1.02: a compact version of the cellular event generator foam	2007	-3.1135328499697184	9.573133558685667	3361753
3361819	EDA	an efficient graph algorithm for fsm scheduling	1996	-2.3346085889614905	11.117826308936767	3361846
3361968	Arch	advanced microprocessor system with serial memory for harvester testing	2007	-2.528402539371956	11.20620882141804	3361995
3362456	Arch	mapping multirate multidimensional digital signal processing systems to efficient computer architectural models by mutidimensional unfolding	2003	-2.5497562827224125	10.126956459175958	3362483
3363312	EDA	parallel multilevel series k-way partitioning scheme for irregular graphs	1999	-1.6938847872690628	9.404759589084248	3363339
3364476	EDA	review of 3d high density storage class memory (scm) architecture	2012	-3.2822546203815532	10.204647428455981	3364503
3365235	SE	model checking in the cosma environment as a support for the design of pipelined processing	2004	-3.06502777171403	10.776561513975391	3365262
3365746	HPC	an efficient clustering algorithm for partitioning parallel programs	1998	-1.8358530065134044	9.854663574973657	3365773
3366757	EDA	rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems	2010	-2.998569199348143	10.790833227296483	3366784
3366855	Arch	computationally fast systolic array implementations	1994	-1.5461019311062938	10.242474508404564	3366882
3367245	Arch	a performance model for multilayer neural networks in linear arrays	1994	-2.566454491443636	10.38626711393589	3367272
3367598	Robotics	distributed global event synchronization in a fiber optic hypergraph network.	1987	-2.6412566849986736	9.626983225137034	3367625
3367851	EDA	reconfiguration of 1 1/2 track-switch mesh-arrays with pe and bus faults	1996	-2.7456633013879634	10.537108767579252	3367878
3368111	HPC	a comparison of clustering heuristics for scheduling directed acycle graphs on multiprocessors	1992	-1.6457329557914082	9.828071775006569	3368138
3368289	Robotics	efficient traffic simulation using the gca model	2010	-1.8846599792472092	10.474543295929037	3368316
3368347	EDA	fpga-based reconfigurable computing ii	2007	-1.7723342377144162	11.140096523277867	3368374
3368759	Arch	an effective memory addressing scheme for fft processors	1999	-2.177666656361984	10.969514349845523	3368786
3369008	EDA	leqa: latency estimation for a quantum algorithm mapped to a quantum circuit fabric	2013	-2.530827792875552	10.492473246383604	3369035
3369216	EDA	using the temporal logic programming language tokio for algorithm description and automatic cmos gate array synthesis	1985	-3.1414489262366203	10.911666984989937	3369243
3369807	HPC	processor allocation for hypercubes	1992	-3.142501740793028	9.422223676596852	3369834
3369838	HPC	efficient sparse cholesky factorization on a massively parallel simd computer	1995	-1.6363032427340884	9.792233954555753	3369865
3370951	Arch	a high-throughput network on-chip in full-mesh architecture	2018	-2.6178032817372228	10.394184716765851	3370978
3371225	Mobile	distributed control structure of the nbp test track with linear motor driven vehicles	2005	-2.5307214754955774	10.320705842394732	3371252
3371297	HPC	fast hough transform on multiprocessors	1997	-1.4903327035528746	9.840388288457156	3371324
3372284	EDA	building information modeling using hardware genetic algorithms with field-programmable gate arrays	2014	-2.096218511126411	10.647551772204588	3372311
3372749	EDA	run-time performance optimization of an fpga-based deduction engine for sat solvers	2001	-2.778025400210349	10.071160925506858	3372776
3372912	EDA	a fpga-based implementation of a fault-tolerant neural architecture for photon identification	1997	-2.3730806576140147	10.933148054695646	3372939
3375096	EDA	a fast and efficient fpga-based implementation for solving a system of linear interval equations	2005	-2.5024995199521785	10.727548052627238	3375123
3377544	HPC	minimizing communication in the bitonic sort	2000	-1.9146414640732292	11.090470876226261	3377571
3377974	Embedded	computing maximum task execution times — a graph-based approach	1997	-1.6911923552840356	10.737931793469881	3378001
3378370	HPC	umpa: a multi-objective, multi-level partitioner for communication minimization	2012	-2.1889328714990475	9.691692990277074	3378397
3379550	EDA	a simulation-based framework for the exploration of mapping solutions on heterogeneous mpsocs	2013	-2.042138625444609	10.742807244153507	3379577
3379832	HPC	parallel implementation of back-propagation algorithm in networks of workstations	2005	-1.4925782264195138	10.343742803069436	3379859
3380454	HCI	a semi-analytical approach to study the energy consumption of on-chip networks testing	2013	-3.19601800877309	10.280073942316449	3380481
3381610	Logic	towards verifying vhdl descriptions of processors	1995	-2.2373499603201896	11.175040857316734	3381637
3381699	Theory	the queue-read queue-write pram model: accounting for contention in parallel algorithms	1998	-1.9846789840070835	9.944569841737703	3381726
3382137	EDA	interconnect routing and scheduling - a near-optimal real-time hardware scheduler for large cardinality crossbar switches	2006	-3.3019017058991524	10.214652248125356	3382164
3384569	Theory	parallel image/video processing and computer arithmetic	1996	-1.4318685258334225	10.964196641800509	3384596
3384972	EDA	become: behavior level circuit synthesis based on structure mapping	1988	-3.206017006161439	10.878397064456673	3384999
3385014	Theory	design of parallel algorithms for the single resource allocation problem	2000	-2.1031695626447995	9.535043518133554	3385041
3385229	Crypto	a decision making aid system based on a small microprocessor	1985	-2.922937888290308	9.984164002813838	3385256
3385727	HPC	finding eigenvalues and eigenvectors of unsymmetric matrices using a distributed-memory multiprocessor	1990	-1.5008200968516017	10.04728533761778	3385754
3386826	Arch	resource allocation using a constraint optimizing adaptive neural network	1988	-2.4001514185407804	10.663891991546436	3386853
3387334	PL	an evaluation of the chandy-misra-bryant algorithm for digital logic simulation	1991	-3.0540609839780624	11.01641393680839	3387361
3387837	Arch	mikroprogram pre riadenie procesu spájania operandov v architektúre df kpi	2013	-2.5772185844536897	11.15624542904664	3387864
3387866	Theory	a prototypical self-optimizing package for parallel implementation of fast signal transforms	2002	-2.0292519254138983	10.00059705691865	3387893
3388389	HPC	improved schemes for mapping arbitrary algorithms onto processor meshes	1996	-1.8307825196861962	9.709660144212716	3388416
3390455	EDA	determining minimum interconnect for reconfigurable hardware by analysis and verification of pi-calculus design specifications	2011	-2.489531571024969	10.285118142492443	3390482
3391627	Embedded	an admission control method for dynamic software reconfiguration in complex embedded systems	2006	-2.227233881228857	10.207859802494921	3391654
3392006	HPC	a novel parallel algorithm for enumerating combinations	1996	-1.7066567605585068	9.899975244895877	3392033
3392101	Arch	a vliw architecture based on shifting register files	1993	-2.794683690622048	10.923822164275007	3392128
3392287	EDA	evaluation of transcendental functions on imagine architecture	2007	-1.6809012794297244	10.607096757396066	3392314
3393026	EDA	formal verification of a dsp chip using an iterative approach	2002	-2.9079372793353992	10.9456231621054	3393053
3393212	Theory	self-sorting in-place fft algorithm with minimum working space	1994	-2.1155945303458017	10.312213680089773	3393239
3393714	Theory	trade-offs between communication throughput and parallel time	1999	-1.9676065449863505	9.799898937401977	3393741
3394253	EDA	the uml diagram to vhdl code transformation based on mda methodology	2013	-2.45694782987391	11.134168625418631	3394280
3394556	EDA	evaluating hardware models in digital's system simulation environment	1989	-2.4558804327921413	11.209489687531157	3394583
3395920	ML	algorithms and parallel vlsi architectures	1995	-2.9340746112284015	9.775173710111348	3395947
3396023	Visualization	reconfigurable video coding: objectives and technologies	2009	-2.1018126468375917	11.207649330389717	3396050
3396799	EDA	optimal simultaneous scheduling, binding and routing for processor-like reconfigurable architectures	2006	-2.8055115361091576	9.796669063818992	3396826
3397717	Arch	a low power and hardware efficient syndrome key equation solver architecture and its folding with pipelining	2015	-2.8987263757279527	10.124018000370915	3397744
3398886	DB	collatz conjecture for 2^100000-1 is true - algorithms for verifying extremely large numbers	2018	-2.278698560921038	10.511442634242718	3398913
3400179	Theory	ercw prams and optical communication	1996	-2.181753861281736	10.237927078189397	3400206
3400554	EDA	scheduling dags on a bounded number of processors.	1996	-2.086505445566317	9.457911909809814	3400581
3401055	EDA	fault-tolerant integrated interconnections based on built-in self-repair and codes	2011	-3.1006659381336603	10.51050223326101	3401082
3402327	HPC	efficient parallel algorithms for processor arrays	1982	-1.4305823888158995	10.830227932988816	3402354
3403558	EDA	a digital system design language (ddl)	1968	-3.0417472368952336	10.762420205217127	3403585
3404495	HPC	optimal time and efficient space free scheduling for nested loops	1996	-1.5231841716182863	10.173003688210688	3404522
3404657	Vision	32 and 16 years ago	2010	-2.417625023691584	11.00982995651047	3404684
3405426	Arch	congestion avoidance in an interconnection network: approximate analysis	1993	-2.531170768697532	9.89815183661494	3405453
3405624	EDA	reconfigurable instruction set computing for embedded processing	2005	-2.185036015861832	10.641822452053058	3405651
3406554	PL	derivation of systolic algorithms for the algebraic path problem by recurrence transformations	2000	-1.4810830317003951	9.919306535987497	3406581
3406694	Arch	sabrac-a new generation serial computer	1963	-1.8761351451197608	10.60417377383122	3406721
3407984	OS	duress recognition for biometric systems	2002	-2.929257486420529	10.429751077060939	3408011
3409514	EDA	an fpga solver for wsat algorithms	2005	-2.995541065903576	9.452701561474788	3409541
3409879	Security	performance benchmarks for passive uhf rfid tags	2006	-3.2707159007099453	9.690710832397775	3409906
3410297	Vision	parallel processing and walsh transforms for pattern recognition	1975	-2.1013572253370576	9.644957146485412	3410324
3410780	Theory	a model for asynchronous shared memory parallel computation	1994	-1.8940091209676504	9.861067612421046	3410807
3411554	Vision	a process model for hardware modules in reconfigurable system-on-chip	2006	-2.66256248644026	10.69115505161909	3411581
3411737	EDA	logic synthesis for fsms using quantum inspired evolution	2008	-3.3153584948950128	10.575735351213668	3411764
3411963	HPC	a loosely coupled parallel algorithm for standard cell placement	1994	-2.359072341691159	10.616235409863933	3411990
3412389	EDA	on the relationship between two systolic array design mehodologies	1992	-3.0694813407555888	10.073283636656347	3412416
3412517	NLP	multi-level parallelism in the block-jacobi svd algorithm	2001	-1.6079729948368335	10.072337687471016	3412544
3413535	Arch	verification of register transfer level low power transformations	2011	-3.168792396808871	11.209149499027019	3413562
3413773	Mobile	comparing various hardware/software solutions and conversion methods for controller area network (can) bus data collection	2016	-2.991004284423569	10.213113996682726	3413800
3414132	Embedded	a technique for automatically reprogramming an embedded linux system	2011	-2.2743387158192583	11.008412159574766	3414159
3414972	Arch	adaptive delta modulation for speech synthesis	1981	-3.0392380128132026	10.660287800888145	3414999
3416403	Arch	an asic methodology for mixed analog-digital simulation	1990	-2.665751097607437	11.21068634257462	3416430
3416950	HPC	a parallel lll algorithm	2011	-1.4757583943948396	10.237624378926744	3416977
3417215	Arch	contributions to architectural design in digital signal processing	1990	-2.6495446366871906	10.150258103347698	3417242
3417497	Web+IR	a parallel solution for the multiprocessor document allocation problem	1994	-2.1010712707078247	9.767206249332153	3417524
3418147	EDA	a full-flexibility-guaranteed pin-count reduction design for general-purpose digital microfluidic biochips	2016	-3.347273129251853	10.41411500100774	3418174
3418377	Embedded	a framework for remote and adaptive partial reconfiguration of soc based data acquisition systems under linux	2015	-2.425481257688596	10.519568112446851	3418404
3418775	HPC	parallel algorithms for force directed scheduling of flattened and hierarchical signal flow graphs	1999	-1.4369013886893651	11.08913845289543	3418802
3419168	HPC	symbolic error metric determination for approximate computing	2016	-3.0023067641089844	9.806634819358278	3419195
3419421	Networks	hardware design and protocol specification for the control and communication within a mechatronic system	2004	-2.599766119476785	10.640807009716065	3419448
3419952	EDA	prefix computations on iterative arrays with sequential input/output mode	2004	-2.9387596525982405	9.741041116054637	3419979
3420562	PL	probability, parallelism and the state space exploration problem	1998	-1.919112774429244	9.66573324005602	3420589
3421028	SE	hifsuite: tools for hdl code conversion and manipulation	2010	-2.1252181449598018	11.261038282827151	3421055
3421244	Arch	improving the switching capacity of multistage interconnection networks.	1995	-2.5269806092704954	9.858740246289694	3421271
3422207	Theory	efficient parallel random sampling - vectorized, cache-efficient, and online	2018	-1.4281382233793047	10.115748643778279	3422234
3422410	Vision	synthesizing otimal lower dimensional processor arrays	1992	-1.7026193108159635	9.771762479560818	3422437
3422565	Arch	comparing stochastic and deterministic computing	2015	-2.3372540843166028	10.510243271205525	3422592
3422893	HPC	geometry based mapping strategies for pde computations	1991	-1.687523819754435	9.687347608594084	3422920
3422902	Arch	effect of arbitration policies on the performance of interconnection networks	1986	-2.154894284229307	10.039614150463368	3422929
3423233	EDA	quality-driven design and verification flow for digital systems	2008	-3.3106963845963064	10.056505666569604	3423260
3423486	EDA	rough sets based lem2 rules generation supported by fpga	2016	-1.9598004332810877	10.266086832086302	3423513
3423564	Arch	high-speed computation of the radon transform and backprojection using an expandable multiprocessor architecture	1992	-1.6846235882531415	10.970837900839452	3423591
3423827	Theory	practical massively parallel sorting	2015	-1.9266479934993077	9.56299504450654	3423854
3423851	EDA	3d network-on-chip based median filter implementation	2018	-2.7117896081199406	10.061622075523491	3423878
3424012	Arch	rotating storage devices as partially associative memories	1972	-1.5321902395488831	10.853742523907254	3424039
3424285	EDA	advanced on-chip communication architectures and routing methods for systems-on-chip	2005	-2.990078329908297	10.888661323319502	3424312
3424367	EDA	an optimisation methodology for array mapping of affine recurrence equations in video and image processing	1994	-2.0356823372161217	11.09458590378246	3424394
3425282	Vision	"""design of two specialized """"real time"""" texture analysers and comparison: systolic versus non-systolic architecture"""	1988	-2.5924561750184325	9.630594488702263	3425309
3425369	HPC	random numbers for large scale distributed monte carlo simulations	2007	-2.253715919571622	9.85884000735865	3425396
3427170	EDA	npcpl: normal process complementary pass transistor logic for low latency, high throughput designs	1993	-2.7363571281256545	10.598119081151301	3427197
3428190	Embedded	development of interface and coordination for control module cnc pcb milling machine	2015	-2.4676127182210363	10.965295927937744	3428217
3428854	EDA	guest editor's introduction: formal verification of commercial integrated circuits	2001	-3.214264989067757	10.901242420564532	3428881
3429430	HCI	an embedded hardware platform for fungible interfaces	2010	-2.535655470705338	10.92915299851208	3429457
3429666	EDA	pareto-optimization-based run-time task scheduling for embedded systems	2003	-3.260384065527456	9.805881206396963	3429693
3430763	Theory	star-honey meshes and tori: topological properties, communication algorithms and ring embedding	1999	-2.9393642970748552	9.571041854488957	3430790
3431858	Arch	an expression model for extraction and evaluation of parallelism in control structures	1982	-2.095011960353465	11.199977624923868	3431885
3432395	Visualization	improved crc calculation strategies for 64-bit serial rapidio	2013	-2.9266259006191384	10.126523152725811	3432422
3433048	HPC	gaussian elimination with pivoting on hypercubes	1990	-1.4347986166378748	10.069999556769464	3433075
3434162	Arch	performance tradeoffs in sequencer design on a new g4 powerpctm microprocessor	2000	-2.6516299513774197	11.118494343067713	3434189
3434303	Robotics	low cost concurrent error detection in a vliw architecture using replicated instructions	1992	-2.141301158750629	10.827976585478066	3434330
3434467	ML	comparison of mean distance in superposed networks	1984	-2.821212429652255	9.669263802960185	3434494
3434470	HPC	experimental results of a coarse-grained parallel algorithm for spanning tree and connected components	2004	-1.829187952153704	9.381681989342054	3434497
3434788	EDA	an fpga realization of a random forest with k-means clustering using a high-level synthesis design	2018	-2.540083419928446	10.241198946584513	3434815
3435883	Arch	an fpga implementation of a multi-comparand multi-search associative processor	2002	-2.2533071203551924	10.268559065742313	3435910
3436978	PL	complexity of optimal vector code generation	1991	-2.819146166550668	9.669477608561948	3437005
3437101	EDA	combination design of i2c and lon buses based on bridge mode	2009	-2.8236833713123795	11.096133669720604	3437128
3437224	EDA	lca video controller design from orcad schematic design tool	1989	-3.3373824584050005	11.03815539177813	3437251
3438697	Vision	on supernode transformation with minimized total running time	1996	-1.8730470504287595	9.858459408154976	3438724
3439592	Theory	parallel multigrid algorithms for some specialized computer systems	1990	-1.8988315236844049	9.89254787675632	3439619
3440498	Embedded	setting time into a microcomputer	1978	-2.4791672703535297	10.709296120082023	3440525
3440647	Visualization	intercore crosstalk mitigation in multicore fiber transmission with optical space coding	2017	-3.1140645798656785	10.40285418841109	3440674
3442561	EDA	a virtual logic algorithm for solving satisfiability problems using reconfigurable hardware	1999	-3.3563903938767434	9.913074759452707	3442588
3442939	EDA	design and implementation of power communication terminal based on link aggregation technology	2016	-2.2662101581357232	11.164145634886932	3442966
3443232	Theory	scheduling inverse trees under the communication model of the logp-machine	1999	-1.9417046259279849	9.849147378937543	3443259
3446651	EDA	implementation of face recognition processing using an embedded processor	2005	-2.061401326492538	10.092019756713249	3446678
3446911	Embedded	the balancing act of choosing nonblocking features	2013	-2.3450155039956826	9.8251651531981	3446938
3447117	Theory	practical constructive schemes for deterministic shared-memory access	1997	-2.3531084098754085	10.3694426516526	3447144
3448251	Theory	coarse grained parallel algorithms for graph matching	2008	-1.5919240807855333	9.377264206209283	3448278
3449117	Theory	efficient out-of-core algorithms for linear relaxation using blocking covers (extended abstract)	1993	-1.6452863073811854	9.833688153945543	3449144
3449375	NLP	parallel parsing of programming languages	1987	-1.4538846838631825	10.510197891567266	3449402
3449659	HPC	on optimal size and shape of supernode transformations	1996	-1.814675274872537	9.867788269421103	3449686
3449910	Theory	h-pbs: a hash-based scalable technique for parallel bidirectional search	1995	-1.9866274379745068	9.546113916453233	3449937
3451412	Arch	emulation of hypercube architecture on nearest-neighbor mesh-connected processing elements	1990	-1.6208776656780186	10.26566944819711	3451439
3451519	EDA	body bias domain partitioning size exploration for a coarse grained reconfigurable accelerator	2017	-1.5209567884612725	10.766996062792805	3451546
3452616	Graphics	design considerations of a soft interface incorporating two techniques for transmitting digital data	1977	-2.3339179292857564	9.91313076241356	3452643
3452628	Logic	dsp driver software for performance-oriented music synthesis systems	1990	-2.507680829951826	10.16518750875644	3452655
3452813	Arch	ohmega: a vlsi superscalar processor architecture for numerical applications	1991	-2.6352784381834664	10.372873142181476	3452840
3456220	EDA	a fast branch-and-bound approach to high-level synthesis of asynchronous systems	2010	-2.168156518291797	11.244068276857432	3456247
3456973	Arch	links-1: a parallel pipelined multimicrocomputer system for image creation	1983	-2.1318094019427822	11.132509444271665	3457000
3457137	NLP	index compression using 64-bit words	2010	-1.592331915071396	10.480982432166929	3457164
3457416	Logic	generalized speculative computation of parallel simulated annealing	1996	-1.8805097988012376	9.696319652931713	3457443
3457667		ordering heuristics for parallel graph coloring	2014	-1.533285679510226	9.454313485752136	3457694
3457999	Theory	blocking behaviors of broadcast switching networks in random traffics	1997	-2.6512498772807005	9.816162335904773	3458026
3458509	PL	compile-time transformations and optimization of parallel divide-and-conquer algorithms	1991	-1.4497806636248136	10.153497502522065	3458536
3458981	Robotics	enamel: a language for binary correlation matrix memories	2013	-2.9506874712667788	9.993067347768928	3459008
3459038	Arch	communication-avoiding algorithms for linear algebra and beyond	2013	-1.4636905712936998	10.1348942152512	3459065
3459135	Networks	composite signal flow: a computational model combining events, sampled streams, and vectors	2000	-1.5575807175144134	11.209973243469818	3459162
3459442	Embedded	verification of the decimal floating-point square root operation	2014	-2.9614820527929284	11.186920841529977	3459469
3459930	EDA	compiling su(4) quantum circuits to ibm qx architectures	2019	-2.4043360559024514	10.213232629477758	3459957
3460228	EDA	correct high-level synthesis: a formal perspective	1998	-3.0573617150668184	11.06144477989548	3460255
3460695	OS	adaptive garbage collection and experiments for implementation	1995	-2.38538184508302	10.808056250835392	3460722
3460702	HPC	partitioning an array onto a mesh of processors	1996	-1.5704213757125678	10.127488344508457	3460729
3460891	Logic	using abstract specifications to verify powerpctm custom memories by symbolic trajectory evaluation	2001	-2.8141484340794234	10.900839536983025	3460918
3461634	Arch	some observations on modular design technology and the use of microprogramming	1974	-1.8839472984099856	11.258603095819623	3461661
3461671	EDA	field programmable gate-arrays	1998	-2.814016311672612	9.993148648478217	3461698
3461843	Arch	width-adaptive data word architectures	2001	-3.0022122655917562	10.326559126711707	3461870
3462986	EDA	verification of fpga layout generators in higher-order logic	2006	-2.891688230929645	11.013393926246849	3463013
3464174	EDA	re-configurable hardware based fractal neural processor	2006	-2.731066853668895	10.071727786862457	3464201
3464766	EDA	cluster extraction for hybrid fpga architecture in computation intensive applications	2004	-2.2819422713116526	10.383948088007102	3464793
3465080	HPC	communication-efficient parallel dense lu using a3-dimnsional approach	2001	-1.7196717466344105	9.917220498018196	3465107
3465565	Arch	the μ project: an experience with a multimicroprocessor system	1982	-2.22384213919782	10.580709284303728	3465592
3465909	Graphics	automatic synthesis of inter-heterogeneous-processor communication for programmable system-on-chip	2015	-3.1954493582939327	11.02981599799628	3465936
3466141	HPC	implementation of matrix multiplication on the t-rack	1990	-1.68315244199508	10.811654981997345	3466168
3466634	EDA	compiling hardware descriptions with relative placement information for parametrised libraries	2002	-2.4937061215951357	11.166542356820461	3466661
3468292	HPC	algorithmic approaches to low overhead fault detection for sparse linear algebra	2012	-1.4819047364832765	11.001780827087972	3468319
3468389	EDA	an architecture of prototyping system for dynamic partial reconfiguration on fpga	2010	-2.642929850742418	10.294092370312457	3468416
3469255	Theory	on the power of the mesh with hybrid buses	1997	-2.3013343210612467	10.126359395347926	3469282
3469367	EDA	a new hardware efficient inversion based random number generator for non-uniform distributions	2010	-1.9875173919442428	10.671674896224443	3469394
3469652	Theory	the design of a fault tolerant geqrns processing element for linear systolic array dsp applications	1994	-2.547494833216396	10.8736978416259	3469679
3470176	EDA	an integrated logic design environment based on behavioral description	1987	-3.0495701203353804	11.026946530949736	3470203
3470503	Arch	satellite navigation: new signals, new challenges	2007	-3.0480296883071105	9.62091774743283	3470530
3470589	Logic	requirements for next generation functional verification	2011	-3.277516090066662	10.310090516838722	3470616
3471084	EDA	a fault-tolerant memory-based cell for a reconfigurable dsp processor	2003	-2.6381706026514773	10.9256706293182	3471111
3471170	Vision	an evolvable hardware system for automatic optical inspection	2004	-3.0911518593121934	9.827703550918974	3471197
3471711	EDA	communication and memory scheduling in reconfigurable image processing systems	2009	-2.124511570360376	10.147855940460847	3471738
3471971	Theory	fault tolerant processor arrays for nonlinear shortest path problem	1994	-2.4386675892173235	10.630130338719688	3471998
3472351	EDA	research and implementation of a 32-bit asynchronous multiplier	2006	-3.266302393810879	10.339914781057107	3472378
3472373	Visualization	hexagonal parallel pattern transformations	1969	-1.846534095282788	9.975594471440976	3472400
3472893	Logic	correctness proofs of parameterized hardware modules in the cathedral-ii synthesis environment	1990	-2.9214874845459367	10.797622559526332	3472920
3473155	HCI	sns standard power supply interface	2001	-2.6987118646116253	10.963994987465329	3473182
3474209	HPC	fast and scalable parallel matrix computations on distributed memory systems	2005	-1.6858582817557928	9.923656222966116	3474236
3474653	EDA	a new approach to pipeline optimisation	1990	-2.8692265192003115	10.676895958883993	3474680
3475077	Arch	vliw instruction scheduling for dsp processors based on rough set theory	2005	-2.9786624548156677	10.579470573945237	3475104
3475487	EDA	application of fault parallelism to the automatic test pattern generation for sequential circuits	1993	-1.895078156137521	11.212414643953029	3475514
3476437	Logic	automated techniques for functional verification at the electronic system level	2015	-3.0290429410044992	10.833279966365454	3476464
3477089	Arch	microarchitectural exploration with liberty	2002	-2.178954204638289	11.20291922651935	3477116
3477640	Vision	parallel algorithms on compact binary objects	1994	-1.4299667860780476	10.389298338342336	3477667
3477706	EDA	automatic property generation for formal verification applied to hdl-based design of an on-board computer for space applications	2013	-3.139896855306839	11.207368524709915	3477733
3478385	Robotics	random routing of tasks in hypercube architectures	1993	-2.6554391405087205	9.714525644951138	3478412
3478565	Embedded	rtproc: a system for rapid real-time prototyping in audio signal processing	2008	-2.5463794902290044	10.723762517093656	3478592
3479056	Theory	improved distributed algorithm for graph truss decomposition	2018	-1.5539459557639692	9.488601555160267	3479083
3480091	HPC	real-time sonar beamforming on high-performance distributed computers	2000	-1.8934465360284027	10.943628548324645	3480118
3480928	EDA	isegen: an iterative improvement-based ise generation technique for fast customization of processors	2006	-3.2235052820610823	10.734813087919047	3480955
3481044	Embedded	a destructive-readout associative memory	1965	-2.4308876618182387	10.858834584479863	3481071
3481056	EDA	an fpga-based acceleration method for metabolic simulation	2004	-2.331089009683477	9.846084480860519	3481083
3482670	EDA	exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization	2007	-3.3436371646528618	10.085722936640384	3482697
3484209	Theory	effective partitioning of static global buses for small processor arrays	2011	-2.2148197362583644	10.763895039640742	3484236
3484335	Robotics	pcmcia system architecture - 16-bit pc cards (2. ed.)	1998	-2.7921096597485118	10.498810043914268	3484362
3484707	EDA	a reconfigurable perfect-hashing scheme for packet inspection	2005	-2.882349624673417	10.991344226622827	3484734
3485266	EDA	multivariate gaussian random number generator targeting specific resource utilization in an fpga	2008	-1.5619251974698216	10.885800215735859	3485293
3485381	EDA	a class of cellular architectures to support physical design automation	1984	-1.7523338369891464	10.789701854338896	3485408
3485913	EDA	hardware-software design methods for security and reliability of mpsocs	2009	-2.3014159889318244	10.24401841544573	3485940
3486913	HPC	optimal folding of data flow graphs based on finite projective geometry using lattice embedding	2011	-2.6049619731804734	9.761055455498617	3486940
3488133	Arch	customisable architectures for the set covering problem	2013	-2.628626228376149	10.618597176240918	3488160
3488756	Arch	assessing partitioning/scheduling/storage trade-offs for regular iterative algorithms	1993	-1.8758319154672745	10.71742841901241	3488783
3489859	OS	data compression techniques for economic processing of large commercial files	1971	-1.4891614128641188	9.825456536842767	3489886
3490748	Logic	interface specification and synthesis for vhdl processes	1993	-3.0776124903445616	11.077254947169711	3490775
3490990	PL	bit-level partial evaluation of synchronous circuits	2006	-2.776243523906304	10.817727544641379	3491017
3491151	Theory	design of data-path module generators from algorithmic representations	1992	-3.190099580138351	10.253010085553132	3491178
3491567	AI	dynamic active-bit detection and operands exchange for designing energy-aware asynchronous multipliers	2005	-2.7466699804093837	10.862433173205776	3491594
3491821	Security	a step towards an easy interconversion of various number systems	2011	-2.0196219653931218	10.868371501179787	3491848
3492832	HCI	optoelectronic acquisition and control board for musical applications	2012	-3.1358382298019887	11.032567176753204	3492859
3494619	EDA	modeling the data flow application specific integrated circuit with systemc	2015	-2.8097268217129523	11.165551449908028	3494646
3494630	EDA	parameterized and-or trees for fpga design space exploration	2010	-3.2423285495842378	10.449521078373255	3494657
3495807	Robotics	coarse-grained algorithms and implementations of structural indexing-based object recognition on intel touchstone delta	1994	-1.5704869761430085	9.923857172037463	3495834
3496724	Robotics	effective image processing using the special purpose processor gipp	1989	-1.4730650435003592	11.180884044237676	3496751
3497305	EDA	redundancy test for 1 mbit dram using multi-bit-test mode	1986	-3.014346382385445	10.313774517904696	3497332
3498561	EDA	determining objective functions in systolic array designs	1994	-1.6444979186008408	10.001156329736585	3498588
3498605	Theory	efficient low-contention parallel algorithms	1994	-1.961213803371861	9.89300846037583	3498632
3498825	Arch	an introduction to the n. mpc design environment	1979	-1.7870903583440727	11.240133762112146	3498852
3499022	EDA	bayesian network-based framework for the design of reconfigurable health management monitors	2015	-2.7813875667655155	9.966685311749757	3499049
3499229	Robotics	the double scheme: deadlock-free dynamic reconfiguration of cut-through networks	2000	-2.451088230287628	10.019085214419462	3499256
3500101	HPC	pace: a parallel vlsi extractor on the intel hypercube multiprocessor	1988	-2.004496359185464	10.760773943843867	3500128
3502197	Arch	a near optimal adaptive row modular design for efficiently reconfiguring the processor array in vlsi	1989	-2.5725396430554084	10.871494806457589	3502224
3503066	Robotics	general purpose tdma lsi development for low cost earth station	1986	-2.598582933806167	10.289262465641805	3503093
3503208	Arch	design and performance evaluation of a systolic architecture for hidden-surface removal	1988	-2.0370027826986417	10.622372460220678	3503235
3503255	HPC	an improved spectral bisection algorithm and its application to dynamic load balancing	1994	-1.8467468642206992	9.620615107612016	3503282
3503382	HPC	efficient matrix multiplication on wireless sensor networks	2008	-1.690225621309492	9.993725628640048	3503409
3503473	HPC	matrix multiplication on two interconnected processors	2006	-1.5224934388076563	10.419410055213364	3503500
3504553	SE	a compiler project with learning progressions	2014	-3.1325341911296034	10.814847856255088	3504580
3504845	EDA	control and data flow graph extraction for high-level synthesis	2004	-2.9057602786242858	11.181278122800776	3504872
3505346	DB	embeddings and communication algorithms in faulty hypercubes	1995	-2.9679928146804264	9.64533762407319	3505373
3506053	Arch	the elements of single-chip microcomputer architecture	1980	-2.50214560191042	11.229037701028108	3506080
3506219	EDA	concept and design of a reconfigurable parallel processing system for digital audio	1997	-2.6023613883754253	10.287856046026587	3506246
3506287	Arch	analysis and simulation of banyan interconnection networks with 2x2, 4x4 and 8x8 switching elements	1982	-2.841550621692228	10.599709409865406	3506314
3506710	EDA	synthesis of delay functions in dsp compilers	1990	-2.5962587917660707	10.934268276204689	3506737
3506863	Embedded	a semi-greedy heuristic for the mapping of large task graphs	2016	-1.4304090362067416	10.643250438564131	3506890
3507032	EDA	an approach for the formal verification of dsp designs using theorem proving	2006	-3.0297824192406004	10.932354765029556	3507059
3507161	EDA	independent partitioning of algorithms with uniform dependencies	1992	-1.5738376672489909	9.90228388770059	3507188
3507774	EDA	an ole-based speech compression system for multimedia applications	1998	-2.6335937749321268	10.81544620810695	3507801
3508262	Arch	an on-demand fast parallel pseudo random number generator with applications	2012	-1.5503207529252674	10.751827321291303	3508289
3508417	EDA	performance analysis and optimization of mixed asynchronous synchronous systems	1997	-1.6422587454264264	11.109364017109225	3508444
3510929	AI	stochastic planning in the textile supply chain: how robust is a newsboy model ?	2007	-2.4063600999248824	10.305043460816648	3510956
3511593	EDA	high-speed text search based on a programmable signal processor	1994	-2.305349664960809	11.165938221549416	3511620
3512275	Graphics	the effect of lsi technology on the theory of modular computer design	1978	-3.1297668224657382	10.329654204338576	3512302
3512499	EDA	fpga-driven pseudorandom number generators aimed at accelerating monte carlo methods	2009	-1.609982290980702	10.791866341858055	3512526
3513419	HPC	a fine-grain hypergraph model for 2d decomposition of sparse matrices	2001	-1.565080273259472	9.898491235199772	3513446
3513890	Arch	evaluation of three interconnection networks for cmos vlsi implementation	1986	-2.7828386236148166	10.298629547328744	3513917
3514602	EDA	multi-objective design space exploration of multiprocessor soc architectures	2011	-2.616033170896644	10.769191525500796	3514629
3515417	AI	increasing the parallelism of filters through transformation to block state variable form	1984	-1.6081589176229094	10.112020034744157	3515444
3515958	HPC	optimal tridiagonal solvers on mesh interconnection networks	1999	-1.9080344824277902	9.813206875866475	3515985
3517264	HPC	low memory cost dynamic scheduling of large coarse grain task graphs	1998	-1.8359541555397452	9.922525294494069	3517291
3517326	HPC	a general graph model for representing exact communication volume in parallel sparse matrix-vector multiplication	2006	-1.6070789904877492	9.896531038122673	3517353
3517715	EDA	multigranular parallel algorithms for solving linear equations in vlsi circuit simulation	2004	-1.5521717444159608	10.941284546442036	3517742
3518849	ML	the application research of neural network in embedded intelligent detection	2010	-2.690631987194731	9.864256234179981	3518876
3519329	Theory	graph algorithms with small communication costs	2000	-2.5080479265918947	9.415773834477783	3519356
3519548	PL	a hardware implementation of a genetic programming system using fpgas and handel-c	2001	-3.2776595061067986	10.132832437869467	3519575
3519642	EDA	occam: an asynchronous hardware description language?	1997	-2.4581132946513824	11.133645107049905	3519669
3519885	EDA	dynamic variable reordering for bdd minimization	1993	-2.482809855866757	10.558547149097157	3519912
3520237	Robotics	coprocessor 2.0: a flexible cnf simplifier	2012	-2.0283962136374023	10.492022997521348	3520264
3521531	EDA	partheno-genetic algorithm for test instruction generation	2008	-3.261773461380118	10.013965994438376	3521558
3521791	HPC	optimization-based mapping framework for parallel applications	2011	-1.9837844075290971	9.58615589517026	3521818
3522007	Robotics	xrob-s and icon-x: flexible hardware, visual programming and software component reuse	2008	-2.0546233942339667	11.265077457958393	3522034
3523201	Theory	paradoxes in parallel processing (abstract)	1990	-2.0184283032868877	9.80172792579929	3523228
3523281	Robotics	high speed real-time data acquisition system based on solid-state storage technique	2011	-3.0122468267117215	10.910320007237225	3523308
3523295	Embedded	executable requirements and specifications	1997	-2.5591546239590706	11.20757116699126	3523322
3524566	Arch	microprocessor architecture utilizing redundant-binary operation	1999	-2.9543198654835283	9.875496613693212	3524593
3524743	HPC	dart: distributed particle filter algorithm with resampling tree for ultimate real-time capability	2017	-1.80890476547456	10.465126751167313	3524770
3527080	Arch	an analysis of code density for the two level programmable control of the nanodata qm-1	1977	-2.653120943262849	9.987351471102519	3527107
3527139	OS	seu protection for high-reliability flash file systems	2012	-3.2335755660950984	10.44452196660691	3527166
3528612	Robotics	enabling swarm behavior in mm3-sized robots with specific designed integrated electronics	2007	-3.082095619556561	10.696840331749506	3528639
3528807	Graphics	the design of a user-programmable digital interface	1976	-2.5908820820503013	11.2340798008825	3528834
3528923	Visualization	multistage function speculation adders	2015	-3.285340954550457	10.047284684898024	3528950
3529250	EDA	path-oriented test data generation of behavioral vhdl description	2002	-3.2170007508657474	11.024650634103237	3529277
3530022	Theory	rank order filters and priority queues	1992	-1.5030186962249619	9.871089264040773	3530049
3530318	Arch	the optimal assignment of sequential programs to a pipelined linear processor array.	1989	-2.268831776295734	10.050037728829984	3530345
3534084	Robotics	firmware/software platform for rapid development of pc-based data acquisition systems	2010	-2.5119957524345486	10.69154770328618	3534111
3534420	EDA	low-power, low-latency hermite polynomial characterization of heartbeats using a field-programmable gate array	2016	-1.877863181277665	11.053999867118412	3534447
3535157	Arch	a systolizing compilation scheme: abstract	1991	-1.7075849901251459	10.015220288367825	3535184
3535892	HPC	a parallel algorithm for minimum cost path computation on polymorphic processor array	1998	-1.620152887393093	11.211266725007935	3535919
3536213	Networks	models of active environment of self-organization of fault-tolerant multimicrocontroller	2001	-2.4375047647840753	10.212129106393167	3536240
3536235	PL	a technique of global optimization of microprograms	1978	-3.0400860063720483	9.604588299522863	3536262
3536271	EDA	lowering the latency of interfaces for rationally-related frequencies	2010	-2.6145487781525936	10.985385263514186	3536298
3536596	Logic	the verification of a bit-slice alu	1989	-2.988610818885453	10.850116896662804	3536623
3537103	HPC	adaptive graph computations with a connection machine	1992	-1.5425040309798772	9.538307940449345	3537130
3537825	EDA	unified static scheduling on various models	1993	-1.4945080565849367	11.04797905601392	3537852
3538227	Embedded	multiprocessor implementation models for adaptive algorithms	1996	-1.5566996086487466	10.249831371110714	3538254
3541851	EDA	heuristic technique for processor and link assignment in multicomputers	1991	-2.298156449496102	9.682024618882496	3541878
3544474	DB	a fast garbage compaction algorithm	1979	-3.3470427684320736	9.467340522640017	3544501
3544518	Visualization	parallel triangle counting and k-truss identification using graph-centric methods	2017	-1.4962655470717778	9.400481706864683	3544545
3544812	Visualization	video rams: structure and applications	1988	-2.4301858030341394	10.962075357266631	3544839
3546181	EDA	an efficient parallel algorithm for channel routing	1990	-2.262341421374245	9.550936619164432	3546208
3546186	Visualization	micro review: life and work	2009	-2.6300834925810843	11.11732157325262	3546213
3546290	EDA	a multiprocessor implementation of relaxation-based electrical circuit simulation	1984	-1.745204776215455	11.063029410834025	3546317
3546888	SE	towards fault detection units as an autonomous fault detection approach for future many-cores.	2011	-2.142751877496396	10.11545847647766	3546915
3547253	EDA	crave: an advanced constrained random verification environment for systemc	2012	-2.8796632728249274	11.163680039635059	3547280
3550408	Arch	a prototype system for many-core architecture smyleref with fpga evaluation boards	2013	-1.7753778117822652	10.824146854913248	3550435
3553026	DB	long distance usb interface	2010	-2.4513588859674402	10.679801047862057	3553053
3554188	EDA	the interactive wiring system	1980	-3.2251274354698425	11.107829555638967	3554215
3554297	HPC	supercomputers: past, present and the future	2009	-1.6305276078954585	11.145754720165147	3554324
3555650	Graphics	the giotto system: a parallel computer for image processing	1997	-1.5367190382067195	11.105846103882332	3555677
3556356	Logic	an efficient design and implementation of the in-parameter-order algorithm	2018	-2.2562792000126684	10.615767887333345	3556383
3556373	ML	designing low cost gigabit fc-2 silicon	1994	-3.0359718951522168	10.689019995031195	3556400
3557431	EDA	an efficient implementation of the adams-hamilton's demosaicing algorithm in fpgas	2014	-2.4745712443383563	10.306681134589343	3557458
3560285	Robotics	infrared wireless data transfer for real-time motion control	2009	-2.872285943011972	10.216677365965475	3560312
3560354	EDA	an ieee 1149.1-based test access architecture for ics with embedded cores	1997	-3.3171641895812543	10.88759368370472	3560381
3560468	EDA	trustworthy reconfigurable systems - enhancing the security capabilities of reconfigurable hardware architectures	2014	-2.268983641663836	10.585010160732844	3560495
3561510	Arch	performance of multiprocessor interconnection networks	1989	-2.0400938591908258	10.022522926960884	3561537
3561726	Theory	an efficient sorting algorithm for the star graph interconnection network	1990	-2.6693641615132813	9.749248283307882	3561753
3563810	Theory	the binary tree as an interconnection network: applications to multiprocessor systems and vlsi	1981	-2.614281094000058	10.823358426229612	3563837
3563819	DB	low-cost fault tolerant methodology for real time mpsoc based embedded system	1973	-2.1124539368919977	10.973425265256814	3563846
3564863	EDA	anytime algorithms in embedded signal processing systems1	1998	-3.166106471080857	10.530424948884466	3564890
3564969	Robotics	fault-tolerance in a high-speed 2d convolver/correlator: starloc	1989	-3.3278914072472694	10.760748848229678	3564996
3570143	EDA	transformation-based high-level synthesis of fault-tolerant asics	1992	-2.5429834299905405	11.099912270778727	3570170
3570150	Logic	implementing string-to-string correction and longest common subsequence problems on the sequent symmetry multiprocessor	1996	-1.5222303559956551	10.024747920570883	3570177
3570217	Embedded	efficient design and implementation on fpga of a microblaze peripheral for processing direct electrical networks measurements	2006	-2.7510547162030794	10.333441698911647	3570244
3570503	Crypto	a methodology for the implementation of protocols in hardware from a formal description	1995	-3.057964196421987	11.045573066215631	3570530
3570559	EDA	the structured design of a data compression program	1978	-2.677476595240707	10.417739462289232	3570586
3571093	ML	an efficient multiplication algorithm for thin matrices and for matrices with similar rows and columns.	2010	-2.4067581124504547	9.798417489663056	3571120
3571350	EDA	the integrated design of computer systems with mimola	1982	-2.9107793122205896	11.196877639019778	3571377
3572313	EDA	a video test pattern generator for evaluating 4k uhd video monitors	2015	-2.6944592617406755	10.088909928687224	3572340
3572355	Arch	compiling process algebraic descriptions into reconfigurable logic	2000	-2.505751487175705	10.865535678980189	3572382
3572797	EDA	scheduling dags for fixed-point dsp processors by using worm partitions	2008	-1.6637729643248989	10.248554349704733	3572824
3573315	Mobile	modeling wireless sensor network based on non-volatile cellular automata	2015	-3.0838989690706238	10.23294602989613	3573342
3574022	EDA	the design cube: a new model for vhdl designflow representation	1992	-3.2877855854497304	10.473319032228273	3574049
3574295	Theory	design of optimal fault-tolerant vlsi systolic array.	2010	-2.6995954008400096	10.12778907879244	3574322
3574371	HCI	woaga: a new metaheuristic mapping algorithm for large-scale mesh-based noc	2018	-3.1521793688741475	10.219910274388702	3574398
3576454	EDA	reconfigurable digital audio mixer for electroacoustic music	2010	-2.844979164231048	10.77519916131549	3576481
3576834	HPC	a geometric approach to matrix ordering	2011	-1.5174111120131717	10.065929775314837	3576861
3577517	HPC	asynchronous migration in parallel genetic programming	1999	-2.130355514874541	10.029729800929095	3577544
3577551	AI	an fpga processor for modelling wildfire spreading	2013	-1.7550055018068282	10.390275298996851	3577578
3578068	EDA	an optical peripheral memory system	1967	-2.991957604055863	11.23641246577943	3578095
3578135	Embedded	a field programmable gate array-based reconfigurable smart-sensor network for wireless monitoring of new generation computer numerically controlled machines	2010	-2.6068563961667706	10.573918991418044	3578162
3578445	ML	strategies for neural networks in ballistocardiography with a view towards hardware implementation	1996	-2.8652635059875147	9.808353455960274	3578472
3579233	Embedded	silicon for embedded multimedia processing	2004	-3.0163551891182925	10.216754348909802	3579260
3579393	EDA	analysis of different protocol description styles in vhdl for high-level synthesis	1996	-2.805305228607633	10.994921447629675	3579420
3579572	NLP	a note on floating-point summation of very many terms	1983	-3.1686197600230406	9.682959310681252	3579599
3580211	HPC	on the versatility of parallel sorting by regular sampling	1993	-1.4345278424997316	10.034750270734806	3580238
3580418	Embedded	rt/fpga implementation of the ieee 1451 standard in sensors for machine conditioning systems	2016	-2.9946232915606434	10.338693468709351	3580445
3581877	Robotics	fast fourier transformation algorithm for single-chip cloud computers using rcce	2011	-2.3766310596948923	10.333870115661894	3581904
3582226	Theory	matrix transpose on meshes: theory and practice	1997	-1.799408485025728	10.018006675402132	3582253
3582380	Visualization	linking 8 and 16 bit microcomputers using the ieee 488 interface bus	1985	-2.3841957483917464	11.282555302310215	3582407
3584460	Theory	parallel dynamic programming for solving the optimal search binary tree problem on cgm	2014	-2.1960434333028664	9.57460110734818	3584487
3584748	HPC	gpu implementation of a parallel two-list algorithm for the subset-sum problem	2015	-2.2617245311762155	9.464897161152647	3584775
3585908	EDA	functional level simulation in fansim3 - algorithms, data structures and results	1981	-2.5958436684197417	10.591906649632607	3585935
3587200	EDA	a parallel branch-and bound algorithm for min-based multiprocessors	1991	-2.298278744969337	9.43170804219776	3587227
3587574	Arch	modular simulation of the static portion of the leaf energy budget	1990	-2.6278411380556004	10.097189469007269	3587601
3587939	NLP	a generalized inference method for fuzzy quantified and truth-qualified natural language propositions	2007	-2.334118169096786	11.132044203709755	3587966
3588171	Robotics	trax solver on zynq using incremental update algorithm	2016	-1.7648145346220243	11.0381011012514	3588198
3588510	Embedded	the balancing act of choosing nonblocking features	2013	-2.330436530230221	9.847187330572336	3588537
3588606	Arch	2-d digital signal processing with an array processor	1980	-1.4294694993272243	10.68601703215402	3588633
3588966	Arch	executing scheduled task graphs on message-passing architectures	1996	-1.6087984343911763	10.152312236724608	3588993
3589928	EDA	studies on cardinality of solutions for multilayer nets and a scaling method in hardware implementations	1997	-2.7345628603136483	9.660214830049316	3589955
3590433	EDA	faster fault simulation through distributed computing	1997	-2.1050639620945706	10.753527596925952	3590460
3591163	ML	a tuple-based data structure for distributed parallel processing of 3d dynamic meshes	1997	-2.186412604104614	9.57220483193357	3591190
3593090	EDA	system performance modeling with functional schemes and vhdl	1992	-2.899580622043008	10.695708838916698	3593117
3593550	EDA	a task duplication based optimal scheduling algorithm for variable execution time tasks	1994	-2.7066910326299514	9.423449789902014	3593577
3593784	EDA	a technology-relative computer-aided design system: abstract representations, transformations, and design tradeoffs	1978	-3.2885400813766936	11.06748767796977	3593811
3594218	EDA	the death of smart sensors and effectors for future combat aircraft	1997	-3.2506288435267345	10.794311970965312	3594245
3594456	Arch	new products	1985	-1.8870126286150173	11.174975705103817	3594483
3594638	Graphics	gpgs: a device-independent general purpose graphic system for stand-alone and satellite graphics	1977	-1.6604343135249189	10.228133205169947	3594665
3596887	EDA	design method for scalable dct algorithm suitable for reconfigurable systems	2010	-2.8301510752520485	10.222869589530756	3596914
3597524	SE	novel architectures for declarative languages	1983	-1.7764440882057149	10.97006700791109	3597551
3597619	HPC	finding hamiltonian paths in tournaments on clusters	2006	-1.8185825257342032	9.420662381775363	3597646
3597748	Visualization	acceleration of the fast multipole method on fpga devices	2015	-1.5349880057440934	9.888445273374748	3597775
3597819	Vision	development of the daq front-end for the dssc detector at the european xfel	2013	-2.6892263143049564	10.807091149072432	3597846
3598161	Logic	formal semantics analysis for vhdl rtl synthesis	2003	-2.852218810389954	11.069830230834633	3598188
3599147	ML	emulating networks by bus networks: application to trees and hypermeshes.	1996	-2.8514876060563856	9.85964964154322	3599174
3599379	EDA	synthesizing delay insensitive circuits from verified programs	1991	-3.30183283435618	10.878160623126039	3599406
3599956	Arch	polyproc ii-the university of sussex multiple microprocessor system	1981	-2.836589186678863	9.961592832825565	3599983
3601102	EDA	efficient reduce and scan functions for mesh-connected simd computers.	1996	-1.4658876358471618	10.043978463669553	3601129
3601163	EDA	a low-power instrumentation system for nano-electro-mechanical-sensors for environmental and healthcare applications	2012	-2.9262061927391927	10.07544089086716	3601190
3601784	HPC	parallelized and pipelined hardware implementation of computationally expensive prediction filters	2009	-2.0635264656053947	10.430811915995726	3601811
3602431	EDA	mobile lab clients for testing application specific integrated circuits in education	2009	-2.9298105087042936	10.114612461621432	3602458
3602524	Robotics	generation of distributed loop control	2002	-2.4441702909065066	10.582855694099148	3602551
3602659	Arch	using rewriting-logic notation for funcional verification in data-stream based reconfigurable computing	2003	-2.04252850743209	11.255602531529124	3602686
3602840	EDA	reliability estimation and experimental results of a self-healing asynchronous circuit: a case study	2010	-2.7021902924562484	11.216195385100589	3602867
3602922	EDA	c-based design of heterogeneous embedded systems	2008	-1.6816953911848012	10.96329225307894	3602949
3603832	Robotics	recognition of complex patterns using cellular arrays	1981	-3.255823347890659	9.60818848311695	3603859
3605080	AI	improving a plan library for real-time systems using nearly orthogonal latin hypercube sampling	2008	-2.3612683056723167	10.625326680596793	3605107
3606720	HPC	pro: a model for the design and analysis of efficient and scalable parallel algorithms	2006	-1.4891341608546935	9.915281278090623	3606747
3607506	Arch	a recursively scalable network vlsi implementation	1988	-1.7180521250314706	10.323680113892078	3607533
3607514	EDA	forwarding unit generation for loop pipelining in high-level synthesis	2014	-2.8822681560554453	10.350865873096604	3607541
3608732	HPC	models and scheduling algorithms for mixed data and task parallel programs	1997	-1.7309712851430166	9.989913131086064	3608759
3609063	Theory	a new gpu-based approach to the shortest path problem	2013	-1.6355670706557133	9.499351225200106	3609090
3609121	EDA	high-level partitioning of discrete signal transforms for multi-fpga architectures	2006	-1.920930844870815	11.248329193186159	3609148
3610168	HPC	parallel a* algorithms and their performance on hypercube multiprocessors	1993	-1.6352516729772248	9.846478902726032	3610195
3610788	Visualization	an adaptive algorithm for low-power streaming multimedia processing	2001	-2.869104414940624	10.225004211731344	3610815
3611256	EDA	1995 high level synthesis design repository	1995	-2.954253452590399	11.172514981248277	3611283
3611517	EDA	"""""""microprogramming - uses and tradeoffs"""""""	1972	-2.773691535118476	11.22659089623467	3611544
3612127	Logic	vhdl and fuzzy logic if-then rules	1992	-3.286395453213029	10.730112101914703	3612154
3612418	HPC	parallel implementation of multidimensional transforms without interprocessor communication	1999	-1.5758816842117074	10.338994448072805	3612445
3612746	EDA	synthesis of amba ahb from formal specification	2010	-3.189480375799388	10.948661128826883	3612773
3612775	Embedded	a fault-tolerant multiprocess controller for magnetic bearings	1988	-3.0976635367839647	10.199917772043289	3612802
3615194	Embedded	modeling and software synthesis for multiprocessor implementation of wireless communication systems	2016	-2.344315807286846	10.665792795837383	3615221
3615284	HPC	direct mapping of nested loops on piecewise regular processor arrays	1991	-1.4977423805983736	9.660510726403398	3615311
3617056	EDA	microprocessor architecture design with atlas	1997	-3.0685511020390863	10.982646741795714	3617083
3617766	HPC	fail safe distributed fault diagnosis of multiprocessor systems	1986	-2.560245814148684	9.980929721508474	3617793
3618943	EDA	incorporating object-oriented concepts to circuit simulation	1993	-3.2357890176937114	10.885978415417538	3618970
3619449	EDA	automatic data path abstraction for verification of large scale designs	1998	-3.139810806816804	11.09680589199364	3619476
3619523	Graphics	on the design of display processors	1968	-1.6775280669296122	10.677483259586056	3619550
3619938	EDA	an assertion-based verification methodology for system-level design	2007	-2.716027006977514	11.122490582885911	3619965
3620292	HPC	processor array requirements for advanced image processing: theory and experiment	1987	-1.9971532775658116	10.005248634934238	3620319
3620926	OS	defect-tolerant wsi file memory system using address permutation for spare allocation	1995	-2.703513489633776	10.458230842361381	3620953
3620980	EDA	modelling, analysis and synthesis of asynchronous control circuits using petri nets	1996	-3.2158110791978998	10.697852201663533	3621007
3621173	HPC	balancing indivisible real-valued loads in arbitrary networks	2013	-2.235257016261804	9.659178729314714	3621200
3621419	ML	communication avoiding rank revealing qr factorization with column pivoting	2015	-1.7179569603224962	9.874346495253974	3621446
3621770	HPC	a grid-based subtree-subcube assignment strategy for solving partial differential equations on hypercubes	1992	-1.8662958632995736	9.815280425694127	3621797
3622139	EDA	operation scheduling for false loop free circuits	2006	-2.2112119718917715	10.870717224546707	3622166
3624704	EDA	testability metrics for synthesis of self-testable designs and effective test plans	1995	-2.945080593539868	10.803632854930004	3624731
3625020	Arch	concurrent testing of flow of control in simple microprogrammed control units	1982	-2.648300154277299	10.219259973091551	3625047
3625034	Theory	load balancing for distributed branch and bound algorithms	1992	-1.7455931004563146	9.960378635367176	3625061
3626142	HPC	design of a compact double-channel 5-gb/s/ch serializer array for high-speed parallel links	2014	-3.0277265896348693	10.189889464005605	3626169
3626206	Theory	the genesis of an early stored-program computer: csirac	1984	-2.025067653331392	10.82864474609172	3626233
3626222	Robotics	towards a comprehensive rvc vtl: a cal description of an efficient avc baseline encoder	2009	-2.1219878506893357	11.164185983737557	3626249
3627343	EDA	specifications for a design automation system	1965	-3.1336722231441945	11.01512310368995	3627370
3627475	NLP	a characterization of temporal locality and its portability across memory hierarchies	2001	-1.5882943417273871	10.263644613668555	3627502
3627670	EDA	a new automated power-estimation method for systemc hardware design	2017	-2.8236881076243723	10.755951066713292	3627697
3628531	EDA	microprocessor system hardware	1987	-2.8423048073280883	10.071673929978283	3628558
3628791	HPC	sub-machine-code gp: new results and extensions	1999	-1.487170979640756	10.15045216005751	3628818
3628895	HPC	a two-dimensional data distribution method for parallel sparse matrix-vector multiplication	2005	-1.4702286890192302	10.05578757250732	3628922
3629379	HPC	task clustering and scheduling to multiprocessors with duplication	2003	-1.711481764349405	9.450867342476473	3629406
3630150	Visualization	optimization of microprograms	1981	-2.5262746530231373	10.095915313439761	3630177
3630201	Robotics	fpga based control of a production cell system	2008	-2.384479026500852	11.27809469481486	3630228
3631440	Logic	automatic generation of globally asynchronous locally synchronous wrapper circuits	2008	-3.2656300501224442	10.561989600573844	3631467
3631464	Robotics	design automation system for ess in fujitsu	1973	-3.2384275959199766	10.839344092452409	3631491
3632230	Arch	microbus: a multiple microprocessor i/o system	1976	-2.903794953280672	9.89840692584291	3632257
3633798	EDA	co-simulation virtual platform for reconfigurable multiprocessor hybrid cores development	2004	-1.697195915019578	10.974591311330006	3633825
3633899	HPC	optimal clustering of tree-sweep computations for high-latency parallel environments	1999	-1.6301789181921515	9.863600782544824	3633926
3635732	SE	hardware and software architecture for implementing membrane systems: a case of study to transition p systems	2007	-1.5407846355855257	10.85371520297762	3635759
3635740	Networks	a 100-mhz 51.2-gb/s packet lookup engine with automatic table update function	2017	-2.779515195534569	10.312001279787218	3635767
3636250	DB	optimum retiming of multi-dimensional data flow graphs with variable processing order	2004	-2.2297297519259347	10.177986610496172	3636277
3636880	EDA	knowledge-based system tool for high-level bist design	1986	-3.3130725875680285	10.865808213649911	3636907
3637159	OS	multiport implementation of real time 16kbps sub-band coder	1981	-2.720567833811003	11.232948900876998	3637186
3638800	Graphics	a programming package for some general modes of arithmetic	1964	-1.8353696007953857	10.249047295430136	3638827
3639079	Mobile	a novel architecture for embedded biometric authentication system	2008	-2.8620659821075223	11.033457467951402	3639106
3639475	Arch	high-performance embedded computing for conventional matched-field processing	2003	-1.8473639862847695	10.87540362208606	3639502
3639481	Arch	a lock-free multi-threaded algorithm for the maximum flow problem	2008	-1.6607904792948427	9.586018551149627	3639508
3642157	Arch	the implementation of an all digital speech synthesizer using a multimicroprocessor architecture	1980	-2.9147908848722084	10.806980652148685	3642184
3642494	AI	eera-dnn: an energy-efficient reconfigurable architecture for dnns with hybrid bit-width and logarithmic multiplier	2018	-3.058297378950783	10.919938271953033	3642521
3643237	AI	hardware prototyping through programmable gate arrays	1991	-2.193047999592456	10.399833679930254	3643264
3643948	EDA	serial-parallel tradeoff analysis of all-pairs shortest path algorithms in reconfigurable computing	2002	-1.963655714037681	9.840740705951944	3643975
3644204	EDA	clique-based architectural synthesis of flow-based microfluidic biochips	2013	-3.006912312561309	10.348061040826506	3644231
3644425	DB	three-level fp programs and the derivation of problem-size-dependent/independent systolic algorithms	1990	-2.8500656007626963	9.59444778846833	3644452
3644603	Vision	optimization of body biasing for variable pipelined coarse-grained reconfigurable architectures	2018	-1.9904781312601585	10.766221414468033	3644630
3644845	HPC	efficient algorithms for the reduce-scatter operation in loggp	1997	-1.572502269654856	10.027035141019473	3644872
3644920	Visualization	a parallel quantum histogram architecture	2013	-1.683713770402635	9.898229317195726	3644947
3646501	HPC	high performance emulation of quantum circuits	2016	-2.8096442289260457	10.798563041751628	3646528
3648350	HPC	efficient deadlock avoidance for streaming computation with filtering	2012	-2.1222536410831	10.878956913814061	3648377
3648549	EDA	aries: a workstation based, schematic driven system for circuit design	1984	-3.0186542062796025	11.041387662882444	3648576
3649331	HPC	"""correction to """"optimal and load balanced mapping of parallel priority queues in hypercubes"""" [erratum"""	1996	-2.4829986936429758	9.732604594208858	3649358
3651174	Logic	a general purpose processor oriented fuzzy reasoning	2001	-2.312737637226641	11.03222700420492	3651201
3651502	Visualization	a model of interprocessor communication for parallel image processing	1983	-2.002780091811489	10.186072540565123	3651529
3651511	Arch	pram simulation in hierarchical interconnection networks through hypercube embedding	2003	-2.247582868965893	9.97142765922336	3651538
3651633	DB	high density graphs for processor interconnection	1981	-2.9286402902841497	9.756472451469996	3651660
3651783	Arch	measuring processor performance with internal throughput rates; a	1990	-2.737129439937496	9.785786752498199	3651810
3652478	HPC	a scalable parallel union-find algorithm for distributed memory computers	2009	-1.546845136671454	9.733780543321515	3652505
3653349	EDA	design and implementation of reconfigurable tasks with minimum reconfiguration overhead	2006	-2.3495138670648834	10.041814204077971	3653376
3653403	EDA	hardware acceleration for model checking	2008	-1.5863566291374367	11.101519271684547	3653430
3653722	Arch	arm6: processor design for high performance at low power	1993	-2.8421061642811902	10.646335975879476	3653749
3653739	ML	low-rank methods for parallelizing dynamic programming algorithms	2016	-1.9497866865596445	9.462473293854103	3653766
3654308	EDA	synthesis of checker efsms from timing diagram specifications	1999	-2.936403098658076	11.262620600757218	3654335
3654472	EDA	bent functions synthesis on intel xeon phi coprocessor	2014	-2.085133586223722	10.434223856443854	3654499
3654826	HCI	high speed digital filtering on sram-based fpgas	1994	-2.499180825575148	11.200989901076447	3654853
3654888	Arch	on relations between arrays of processing elements of different dimensionality.	1996	-1.5077361061286292	9.983000397853381	3654915
3655352	Arch	design and verification of parallel multipliers using arithmetic description language: arith	2004	-3.3250895871999253	10.801897879928134	3655379
3656332	HPC	parallel depth first search. part ii. analysis	1987	-1.6046435314307257	9.883577862679742	3656359
3657067	HPC	mechanical vectorization of multiply nestzed do loops by vector indirect addressing	1986	-2.0026530033580348	10.031376858474742	3657094
3657984	HPC	ranking on reconfigurable networks	1991	-2.117948312684669	9.685048252720827	3658011
3658038	EDA	operation scheduling for the synthesis of false loop free circuits	2007	-2.2251268942959657	10.800341796964057	3658065
3658138	Arch	response to the collapsed lan	1997	-2.1062947694404515	11.145588143297072	3658165
3658869	Robotics	the communication of can bus used in synchronization control of multi-motor based on dsp	2011	-2.5058283884355244	10.122050885949507	3658896
3659774	Arch	verification of the ftsc microprogram	1978	-1.8533596408137343	10.98422714144531	3659801
3659775	EDA	toward implementation of associative model in real time for character recognition: a hardware architecture proposal for embedded systems	2018	-2.19738679614546	10.117201543311317	3659802
3659981	Theory	finding space-time transformations for uniform recurrences via branching parametric linear programming	1997	-1.8196079787676709	9.872971887802073	3660008
3660052	EDA	energy-aware decoder management: a case study on rvc-cal specification based on just-in-time adaptive decoder engine	2014	-2.9096136351420374	10.155092039157495	3660079
3660532	Embedded	a real-time system for power quality testing	1998	-2.4066153983016485	10.627608580975725	3660559
3660644	Arch	experimental comparison of two quantum computing architectures	2017	-3.1757634050023005	10.237190035035427	3660671
3662727	EDA	chess : retargetable code generation for embedded dsp processors	1994	-1.4667412830340385	11.197385076907132	3662754
3663108	Arch	accelerating reconfiguration for degradable mesh-connected processor arrays	2010	-2.672014683239212	11.218918714414501	3663135
3665654	Arch	fitpath: a process-independent datapath compiler providing high density layout	1992	-3.3173807421725585	10.723618917282364	3665681
3667499	Embedded	low-power embedded systems	2005	-2.822081117257473	10.389512665847985	3667526
3667861	Robotics	a transputer-based instrument for the esa/nasa cluster mission	1991	-2.1097328488368694	11.036981553363583	3667888
3667982	Vision	polymorphic-torus architecture for computer vision	1989	-1.7684854534241432	11.034094941387632	3668009
3668081	ML	efficient traffic simulation using agents within the global cellular automata model	2011	-1.8707486041605943	10.491323485136254	3668108
3668511	Arch	a new hardware capability architecture	1980	-1.9043227289832425	10.845849317401047	3668538
3669038	Arch	implementation of nondeterministic finite automata in an autoassociative cam circuit	2015	-1.774617508653094	10.570740398924775	3669065
3669613	HPC	a communication-avoiding 3d lu factorization algorithm for sparse matrices	2018	-1.5072707590602648	9.769451755740018	3669640
3670214	HPC	designing parallel algorithms on the star graph using orthogonal decomposition	2006	-1.9765951216676705	9.643063218487619	3670241
3670252	HPC	a parallel architecture for a vlsi-hardware-realization of a numerical stable variant of the simplex-method	1992	-1.6562107737981404	11.206366983123443	3670279
3670532	AI	simulated evolution based parallel code generation for programmable dsp processors	1998	-2.8682730691911438	10.629055648442973	3670559
3670981	EDA	teaching formal methods within system-on-a-programmable-chip design	2005	-2.8084112477064798	11.074933212369736	3671008
3671619	HPC	fast hardware units for the computation of accurate dot products	1991	-1.6787134368720609	10.627392535867859	3671646
3673341	Theory	index transformation algorithms in a linear algebra framework	1994	-1.6119122306942797	9.976711791774818	3673368
3673403	EDA	towards a specification notation for high-level synthesis of mixed-signal and analog systems	2000	-3.29638323461596	11.009222385908185	3673430
3673663	HPC	a pipelined parallel hardware architecture for 2-d real-time electrical capacitance tomography imaging using interframe correlation	2017	-1.7840544409826704	10.684757776294378	3673690
3674709	EDA	improved logic optimisation for field programmable gate arrays	1999	-2.783725461214904	9.964989082735519	3674736
3675143	Arch	a high radix on-line arithmetic for credible and accurate computing	1995	-1.7570774498099502	10.816344694900529	3675170
3675701	Theory	on parallel evaluation of game trees	1998	-2.000454131096594	9.698630689726171	3675728
3675874	Visualization	a web-based electrical and electronics remote wiring and measurement laboratory (rwmlab) instrument	2005	-2.8508529173075265	9.730607740258263	3675901
3676669	EDA	dame: a rule based designer of microprocessor based systems	1989	-3.11734387670906	10.816443099161019	3676696
3678616	HPC	linear systolic arrays for matrix multiplication: comparisons of existing synthesis methods and new results	1991	-2.125532063741104	9.93122847099699	3678643
3678848	EDA	on the reuse of rtl assertions in systemc tlm verification	2014	-2.7725270789736225	11.133186085067756	3678875
3679190	EDA	memories in microprocessor systems	1979	-2.495308351746082	10.884166172782562	3679217
3679207	Visualization	data format and bus compatibility in multiprocessors	1983	-2.869077546990664	10.774179095344687	3679234
3679223	DB	processing of inverted files in magnetic bubble memories	1985	-3.1742846763929258	10.443501766857723	3679250
3679750	EDA	libraries of schedule-free operators in alpha	1997	-2.2066268837232204	10.03384697095206	3679777
3680031	Robotics	reconfigurable fuzzy automaton for software agents	2006	-3.2684050053273537	10.710255441354038	3680058
3680636	HPC	memory-aware tree traversals with pre-assigned tasks	2015	-1.6916605894218342	10.145932123075054	3680663
3680790	SE	a methodology for efficient multiprocessor system-on-chip software development	2011	-2.3295100799957567	10.870426251625322	3680817
3680963	Arch	reconfigurable smart controller and interface architecture for photo-voltaic energy storage system	2016	-2.953786650028324	10.496500360553654	3680990
3681247	ML	fast deterministic sorting on large parallel machines	1996	-1.6530797783726066	10.024005330522696	3681274
3681526	Theory	multiple addition of binary serial numbers	1978	-3.2818317874532053	10.018274528993116	3681553
3681676	PL	iterative modulo scheduling: an algorithm for software pipelining loops	1994	-1.4438368591166684	10.244033571492087	3681703
3682179	Theory	fast priority queues for parallel branch-and-bound	1995	-2.275345815839438	9.602694461207312	3682206
3682189	Theory	brief announcement: strong scaling of matrix multiplication algorithms and memory-independent communication lower bounds	2012	-1.8644336669034065	9.835782867814393	3682216
3682360	EDA	the csyn verilog compiler and other tools	1995	-2.182153010001427	11.231798365064881	3682387
3682768	HPC	vhdl for high speed desktop video ics: experience with replacement of other simulator	1992	-2.650149809197061	11.072720731912453	3682795
3684152	EDA	microcode development for microprogrammed processors	1985	-2.939249880446006	11.1689115333441	3684179
3684834	PL	using c to write portable cmos vlsi module generators	1994	-2.706228793898537	11.150013003776571	3684861
3684955	Embedded	ant colony optimization for mapping and scheduling in heterogeneous multiprocessor systems	2008	-3.3199263969958888	9.609402993610605	3684982
3685550	Theory	synthesis aspects in the design of efficient processor arrays from affine recurrence equations	1993	-1.6126223960471364	10.206190616783266	3685577
3685621	PL	zeus: a language for expressing algorithms in hardware	1985	-2.928551932711569	11.207280145493407	3685648
3686541	HPC	the importance of using the linear transformation matrix in determining the number of processing elements in 2-dimensional systolic array for the algorithm of matrix-matrix multiplication	2008	-1.606419690989295	10.123991631203758	3686568
3686651	SE	architecture refinements by code refactoring of behavioral vhdl-ams models	2006	-2.950086990317642	11.19139780070983	3686678
3687611	Theory	vlsi sorting with reduced hardware	1984	-2.1228003105283406	10.968717459643214	3687638
3687957	EDA	a fine-grained pipelined 2-d convolver for high-performance applications	2019	-2.6979109714435068	10.577351639938684	3687984
3688106	HPC	implementation of random walk algorithm by parallel computing	2012	-2.287525671333	10.312590209444243	3688133
3690210	HCI	neural networks for rapid design space exploration	2003	-2.350671191992633	10.167814259727356	3690237
3690667	Logic	lp-p2ip: a low-power version of p1ip architecture using partial reconfiguration	2017	-2.6994444449947803	10.37631098123779	3690694
3691160	Logic	the snap project: building validated floating point	1997	-2.428604590501604	9.571754718308576	3691187
3691409	Robotics	the v-synth system	1988	-2.714540835751996	11.010853911217618	3691436
3691894	EDA	plato: a tool for behavioural specification of asynchronous circuits	2017	-2.983309048850966	11.151831189945684	3691921
3694269	Theory	resource constrained scheduling of uniform algorithms	1995	-1.4563159103060668	10.871020344449343	3694296
3694478	Arch	accelerating rbf network simulation by using multimedia extensions of modern microprocessors	2001	-1.9300337307989148	10.449389284516847	3694505
3694659	HPC	fast and highly scalable parallel computations for fundamental matrix problems on distributed memory systems	2009	-1.669685226329853	9.92811926950442	3694686
3695059	DB	large join optimization on a hypercube multiprocessor	1994	-1.5012040154194868	9.759376832972393	3695086
3696229	Networks	a new and simple interconnection network hcn: hierarchical complete network	1998	-2.5309925013172507	9.759396604316981	3696256
3696483	HPC	scalable parallel matrix multiplication on distributed memory parallel computers	2001	-1.8847305164578627	9.648363211488007	3696510
3696545	Arch	a quantum logic array microarchitecture: scalable quantum data movement and computation	2005	-3.149301474324997	10.775621242172118	3696572
3696929	HPC	scheduling expression dags for minimal register need	1996	-2.0189021488664265	10.427242848969831	3696956
3696988	Theory	mapping multiplication algorithms into a family of lut-based fpgas (abstract)	1998	-3.2777128669438693	10.55095226411033	3697015
3697402	Theory	pac: first experiments on a 128 transputers méganode	1991	-1.4321618341358264	10.141414873417514	3697429
3697515	Mobile	vehicle-bus interface with gmlan for data collection	2003	-2.8554586088453786	10.521740842691415	3697542
3697528	Arch	real-time signal processing: design and implemen- tation of signal processing systems	1999	-2.3775601410741976	10.822704799512996	3697555
3697545	EDA	modelling samips: a synthesisable asynchronous mips processor	2004	-2.7869163117638074	11.119142658599193	3697572
3698392	EDA	hardware implementation of moore test on fpga	2002	-2.00657148991913	10.99411039773967	3698419
3698741	Arch	reliability analysis of the kyklos interconnection network	1986	-2.2951639785678903	9.711912981683769	3698768
3699958	DB	efficient management of pcm-based swap storage	2015	-2.985614514556516	10.281214790916984	3699985
3701033	HPC	hypergraph-based dynamic load balancing for adaptive scientific computations	2007	-1.5494857487464866	9.643649548018457	3701060
3702036	Arch	a generalization of the binary shuffle-exchange architecture for non-power-of-two system sizes.	1990	-2.9201408303154737	9.536318963520321	3702063
3703044	Embedded	research on network for embedded numerical control system based on can bus	2009	-2.530833814138583	9.871993353503944	3703071
3704288	Arch	a self-timed superpipeline data-driven processor	2000	-2.533385802786042	11.13757204069385	3704315
3704395	EDA	optimization of the influence of problem modifications on given microprogrammed controllers	1980	-3.154050284251593	11.1206067213158	3704422
3706981	Theory	dynamic time warping algorithms for simd machines and vlsi processor arrays	1982	-1.7872130978330436	10.854136555253673	3707008
3707288	Arch	slm: a scalable logic module architecture with less configuration memory	2016	-2.7565524544146465	9.950188836159386	3707315
3709035	ML	use of a soundcard in teaching audio frequency and analog modem communications	1999	-2.8581360191745557	10.156595493154038	3709062
3709581	Visualization	adding structure to bit-map displays	1984	-1.9549165340970516	9.925255570574306	3709608
3709753	HPC	practical, distributed, low overhead algorithms for irregular gather and scatter collectives	2018	-1.6008349963737725	9.978989302843797	3709780
3710304	Arch	3d-mesh interconnect architecture for network processors	2005	-2.177650666194942	10.253171497056558	3710331
3710561	Logic	on designing optimal parallel triangular solvers	2000	-1.9402862863056776	9.789972174777997	3710588
3711370	Arch	a vlsi design for the parallel finite state automaton and its performance evaluation as a hardware scanner	1984	-2.0583282382403167	10.825138042714011	3711397
3713012	Robotics	a motion planning processor on reconfigurable hardware	2006	-2.0340264078718397	10.925651169579503	3713039
3713848	HPC	efficient time-space mappings of nested loops onto multidimensional systolic arrays with a flexible buffer scheme	1993	-1.5197448608729858	10.212366856848698	3713875
3714273	Comp.	parallel sequence alignment in limited space	1995	-1.4957787567886238	10.2509846013951	3714300
3715468	HPC	design and development of fpga-based high-performance radar data stream mining system	2015	-2.050187533262831	10.092181464838466	3715495
3717786	Embedded	embedded multichannel linux audiosystem for musical applications	2017	-2.3919038672695394	10.618953930940414	3717813
3719110	Robotics	indoor gps: system functionality and initial performance evaluation	2008	-2.614989476023144	10.461437367004443	3719137
3719561	Mobile	tiny low-power wsn node for the vehicle detection	2014	-2.919093192815837	9.513791361754961	3719588
3721447	HPC	average-case analysis of isospeed scalability of parallel computations on multiprocessors	1999	-1.6020248263246293	9.983677291210906	3721474
3721471	HCI	dynamic communication models in embedded system co-simulation	1997	-2.1009968213464547	10.857165473458824	3721498
3721535	HCI	design of pic12f675 microcontroller based data acquisition system for slowly varying signals	2012	-2.6521990694669317	10.381105597840603	3721562
3723984	PL	a pll compiler from specification to gdsii	2017	-3.0692147451540617	10.088602737900453	3724011
3724042	Vision	euclidean distance transform on a dedicated architecture based on a reconfigurable mesh network	1999	-2.324699286996432	10.709524078670137	3724069
3724820	Metrics	a reconfigurable parallel disk system for filtering genomic banks	2003	-1.869338135196808	9.948781729461247	3724847
3726064	Arch	adaptive approximate computing in arithmetic datapaths	2018	-2.8669020432051235	10.822974307846613	3726091
3726759	Embedded	fixed-point cca algorithm applied to ssvep based bci system	2013	-2.728094890043629	10.790461371088572	3726786
3727002	ML	on multi-property set operations using neural networks and systolic arrays	1995	-2.918787366840446	9.715913644101402	3727029
3727154	EDA	reliability challenges and system performance at the architecture level	2009	-2.6964363591580827	10.652040045672589	3727181
3727986	HPC	scalable parallel numerical constraint solver using global load balancing	2015	-1.9501384588100836	9.419427335306182	3728013
3728020	NLP	design of an arithmetic unit incorporating a nesting store	1962	-2.671398892827744	9.996348766992018	3728047
3728556	PL	results in comparing innovative placement heuristics	1999	-3.23349827127459	10.873731037400372	3728583
3729512	Robotics	software development for utca-based llrf control system	2013	-2.537789126925995	11.189675366351675	3729539
3731106	Robotics	fpga components for integrating fpgas into robot systems	2018	-2.790775333940771	9.945428671251744	3731133
3731355	Theory	resource-constrained scheduling of partitioned algorithms on processor arrays	1996	-2.3496026212858587	9.869310610324641	3731382
3732043	Visualization	signal flow graph and a fortran program for haar-fourier transform	1972	-1.5217376463289172	10.353850007292618	3732070
3734192	DB	hierarchical interconnection networks based on (3, 3)-graphs for massively parallel processors	2004	-1.9077628868497791	9.9314650574135	3734219
3734530	EDA	using logic programming and coroutining for electronic cad	1996	-2.8442985235285843	11.001587301626024	3734557
3734606	EDA	verifying via nano microprocessor components	2010	-3.1174932964137274	11.115784605042448	3734633
3735171	Theory	optimal algorithms for gaussian elimination on an mimd computer	1989	-1.718923816162201	9.934991790913736	3735198
3736142	EDA	an optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system	2009	-1.711171567048012	10.142496201685097	3736169
3736744	EDA	an optimal scheduling approach using lower bound in high-level synthesis	1995	-2.291118366583049	11.037426928232833	3736771
3738756	Metrics	traceability via the internet for microwave measurements using vector network analyzers	2003	-2.9690202436029716	10.13337156571397	3738783
3740141	Vision	proposed microcomputer system 796 bus standard	1980	-2.759601434959169	11.280495489405265	3740168
3740400	PL	automated dynamic error analysis methods for optimization of computer arithmetic systems	2015	-1.7883918826569407	10.985071994882881	3740427
3740661	Robotics	computational algorithms used in a microprocessor-based blood gas analyzer	1978	-3.1471342895862526	9.812375246582773	3740688
3740716	HPC	systolic algorithms for monte carlo simulations	1982	-2.7066943616145998	9.718251146165585	3740743
3740831	EDA	hardware description language for design of digital equipment	1984	-3.0736289919441053	10.166263836239297	3740858
3741638	HPC	two-dimensional arrangement of spatial patterns representing numerical data in input images for effective use of hardware resources in digital optical computing system based on optical array logic	2004	-1.6156854712290512	10.09831993538533	3741665
3742892	EDA	automated testcase generation for numerical support functions in embedded systems	2014	-1.901403701336377	10.914971794693491	3742919
3743976	HPC	fpga based parallel transitive closure algorithm	2011	-1.6416501863954127	10.103378101555883	3744003
3744321	DB	trends in knowledge base processing using optical techniques	1989	-2.8423424149102665	10.59667223327708	3744348
3744504	EDA	experiments with an efficient heuristic algorithm for local microcode generation	1990	-2.8684498016717814	10.743684533950326	3744531
3744776	Arch	big data driven cyber analytic system	2015	-1.7681147297363617	10.4616316213255	3744803
3744816	HPC	an efficient mapping of directed graph based computations onto simd hypercube arrays and applications	1990	-1.8075689081809017	10.000780539667293	3744843
3745274	AI	multiprocessor arrays: topology, efficiency and fault-tolerance	1988	-1.853296497129577	10.38411467846722	3745301
3746509	DB	a network algorithm for relational database operations	1987	-1.5249806977252265	10.246904273230745	3746536
3747312	AI	a parallel extension rule-based algorithm for #sat problem using model-counting tree	2018	-1.8635185386386333	9.37784030250882	3747339
3747414	Theory	the complexity of parallel evaluation of linear recurrence	1975	-1.4406945217699918	10.01696465220574	3747441
3747819	Mobile	a realtime, open-source speech-processing platform for research in hearing loss compensation	2017	-2.4477890803436533	10.614251642622028	3747846
3748999	Arch	testing the coordination predicate	1984	-1.6442958065758704	9.813435039968669	3749026
3749352	Theory	solving the generalized eigenvalue problem on a synchronous linear processor array	1986	-1.7346693537893418	10.020542064133616	3749379
3750290	Logic	the influence of electromagnetic disturbances on data transmission in usb standard	2009	-2.8172521438735654	10.868988922554559	3750317
3750503	EDA	midas: integrated cad for total system design	1985	-3.254924049867044	11.138858621818011	3750530
3750782	Embedded	a power quality monitoring system: a case study in dsp-based solutions for power electronics	2001	-2.570171068612803	10.696987670236403	3750809
3751051	Robotics	a hardware-in-the-loop system to evaluate the performance of small-world cellular automata	2005	-3.1404421946343515	9.494913090060905	3751078
3754094	Arch	a data mapping methodology for enhancing the capability of a class of multistage interconnection networks	1982	-2.3666836878261814	9.827214494588556	3754121
3754203	EDA	methodologies and tools for the design space exploration of embedded systems	2014	-2.5401037848204417	10.831709933727844	3754230
3754648	Arch	implementation of multilayer perceptron in graphics processing unit	2018	-2.644415949439141	9.44622886980058	3754675
3755180	HPC	the ijk forms of factorization methods ii. vector computers	1988	-1.747624566464426	10.154321449739898	3755207
3755614	HPC	fault diagnosis for a class of rearrangeable networks	1986	-2.744229751821435	9.705235734646301	3755641
3758077	Arch	cyclic petersen networks: efficient fixed-degree interconnection networks for large-scale multicomputer system	1996	-2.38652971437444	9.82391009296984	3758104
3758920	Arch	design and implementation of reconfigurable processor for problems of combinatorial computations	2001	-3.1552473358913833	10.213374283092369	3758947
3761391	AI	generating beta random numbers and dirichlet random vectors in r: the package rbeta2009	2014	-2.1972330863484184	10.043289160421184	3761418
3762332	Graphics	issues in conformance testing: multiple semicontrollable interfaces	1998	-3.2204644240533797	10.411468387735274	3762359
3762900	HPC	parallel jacobi algorithm for matrix diagonalisation on transputer networks	1991	-1.5082998042787783	10.033730396000387	3762927
3765636	Arch	kproc - an instruction systolic architecture for parallel prefix applications	2000	-3.0099292776217306	9.837248699877495	3765663
3765900	Arch	behavioral design, simulation, and evaluation of array processors: apes environment.	1991	-1.6345174698589615	9.675392245721028	3765927
3765968	Theory	optimal sorting on mesh-connected processor arrays	1992	-1.7158227439840936	10.149838675196476	3765995
3766215	Theory	communication lower bounds for distributed-memory computations	2014	-1.7031042873943218	9.908238722899194	3766242
3767355	Robotics	asic design using the high-level synthesis system callas: a case study	1990	-2.9348420856639805	10.673759762588187	3767382
3768137	Graphics	hardware support for floating point map function generation	1999	-1.5517102292606042	10.682820308902947	3768164
3768297	Arch	topic 14: routing and communication in interconnection networks	2004	-2.4615658128114406	9.871388953184038	3768324
3768312	Arch	estimating ipc of a block structured instruction set architecture in an early design stage.	1999	-2.6926611744616173	11.201827244916627	3768339
3769498	HPC	parallel tree search in volunteer computing: a case study	2017	-1.937289742536332	9.579892427078557	3769525
3769949	EDA	compiler level integration of a portable cad framework for reconfigurable circuits	2005	-2.554993810721162	10.40417194070586	3769976
3769998	EDA	a novel conflict directed jumping algorithm for hardware-based sat solvers	2010	-2.980702463735413	9.478308305077912	3770025
3771589	Logic	erratum to: regular partitioning for synthesizing fixed-size systolic arrays	1992	-2.7702545907930074	9.9306739336069	3771616
3772200	Arch	small computers in data networks	1969	-2.447735542128508	10.259684663542211	3772227
3772225	PL	making graphs reducible with controlled node splitting	1997	-1.429551809802036	10.64253207021441	3772252
3772249	Arch	implementation of network systems using network processor technology: performance evaluation	2005	-1.9888467178612093	10.243469141312527	3772276
3772634	HPC	on two-dimensional mesh networks and their simulation with p systems	2004	-2.051419008999884	9.71534241633018	3772661
3772766	Arch	distributed arithmetic on a quantum multicomputer	2006	-2.5277228116027977	10.419230892584642	3772793
3773300	EDA	software methodologies in vhdl code analysis	1997	-3.1272219350675483	10.986309667689577	3773327
3774485	AI	probabilistic diagnosis of multiprocessor systems	1994	-2.7506156817615257	9.749320739053221	3774512
3775413	EDA	logic synthesis of reconfigurable controllers	2007	-2.943065931535252	10.87922045223977	3775440
3775967	Graphics	practical applications of recursive vhdl components in fpga synthesis	1999	-2.575656728994626	10.975174451811345	3775994
3776435	HPC	linear array for a class of non uniform recurrence equations	2001	-1.8734320176001835	9.885298789237453	3776462
3776892	EDA	concurrent multipath power delay optimization for high speed digital vlsi systems	1994	-3.264175925997725	10.346450533443656	3776919
3777541	DB	high speed progressive digital-reversal algorithm	2011	-1.8491781395880147	9.945577758464733	3777568
3778503	Robotics	singular value decomposition on a 2-d fat-tree architecture	1993	-1.5356622056800433	10.12256170508276	3778530
3778514	EDA	computational structures for application specific vlsi processors	1989	-2.512584498541995	10.515491510706678	3778541
3778909	EDA	realtime high resolution data acquisition unit for an mc68000 system	1985	-2.8466414831988502	10.705920206638977	3778936
3779808	EDA	multi-level power optimization in automotive e/e architectures	2017	-2.721614694960562	10.587417992412838	3779835
3780473	Theory	fast execution of irregularly structured programs with low communication frequency on the hypercube	1995	-1.868924812639594	10.11350747935027	3780500
3780707	HPC	andes: evaluating mapping strategies with synthetic programs	1996	-1.6794746917094152	9.63808844098512	3780734
3781177	Mobile	the merlintmcommunications system	1985	-2.5807189603875837	11.242065742924252	3781204
3781584	AI	a morphological approach to hough transform on an instruction systolic array	1999	-1.5353484725189142	10.596078529218053	3781611
3781633	HPC	partitioning rectangular and structurally unsymmetric sparse matrices for parallel processing	2000	-1.5159341165762832	9.980286089102435	3781660
3782549	Theory	a steady state analysis of diffracting trees	1998	-2.3431685848850963	9.503172993259561	3782576
3782635	Arch	the cytocomputer: a practical pipelined image processor	1980	-1.868730152546359	11.253084041192016	3782662
3782997	EDA	an fpga solver for sat-encoded formal verification problems	2011	-3.291590674266472	10.27648116024586	3783024
3783318	Theory	complete tests in algorithm-based fault-tolerant matrix operations on processor arrays	1993	-1.6561908180677154	9.682451851958929	3783345
3783948	PL	searching for sinks for the hénon map using a multipleprecision gpu arithmetic library	2014	-1.5113387045847788	10.417355803166	3783975
3784616	Logic	reduction of the memory size in the microprogrammed controllers	2011	-2.693113593946612	10.762839905318678	3784643
3785241	Visualization	design and high-speed demonstration of single-flux-quantum bit-serial floating-point multipliers using a 10ka/cm2 nb process	2014	-3.0789086249869357	10.603466425750467	3785268
3787012	EDA	from c to blokus duo with legup high-level synthesis	2013	-2.023662233124089	11.119514399680373	3787039
3787396	EDA	parallel logic synthesis using partitioning	1994	-1.7941088234039066	10.889265999485808	3787423
3787474	OS	use of reconfigurability in variable-length code detection at video rates	1995	-2.848361428784795	10.598082159854703	3787501
3788312	HPC	parallel algorithms for hypergraph partitioning	2006	-1.7804734441322403	9.403707118874411	3788339
3789208	EDA	10281 abstracts collection - dynamically reconfigurable architectures	2010	-2.3319357153284908	10.260347616698077	3789235
3790103	Logic	a fieldbus applied to sensor-actuator monitoring network	2015	-2.4649924091761592	10.85144511204012	3790130
3790920	Crypto	optical encryption with jigsaw transform using matlab	2009	-2.9939917720709004	9.779894665517386	3790947
3791484	EDA	the develpment of a tester-per-pin vlsi test system architecture	1983	-3.008212929496116	10.27667673294316	3791511
3791880	Arch	a powerful modular computer on a universal building module	1978	-2.15457160087327	11.122279855976238	3791907
3791984	Vision	a new hierarchical small-node degree interconnection network	1999	-2.4580269505162526	9.814112507538498	3792011
3792329	Theory	an associative processor for multi-comparand parallel searching and its selected applications	1997	-2.2361401784739168	10.066947692724273	3792356
3792680	Embedded	binary floating point verification using random test vector generation based on sv constraints	2015	-3.0939282841528217	11.139902500376518	3792707
3792773	EDA	synthesis of distributed embedded systems	1999	-2.299060773013218	11.121310891281514	3792800
3793090	Arch	an approach to scientific array processing: the architectural design of the ap-120b/fps-164 family	1981	-1.448889483239077	10.792735745402355	3793117
3793897	PL	airborne software tests on a fully virtual platform	2012	-2.019077099799132	10.38033595774234	3793924
3794372	Theory	using a genetic algorithm to find good linear error-correcting codes	1998	-2.7967522706622105	9.738861904093614	3794399
3794980	Theory	an efficient coarse-grain multicomputer algorithm for the minimum cost parenthesizing problem	2011	-2.0989358797038165	9.640414460615972	3795007
3795136	PL	specific optimization features in a c compiler for dsps	2006	-1.8809977804553777	11.223228314930461	3795163
3796027	Visualization	a fast algorithm for designing stack filters	1999	-1.8654051924552912	9.787012755459292	3796054
3796067	Embedded	new route in system integration: chip-package codesign	1998	-3.1075957526588227	10.936276873923148	3796094
3796336	EDA	a scalable workflow for a configurable neuromorphic platform	2014	-2.08835059903367	10.291150826649739	3796363
3797314	HPC	application of parallel processing to fault simulation	1986	-2.870684678135358	10.151006125264775	3797341
3797316	Arch	a signal processing architecture based on ram technology	2002	-3.116751714226839	10.725407911431683	3797343
3799378	EDA	a cross-level power estimation technique to enhance high-level power models quality	2017	-2.7391762487935902	10.149686784421343	3799405
3799486	ML	parallel algorithm for learning optimal bayesian network structure	2011	-1.7769696019952586	9.587985313239312	3799513
3799573	HPC	a binary tree implementation of a parallel distributed tridiagonal solver	1995	-1.8479014405085357	9.887408938855396	3799600
3800033	NLP	a parallel cordic algorithm for sine and cosine generation.	1997	-3.2058406836920184	9.870001099203199	3800060
3801090	HPC	parallel-processing techniques for automatic test pattern generation	1992	-1.842414224027092	10.360558915428953	3801117
3801407	HPC	design and implementation of a multi-core architecture for overhead processing in optical transport networks	2005	-1.5511464857099493	10.457700972993015	3801434
3801663	HCI	design of a repairable redundant computer	1962	-3.272011618782835	10.195358582916091	3801690
3802261	EDA	beyond verification: leveraging formal for debugging	2009	-3.1086483069280666	11.217800112093368	3802288
3802522	Arch	a memory-based fft processor using modified signal flow graph with novel conflict-free address schemes	2017	-2.332155732462514	10.2763017154307	3802549
3803756	HPC	a toolbox for affine recurrence equations parallelization	1995	-1.850883091803956	9.936852445378056	3803783
3804292	EDA	timing analysis for synthesis of hardware interface controllers using timed signal transition graphs	1995	-2.7747962921756453	11.272912533541938	3804319
3804424	Embedded	dsp based system for real time voice synthesis applications development	2008	-2.471493696159543	11.0469761444838	3804451
3804756	Theory	system design for large-scale ion trap quantum information processor	2005	-2.96565903984108	11.075322495188518	3804783
3805301	EDA	filter based analysis unit design for data acquisition systems	2018	-2.675260308201505	10.408947608620009	3805328
3805618	Arch	a highly parallel fpga-based evolvable hardware architecture	2009	-2.8418212954943125	10.105925258088137	3805645
3805913	EDA	the application of formal verification to spw designs	2003	-3.0527108684187003	10.709891199256868	3805940
3806047	HPC	on o(log p) parallel implementation of feedback guided dynamic loop scheduling	2002	-1.6627481827783233	9.883399793745708	3806074
3806790	DB	steady-paced-output and fractional-on-line algorithms on a ram	1982	-3.2313182422634568	9.682477880850028	3806817
3806899	DB	the asic implementation of sm3 hash algorithm for high throughput	2016	-2.684256793404389	10.158266465125836	3806926
3807110	HPC	a multi-threading algorithm to detect and remove cycles in vertex- and arc-weighted digraph	2017	-1.6395701981588842	9.468505435323689	3807137
3807251	EDA	techniques for increasing security and reliability of ip cores embedded in fpga and asic designs	2010	-3.1886703807087984	10.580595957849097	3807278
3807509	EDA	reconodes - optimization methods for module scheduling and placement on reconfigurable hardware devices	2010	-2.035136931715688	10.320699324870905	3807536
3807686	Logic	automated high-level verification against clocked algorithmic specifications	1993	-2.494433864071976	11.199561384450051	3807713
3807899	HPC	synchronous relaxation for parallel ising spin simulations	2001	-1.97521285510221	9.902136427533256	3807926
3808178	PL	fast greedy weighted fusion	2000	-1.6175744905561018	9.641617599610182	3808205
3808669	Robotics	fast arithmetic and fault tolerance in the fermi system	1997	-2.644545436200334	11.255614528796107	3808696
3809867	EDA	interfacing concept for different levels of abstraction in ip-based soc design	2002	-2.9789078687603583	11.034559964204023	3809894
3809942	HPC	properplace: a portable parallel algorithm for standard cell placement	1994	-2.4530220526430315	10.468876325495431	3809969
3810147	Theory	a reconfigurable fault tolerant module approach to the reliability enhancement for mesh connected processor arrays	1991	-2.4539219355349022	10.008825437685822	3810174
3810254	Vision	a reconfigurable fuzzy neural network with in-situ learning	1995	-2.417836576462644	10.679958907809844	3810281
3810972	Arch	interactive communication system simulation on a high-speed pc workstation	1988	-2.184958318906348	11.248238455254027	3810999
3811561	Mobile	analytical modeling of the detection capability in ultra-low power wireless sensor networks	2010	-3.1749843589697884	10.363381973404092	3811588
3811704	AI	concurrent depth-first search algorithms	2014	-2.70085143196347	9.541571728099749	3811731
3811895	DB	magnetically-coupled boost-forward converter for high efficiency differential power processing systems	2017	-3.2552984389203865	9.811820263917204	3811922
3812309	EDA	sirena: a cad environment for behavioural modelling and simulation of vlsi cellular neural network chips	1999	-3.2979476495096325	11.12568873088549	3812336
3812510	Arch	an improved mapping of data flow programs on a vlsi array of processors	1987	-2.818781015964212	10.243103868613632	3812537
3813748	Robotics	parallel processing for fingerprint feature extraction	2011	-2.1683459211004523	10.909591556064674	3813775
3815070	HPC	qr factorization of a dense matrix on a shared-memory multiprocessor	1989	-1.4422753793528231	10.14369159428106	3815097
3815662	Embedded	dsp-based implementation of an ansi s1.11 acoustic analyzer	2003	-2.592556160930889	10.843057425322396	3815689
3816974	Robotics	improved methods for divisible load distribution on ?-dimensional meshes using pipelined communications	2003	-1.864098780436932	10.04853380597274	3817001
3817257	HPC	a fast gpu algorithm for biconnected components	2017	-1.5928832213983288	9.368767680943897	3817284
3817740	Embedded	hardware implementation of automated sensor self-validation system for cupola furnaces	2001	-2.281645322055476	10.494749882562497	3817767
3820578	HPC	parallel implementation of image understanding tasks on gated-connection networks	1991	-2.2802208190981164	10.188427557846348	3820605
3821252	Arch	vlsi architectures for high speed recognition of context-free languages and finite-state languages	1982	-2.2527268314929594	10.828339162419256	3821279
3821463	HPC	alpha du centaur: a prototype environment for the design of parallel regular alorithms	1989	-1.896886485157232	9.969854739193199	3821490
3823593	Robotics	development of a cost-effective data acquisition system using an open-source hardware and matlab/simulink	2016	-2.538231681167308	10.55602693325516	3823620
3824097	Robotics	fpga design and implementation for vertex extraction of polygonal shapes	2011	-2.95875627907862	10.809323969994962	3824124
3824929	Theory	network topologies and inevitable contention	2016	-1.6840295270155667	10.156950571864739	3824956
3825303	Theory	a delay-line push-down list	1963	-3.306502952480753	9.993390312091227	3825330
3826961	Logic	static allocation of a task tree onto a linear array	1993	-2.5821815891354705	10.69264118143304	3826988
3827972	HPC	parallel sorting on heterogeneous platforms	2002	-1.7065501615486771	10.068002013400813	3827999
3829004	EDA	hotspot: a dynamic compact thermal model at the processor-architecture level	2003	-2.935386892998672	10.940155887865279	3829031
3829226	HPC	a cache-aware parallel implementation of the push-relabel network flow algorithm and experimental evaluation of the gap relabeling heuristic	2005	-1.5006898771185164	9.51541219798118	3829253
3829297	HPC	an efficient dynamic processor allocation algorithm for adaptive mesh applications	1994	-1.6014156512386546	9.798723408114228	3829324
3830423	Theory	solving a two-dimensional knapsack problem on simd computers	1992	-1.564372930049165	9.429477480572276	3830450
3831850	Arch	68000 and 68020 microprocessors - hardware, software and interfacing techniques	1991	-2.0397393012401333	10.317189290756478	3831877
3832582	EDA	a novel approach for the hardware implementation of a ppmc statistical data compressor	2001	-2.5524281997177605	9.85965377863236	3832609
3832925	DB	functional characterization of sensor integration in distributed sensor networks	1991	-3.222478965647161	9.654348786887768	3832952
3832946	HPC	parallel approaches for singular value decomposition as applied to robotic manipulator jacobians	2002	-1.4956619127829656	9.980218665429678	3832973
3832976	EDA	hierarchical gate-array routing on a hypercube multiprocessor	1990	-2.8049714978208566	10.879770440523655	3833003
3834766	Theory	one lost bit	1962	-2.971805204899788	9.650994054966098	3834793
3835226	Arch	from high level architecture descriptions to fast instruction set simulators	2015	-1.8291318480445633	10.864028803067834	3835253
3835751	Theory	methods for special applications: cell-devs quantization techniques in a fire spreading application	2002	-1.8415656170419636	10.78556409668025	3835778
3836486	SE	performance evaluation of process partitioning using probabilistic model checking	2013	-1.4389018928879027	9.813547919822248	3836513
3837571	EDA	methodologies for high-level modelling and evaluation in the automotive domain	2008	-3.3551202428492948	11.232682632054932	3837598
3837572	EDA	integrated design for electronic experimental system over internet	2006	-3.308602984716993	11.097372806749856	3837599
3837692	DB	avoiding communication in dense linear algebra	2013	-1.619367837444352	9.946860337862956	3837719
3837982	EDA	efficient mappings for multi-dimensional systolic arrays using flexible buffer structures	1992	-1.8913038222518703	9.971193042403804	3838009
3839564	EDA	efficient hardware controller synthesis for synchronous dataflow graph in system level design	2002	-2.7466217230720593	11.227594529107574	3839591
3839724	HPC	a detailed analysis of random polling dynamic load balancing	1994	-1.4464977171127529	10.11094692747778	3839751
3839927	EDA	a real-time permutation entropy computation for eeg signals	2015	-1.6755544143773826	11.015693877856789	3839954
3840431	EDA	an energy-efficient patchable accelerator and its design methods	2014	-2.5718236694224177	10.462232856523592	3840458
3841722	EDA	tributetm board and platform test methodology: intel's next-generation test and validation methodology for platforms	2003	-2.0569153564188976	10.448197350076605	3841749
3842670	Robotics	wirelesshart localization algorithm	2014	-2.840571430006828	9.680110948559596	3842697
3843276	Robotics	optimize minmax algorithm to solve blokus duo game by hdl	2014	-1.9998161269448187	11.05091083279267	3843303
3843869	EDA	fpga architecture for noise filters on a reconfigurable processor	1999	-2.8006047295187027	10.427149420234485	3843896
3844241	EDA	hardware and software infrastructure for a family of floating-gate based fpaas	2010	-2.6778841612654416	11.205013402375481	3844268
3845224	OS	fault-tolerant text data compression algorithms	2009	-1.771768995789753	9.660751466274004	3845251
3845717	EDA	high-level specification and automatic generation of ip interface monitors	2002	-2.901905975057553	11.001322864344043	3845744
3846116	EDA	vhdl synthesis description portability: the need for level synthesis subsets	1996	-2.7197164265675235	11.262454161932617	3846143
3846504	EDA	optimization methods for lookup-table-based fpgas using transduction method	1995	-3.111845380019927	10.846519726377547	3846531
3846752	EDA	automated hardware synthesis from formal specification using sat solvers	2004	-3.2224115850638206	11.216469553870056	3846779
3846791	EDA	processor architectures for ontogenesis	2004	-2.393686374953519	10.663364692744	3846818
3847319	HPC	performance modeling of distributed memory architectures	1991	-1.504180164179311	10.287472632440599	3847346
3847538	PL	wave+: an easy-to-use vector generation language for compilers	1990	-2.5470397221519314	11.201981235200241	3847565
3847542	DB	double encoding - a technique for reducing storage requirement of text	1986	-1.7608383884486092	10.381571411082216	3847569
3847550	EDA	fault-tolerant atm switching architectures based on mins: a survey	2001	-2.4228354197438158	9.936103191612109	3847577
3848565	EDA	distributed simulation of asynchronous hardware: the program driven synchronization protocol	2002	-2.8649398972565443	11.271549860391632	3848592
3850379	Embedded	internet of things approach for automation of the complex industrial systems	2017	-2.255195326195436	9.50392669386643	3850406
3850619	Theory	reconfigurable buses with shift switching - vlsi radix sort	1992	-2.4521494857802297	10.352772696791414	3850646
3850799	NLP	locality in modular systems	1982	-2.679915826880125	11.11429778064226	3850826
3850826	EDA	complete exchange algorithms for meshes and tori using a systematic approach (research note)	2000	-2.6300166156436355	9.607814387273114	3850853
3850833	Arch	a reversible processor architecture and its reversible logic design	2011	-2.702143991499476	11.1388966979526	3850860
3851236	EDA	building and using system, algorithmic, and architectural power and energy models in the fpga design	2006	-2.6185886084150027	10.36912362007035	3851263
3851532	HPC	a digital orrery	1985	-2.078525742795991	11.174260011799486	3851559
3851703	EDA	the resource-constrained modulo scheduling problem: an experimental study	2013	-2.3549526560691767	10.071264621211675	3851730
3851735	Embedded	"""comments on """"a floating point multiplexed dda system"""""""	1978	-3.1816286427910905	10.063594020760648	3851762
3852557	SE	a methodology for processor implementation verification	1996	-2.8278204177059707	11.195309573306165	3852584
3854653	Mobile	hardware implementation and testing of reconfigurable rtu for wireless scada	2015	-2.4602772464957443	9.879534747818484	3854680
3854976	Theory	using timed petri net to model instruction-level loop scheduling with resource constraints	1994	-2.259525506875995	10.474104201277626	3855003
3855799	AI	parallel implementation of local thresholding in mitrion-c	2010	-1.5634679084679959	11.051284332950162	3855826
3856380	HPC	scaling simulation of the fusing-restricted reconfigurable mesh	1998	-1.6977345596607307	10.148708749469252	3856407
3859221	HPC	sparse matrix computations on the hypercube and related networks	1994	-1.573334143364457	10.054581700236962	3859248
3859522	ML	random competition: a simple but efficient method for parallelizing inference systems	1990	-1.8725501475082085	9.578113386823244	3859549
3859633	EDA	a design synthesis system for recursive dsp algorithms represented by fully specified flow graphs	1995	-2.913620274584598	11.229821130576678	3859660
3859664	Arch	combining speed with alpha-particle induced memory error tolerance in a large boolean vector machine (extended abstract)	1984	-1.5248387734704685	11.213590970895352	3859691
3860579	EDA	a new model of reconfigurable cache for an smt processor and its fpga implementation	2005	-2.94696939280784	10.478923300241286	3860606
3860945	EDA	theoretical constraints on multidimensional retiming design techniques	2001	-1.4497014918831257	11.014320250566136	3860972
3861136	Theory	distributed and randomized enumeration	2000	-1.848367257520756	9.930965934046046	3861163
3861164	Theory	an efficient and scalable parallel algorithm for discrete-event simulation	1991	-1.4990079435432082	10.139869121555849	3861191
3861552	EDA	formal verification of iterative algorithms in microprocessors	2000	-2.65399379280497	11.057477881183148	3861579
3861729	Graphics	"""organization of a """"fixed-plus-variable"""" structure computer for computation of eigenvalues and eigenvectors of real symmetric matrices"""	1962	-1.5687642413179623	11.01014508441934	3861756
3861962	Vision	the generation of a class of multipliers: synthesizing highly parallel algorithms in vlsi	1988	-2.3600923829270686	10.709803184221329	3861989
3862705	Arch	efficient partitioning of static buses for processor arrays of small size	2010	-2.084777397354625	10.898953539342921	3862732
3863702	Visualization	generation of distributed arithmetic designs for reconfigurable application.	2004	-2.3586117189951405	10.86108514293732	3863729
3864088	Arch	a prototype computer with non-von neumann architecture based on strategic domestic j7 microprocessor	2016	-1.4320950081925743	10.368101834644968	3864115
3864853	PL	near-optimal instruction selection on dags	2008	-1.733659108498956	10.512063581611972	3864880
3867543	Theory	efficient algorithms for some common applications on ghcc	2005	-1.6813228429451534	10.118961836487019	3867570
3867561	Theory	efficient asynchronous simulation of a class of synchronous parallel algorithms	1995	-2.0908390924762648	9.997203498309062	3867588
3868005	Arch	a real-time adaptive message routing network for the hypercube computer	1987	-2.605401372344036	9.760741856016672	3868032
3871040	Arch	an asynchronous architecture for digital signal processors	1997	-2.2981129153389257	11.065117629996507	3871067
3871199	Logic	a distributed reconfiguration controller for linear array harvest problem: hierarchically quasi-normalized neural approach	1994	-2.6251781331797472	10.310031148438467	3871226
3871477	Vision	fault-tolerant vlsi architectures based on de bruijn graphs (galileo in the mid nineties)	1989	-3.0906207068481915	9.768597685312304	3871504
3871488	Embedded	"""review of """"introduction to microprocessors"""" by a. p. mather"""	1981	-2.9794661500944613	10.008471606694034	3871515
3871619	EDA	a wearable intelligent system for the health of expectant mom's and of their children	2011	-2.1219108294924385	11.037315056710787	3871646
3871755	NLP	the verilog hardware description language (3. ed.)	1996	-3.1284710290279025	10.650896281488313	3871782
3872092	Networks	implementing photoshop filters in virtex	1999	-2.293310532879884	10.542231728221015	3872119
3872911	EDA	generalization of reduction in rough sets based on the views of pansystems	2008	-2.647742470070108	10.771659985414862	3872938
3874376	Vision	total system image of the reconfigurable machine wasmii.	1997	-2.825992750585496	9.685437004178924	3874403
3874446	EDA	a method for automatic generation of an rtl-interface from a c++ description	2010	-3.26551864876924	11.09604485099048	3874473
3874590	EDA	concurrent error detection at architectural level	1998	-2.158662614265074	10.956746754122443	3874617
3874642	Theory	a parallel algorithm for computing shortest paths in large-scale networks	2005	-1.781141382886666	9.567407126089574	3874669
3875152	EDA	a multi-level fpga synthesis method supporting hdl debugging for emulation-based designs	1999	-2.9280782662788734	11.215703736402352	3875179
3875447	Theory	embedding of hypercubes into generalized books	2017	-2.93088302948471	9.485680957732564	3875474
3876263	Arch	dpga utilization and application	1996	-2.8311245957701154	10.895967764995993	3876290
3876570	Theory	the systolic reconfigurable mesh	1995	-2.42234528871992	10.91541209395633	3876597
3876807	EDA	flexibility and programmability	2000	-2.2432204193105925	10.128795498364164	3876834
3877340	PL	object-oriented simulation of computer architectures using c++	1995	-2.500353114272455	10.92172139732219	3877367
3877443	Metrics	digital simulation of communication systems with topsim iii	1984	-2.4146726232047238	11.062500856215367	3877470
3877757	PL	introduction to genetic programming	2007	-2.582201028382707	10.398045904526484	3877784
3878017	Theory	the saukas-song selection algorithm and coarse grained parallel sorting	2017	-1.839474774604472	9.784730860742414	3878044
3878124	HPC	dynamic and hierarchical load-balancing techniques applied to parallel branch-and-bound methods	2013	-2.1833768962725033	9.406610772631224	3878151
3878218	EDA	a self-reconfigurable lightweight interconnect for scalable processor fabrics.	2010	-2.394758754281681	10.709247080682823	3878245
3879169	EDA	verification of circuits described in vhdl through extraction of design intent	1994	-3.032942974471205	11.060086957057665	3879196
3879196	ECom	printer technology in ibm	1981	-2.545223857705777	10.274987054329614	3879223
3879489	EDA	configurational computation: a new computation method on processor arrays with reconfigurable bus systems	1991	-1.6916285587037485	9.911531996204971	3879516
3879683	DB	parallel sort and join for high speed database machine operations	1981	-1.6923487757944338	9.937371282256851	3879710
3879969	SE	system level fixed-point design based on an interpolative approach	1997	-2.190501908472104	11.097204268071874	3879996
3881102	Arch	a sliding memory plane array processor	1993	-1.7260758097990012	11.011427910812003	3881129
3883663	EDA	test pattern generation for sequential circuits on a network of workstations	1993	-2.4155062248520287	10.500556981343957	3883690
3883765	Robotics	from uml statecharts to fpga - the hicos approach	2003	-2.6855403141496583	11.05345540609498	3883792
3886329	EDA	live demonstration: hardware and software infrastructure for a family of floating-gate based fpaas	2010	-2.689872077817133	11.149014613360023	3886356
3886757	Embedded	an efficient algorithm for scheduling instructions with deadline constraints on ilp machines	2000	-1.7136100480825966	9.569262235685732	3886784
3886876	EDA	concepts and algorithms to increase the efficiency and reliability of reconfigurable computers	2013	-2.8425146121037543	9.844443899532306	3886903
3887711	Arch	optimizing bit-time computer simulation	1963	-2.5606414745486177	10.882632244003258	3887738
3888436	EDA	using gpus to accelerate cad algorithms	2013	-1.8359266782220016	10.656734775562443	3888463
3888847	Arch	associative processors and memories: a survey	1992	-2.2794929816639877	10.99922815199176	3888874
3889055	HPC	a row based parallel gaussian elimination algorithm for the connection machine cm-2	1997	-1.5842158073629808	9.997410913781344	3889082
3890949	EDA	a novel approach for sva generation of ddr memory protocols based on tdml	2014	-2.8679827635448656	11.272252268453224	3890976
3891869	HPC	clustering and reassignment-based mapping strategy for message-passing architectures	2003	-2.477219838337481	9.455557149817887	3891896
3892735	Vision	receiver arrays for chip and board optical interconnects	1999	-3.1782384414574576	10.441067599917345	3892762
3893240	Logic	synthesis of property monitors for online fault detection	2007	-3.0859526665740096	11.147314100359518	3893267
3893256	EDA	a problem independent parallel implementation of simulated annealing: models and experiments	1990	-2.0760753047540863	9.414992672203734	3893283
3893293	Theory	an efficient allocation strategy for mapping affine recurrences into space and time optimal regular processor arrays	1994	-1.5721950439297576	10.056414850494347	3893320
3893354	Graphics	a multiprocessor dsp system for real-time interactive sound processing and synthesis	1991	-2.271726196332606	9.957566059390944	3893381
3893679	AI	a grid embedding into the star graph for image analysis solutions	1996	-2.087538299174906	9.89556298614936	3893706
3894367	EDA	two-stage configurable decoder model for domain specific fec decoder design	2011	-3.1833938833173163	9.882859892762882	3894394
3894497	EDA	an optimized hardware architecture of a multivariate gaussian random number generator	2010	-1.9124720551655952	10.701715629638409	3894524
3895824	Robotics	reconfiguration: an algorithm for dynamically balancing the computation load on a tree structure embedded in a hypercube parallel computer	1996	-2.031824652216621	10.107650113700585	3895851
3896637	HCI	efficient and scalable cross-by-pass-mesh topology for networks-on-chip	2017	-2.6605181401116043	10.226835058429467	3896664
3896640	HCI	system level modelling and analysis of complex digital systems	1993	-2.605960550182477	11.119433841379998	3896667
3896671	EDA	fpga implementation of a decimal floating-point co-processor with accurate scalar product unit	2012	-2.7096904406727407	10.699946322443603	3896698
3896787	HPC	hypergraph-partitioning-based decomposition for parallel sparse-matrix vector multiplication	1999	-1.667966988542226	9.641148757244359	3896814
3896808	HPC	automatic generation of a vlsi parallel architecture for qrs detection	1998	-1.7083768641514565	10.263403471836456	3896835
3897340	Metrics	space multiplexing of waveguides in optically interconnected multiprocessor systems	1989	-2.707460366253916	10.836313042160695	3897367
3899643	DB	evading the drift in floating-point addition	1975	-3.06771133687284	9.4553736522531	3899670
3899966	Metrics	a nonbacktracking matrix decomposition algorithm for routing on clos networks	1993	-2.2146540682759794	9.7603986120734	3899993
3900034	Arch	an on-line distributed induction motor monitoring system based-on arm and can bus	2011	-2.539788141897099	9.782128604165838	3900061
3900424	HPC	a cgm/bsp parallel similarity algorithm	2002	-1.5743065490845405	9.598945488891642	3900451
3902332	EDA	interconnect-aware technology and design co-optimization for the 5-nm technology and beyond	2018	-3.2843584565952773	10.039040906503557	3902359
3904037	EDA	riot -- a simple graphical chip assembly tool	1982	-3.336058257287384	10.886466551727333	3904064
3905392	EDA	a case against event-driven simulation for digital system design	1991	-2.8921846461275686	11.247319963310142	3905419
3907388	Web+IR	results of parallel implementations of the selection problem using sisal	1993	-2.0198185862734768	9.580520669023112	3907415
3908123	ML	highly parallel architectures and algorithms for speech analysis	1984	-1.5908392072109556	11.189674207962973	3908150
3908690	PL	on compiling behaviour to silicon: a formal language approach	1991	-2.5724800426163092	10.813735244054792	3908717
3911579	EDA	wireless sensor chip platform using on-chip electrochromic micro display	2018	-3.244706395952561	10.361975122693236	3911606
3911874	EDA	algorithm partitioning including optimized data-reuse for processor arrays	2004	-1.8308272796244376	10.43992418371384	3911901
3911888	Embedded	design and research of soc communication in cnc system based on heterogeneous processor	2012	-1.9307355953628595	10.978025912289443	3911915
3912334	DB	parallel sorting on a shared-nothing architecture using probabilistic splitting	1991	-1.6212449296324491	9.809807588515662	3912361
3913988	EDA	dynamic reconfigurable architectures and transparent optimization techniques - automatic acceleration of software execution	2010	-1.8142600139315967	10.774300011824133	3914015
3914181	EDA	theoretical modeling and simulation of phase-locked loop (pll) for clock data recovery (cdr)	2012	-2.7962882337389328	10.367687068725774	3914208
3914709	Logic	computations with large numbers	2006	-2.798050949765889	9.903370892170663	3914736
3914977	Visualization	microprogrammed arrays	1972	-2.9895865577226366	11.05672628627526	3915004
3915435	HPC	complexity and mission computability of adaptive computing systems	2018	-2.4940067003863065	9.50809593433177	3915462
3917515	ML	special function unit for statistical aggregation functions	1989	-2.0925930427614694	10.979744205691944	3917542
3917651	Theory	large 1-d fast fourier transforms on a shared memory system.	1991	-1.5233492795018015	9.892290184382665	3917678
3917768	HPC	lossless compression of double-precision floating-point data for numerical simulations: highly parallelizable algorithms for gpu computing	2012	-1.7742982013424085	9.72254695675814	3917795
3917982	Theory	parallel real-time numerical computation: beyond speedup iii	2000	-1.8817780456403936	9.758683943729745	3918009
3918701	Arch	guide to risc processors - for programmers and engineers	2005	-1.892764284092908	10.161966508917796	3918728
3919713	EDA	a parallel pla minimization program	1987	-2.0159931233851367	10.85192281501116	3919740
3920189	EDA	rapid instantiation of hardware objects for hardware/software codesign	1999	-2.2691092006336384	10.838953636020968	3920216
3920599	EDA	an automatic abv methodology enabling psl assertions across sld flow for socs modeled in systemc	2005	-2.7941880184373358	11.096280726389356	3920626
3921567	EDA	session 19 overview: 20+ gb/s wireline transceivers and injection-locked clocking: wireline subcommittee	2012	-3.232931894010312	10.424161593735287	3921594
3923185	Arch	an active router architecture using programmable hardware	2005	-2.5686027031688305	10.035831308422004	3923212
3923419	EDA	asic design of a matching unit for nlp	1995	-2.7925768948176493	11.034843763465293	3923446
3925915	HPC	a hybrid parallel implementation for the maximum flow problem	2018	-1.934424341528049	9.446600118366632	3925942
3926087	EDA	the ste-264 accelerated electronic cad system	1985	-1.9533801042143393	11.18294281844072	3926114
3926374	DB	fast sort of floating-point data for data engineering	2011	-1.676494795969165	9.675417278028384	3926401
3926509	EDA	formal equivalence checking between high-level and rtl hardware designs	2013	-3.164036356369315	10.878763507498572	3926536
3926514	SE	development of cpu module test device based on the virtual instrument	2011	-2.5193840676531902	11.163332487727628	3926541
3926628	Robotics	parallel rrt∗ architecture design for motion planning	2017	-2.0983631526684348	10.711098886254074	3926655
3926710	ML	embedding classical communication topologies in the opam architecture	1991	-2.053124751168015	10.999245206735898	3926737
3926779	Robotics	issues and challenges in the development of a commercialised image fusion system	2010	-1.9321264071389472	11.163368832380495	3926806
3926850	Arch	a real-time systolic array for distance transformation	1994	-2.509992139208616	10.210876121148617	3926877
3927917	EDA	software-defined intelligent grid research integration and development platform	2016	-2.1659358721950794	9.642344449952267	3927944
3928156	EDA	achieving maximum performance: a method for the verification of interlocked pipeline control logic	2002	-2.950970321950574	11.131710641536184	3928183
3928577	Visualization	the self-diagnosability of a computer	1966	-2.82428195099004	10.038033406367404	3928604
3928901	EDA	an evaluation of move-based multi-way partitioning algorithms	2000	-2.69284063112764	9.714199008001712	3928928
3931587	Theory	reliability and fault tolerant percolation routing for large-scale computer systems using optical interconnections	2007	-2.1423886136600307	9.873953685953907	3931614
3931722	EDA	a comparative study of two systematic design methodologies for systolic arrays	1986	-2.9194736582458787	10.303016695313769	3931749
3932977	Arch	communication pipelining in hypercubes	1996	-1.526255596315686	10.374060116779042	3933004
3933002	SE	asicplacementanalyzer: software tool for data analysis and visualization of asic placement	2013	-2.828588284263189	11.228022606581053	3933029
3933016	HPC	a comparison of two parallel computer architectures in the context of interferometric fringe analysis	1996	-1.9421424425227032	9.703977041797275	3933043
3933410	HPC	sclability of massively parallel depth-first search	1994	-2.0832753285246444	9.525498057655653	3933437
3933509	EDA	real-time dynamically run-time reconfiguration for power-/cost-optimized virtex fpga realizations	2003	-2.4557361611326383	11.221763286666265	3933536
3933939	EDA	transform digital signal processor architecture using optical interconnections.	2005	-2.8667106138338787	10.288501878069432	3933966
3936883	Metrics	univariate interpolation-based modeling of power and performance	2016	-2.372459410711925	10.22153767375215	3936910
3937206	PL	an affine partitioning algorithm to maximize parallelism and minimize communication	1999	-1.4313600198146952	9.962367334936326	3937233
3938587	HPC	a fan-in algorithm for distributed sparse numerical factorization	1990	-1.523724419164389	10.013569712239502	3938614
3939769	EDA	an object-oriented layered approach to interfaces for hardware/software codesign of embedded systems	1998	-2.394247160528701	11.230928911518724	3939796
3940502	Robotics	megabits: electronic pnp modules for non-engineering students	2015	-2.5483036478147385	10.935482246191315	3940529
3942715	EDA	stepwise-overlapped parallel annealing and its application to floorplan designs	1991	-2.7086507480784605	9.677043153725355	3942742
3943274	Arch	accelerating the gauss-seidel power flow solver on a high performance reconfigurable computer	2009	-1.815638541754492	10.223652968500968	3943301
3943538	Arch	an asynchronous implementation of the maxlist algorithm	1997	-1.64883776499872	11.071693533640357	3943565
3943602	Arch	low power register files by eliminating redundant read	2014	-2.757711295097183	10.271850026981324	3943629
3944110	EDA	the formal design of 1m-gate asics	2000	-3.025488785571104	11.1701622357376	3944137
3944685	DB	coprocessor architectures for efficient address computation and memory accessing	1990	-1.5584213574596768	10.188386730395145	3944712
3945692	HPC	partitioning for complex objectives	2001	-1.7585679594450472	9.74395587612883	3945719
3945988	Theory	programmable parallel arithmetic in cellular automata using a particle model	1994	-2.340373559364025	10.097450566354672	3946015
3946591	NLP	ternary computers: part 2: emulation of a ternary computer	1972	-2.1868529218548884	10.636727546507354	3946618
3947033	Arch	bridges for interconnection of ring networks: a simulation study	1983	-2.536960797037791	9.675063253561756	3947060
3947426	HPC	fault simulation of logic designs on parallel processors with distributed memory	1990	-1.4843302587980376	10.695132910971953	3947453
3949204	Logic	cohesive coverage management for simulation and formal property verification	2008	-2.9453992964043976	11.243123624792103	3949231
3949409	EDA	the epfl logic synthesis libraries	2018	-2.336174620123181	10.966913536727533	3949436
3949566	HPC	design and automatic code generation of a two-dimensional fast cosine transform for simd dsp architectures	2005	-1.5257544564805996	10.346510277096623	3949593
3949889	Robotics	improvement of i2c bus and rs-232 serial port under complex electromagnetic environment	2008	-2.7033802091809447	10.934499135613082	3949916
3950592	HPC	job scheduling in partitionable mesh connected systems	1989	-2.7215617707641853	9.635101530574872	3950619
3951458	EDA	a fast mer enumeration algorithm for online task placement on reconfigurable fpgas	2016	-2.8343356810613662	9.989005545188377	3951485
3952225	Vision	data movement operations and applications on reconfigurable vlsi arrays	1988	-3.0142310568595114	10.183421844586533	3952252
3952717	EDA	testing vlsi microprocessor with new functional capability.	1982	-3.2807533313070016	10.258545502802717	3952744
3953019	EDA	sequential equivalence checking between system level and rtl descriptions	2008	-3.1930812174551764	10.762936956338693	3953046
3953130	Vision	a large vlsi hopfield network for pattern recognition problems	1988	-3.3607312400367624	9.646212562439578	3953157
3954078	Arch	a comparison of two approaches to multi-operand binary addition	1978	-2.015867272969684	10.88100638849128	3954105
3954604	PL	fast automatic generation of dsp algorithms	2001	-2.2954721625201926	10.962926433780547	3954631
3954933	Arch	optimizing the emulation of mimd behavior on simd machines	1996	-1.7468880161855826	10.026340007915696	3954960
3955181	HPC	parallel implementation of neocognitron on star topology: theoretical and experimental evaluation	2001	-1.5047656689338085	9.87051212716824	3955208
3956142	Arch	a comparison of architectures for various decision diagram machines	2010	-3.1238744360973807	10.454256022043666	3956169
3958131	EDA	timing preserving interface transformations for the synthesis of behavioral vhdl	1994	-3.0303105976427585	11.056338779634324	3958158
3959205	AI	on the challenges of physical implementations of rbms	2014	-2.633889707484763	10.157652968243363	3959232
3959432	EDA	an implementation of trax player using programmable soc	2015	-1.9873000534297935	11.15717838302266	3959459
3959822	HPC	a reconfigurable parallel algorithm for sparse cholesky factorization	1995	-1.6475127511652703	9.95989763814145	3959849
3960977	DB	ida-based redundant arrays of inexpensive disks	1991	-1.9689159248402848	10.23997422728743	3961004
3963713	EDA	field-programmable logic architectures, synthesis and applications	1994	-2.6220186445805096	10.117367767325982	3963740
3964439	EDA	generating parametrised hardware libraries from higher-order descriptions	2006	-2.715512814853384	11.025442085960407	3964466
3964597	HPC	loops and multi-dimensional grids on hypercubes: mapping and reconfiguration algorithms	1988	-2.336526139935005	9.812797222546893	3964624
3964884	Robotics	implementation of wsn which can simultaneously monitor temperature conditions and control robot for positional accuracy	2014	-2.827052611248266	9.490316815866453	3964911
3965076	EDA	the bbc microcomputer as a data acquisition tool	1984	-2.581942203996498	10.094072628980284	3965103
3965601	EDA	a vhdl-ams compiler and architecture generator for behavioral synthesis of analog systems	1999	-3.3275619905965383	10.964429932427736	3965628
3965678	EDA	a novel methodology for electronic design exchange	2017	-3.16739746723866	11.24712961486776	3965705
3965814	EDA	specification language for transaction level assertions	2006	-2.8010614727735543	11.159925641777459	3965841
3966119	EDA	a unifying framework for systolic designs	1986	-3.1340726332957938	10.276837992892037	3966146
3966526	EDA	on exploring inter-iteration parallelism within rate-balanced multirate multidimensional dsp algorithms	2005	-1.585704673213508	11.075838141353943	3966553
3966548	HPC	developing a parallel-readout optical-disk system	1994	-2.076997485282161	10.94752394601617	3966575
3968257	Arch	two approaches to on-line graphics systems	1978	-1.6721135373461111	10.953973665477081	3968284
3968949	DB	ttl-compatible multiport bus.	1985	-3.1667064823284843	9.981416897457432	3968976
3969117	EDA	internode: internal node logic computational model	2003	-1.8730141775629987	11.034769729654537	3969144
3970661	Metrics	on the reliability, availability, and throughput of satellite swarms	2014	-2.6388300992942715	9.509161114567464	3970688
3970914	EDA	quantum-inspired evolutionary state assignment for synchronous finite state machines	2008	-3.3242390043042525	10.550315286820702	3970941
3971009	Theory	use of vlsi in algebraic computation: some suggestions	1981	-2.9316557360347257	10.690374950507172	3971036
3971546	EDA	vhdl structural model visualization	2011	-2.914274974724397	11.056336858322947	3971573
3972170	EDA	designing self-timed systems using concurrent programs	1994	-2.8764932376958376	11.170696019540717	3972197
3972532	EDA	optimizing synchronous systems for multi-dimensional applications	1995	-1.9151619732091292	11.197008363030005	3972559
3973216	Embedded	precision refinement for media-processor socs: fp32 -> fp64 on myriad	2014	-3.1410879680570685	11.2230591679376	3973243
3974832	Arch	case study of a vlsi design project: a simple inner product machine	1981	-2.9646895236901067	10.479148106782585	3974859
3974894	Robotics	a petri-net based distributed monitoring system using pic microcontrollers	2005	-2.1118634312907947	9.666615046980409	3974921
3976627	Robotics	amap: a technology mapper for selector-based field-programmable gate arrays	1991	-2.8444015173631554	10.096293719642961	3976654
3977372	Mobile	dynamic compensation of nonlinear sensors by a learning-from-examples approach	2008	-3.177232834807169	10.195516880669762	3977399
3979369	HPC	a parallel version of the cyclic reduction algorithm on a hypercube	1993	-1.7137192487276371	9.977674199492881	3979396
3979406	Arch	mapping qr decomposition of a banded matrix on a id systolic array with data contraflow and pipelined functional units	1991	-2.3141814289839955	10.14575043527906	3979433
3981055	Embedded	work-in-progress: fpga implementation of synchronous serial interface for hardware in loop simulation	2017	-2.570485303619297	11.247171935190382	3981082
3981221	EDA	vax 8800 design tools and methodology	1987	-1.9974616318640344	10.580285633570023	3981248
3982468	NLP	bit-serial systolic multiplier/squarer for montgomery's algorithm	2001	-2.9925438223658283	10.073023128355526	3982495
3982961	HPC	gaussian elimination with partial pivoting on an mimd computer	1989	-1.4804451847456288	10.107924870168263	3982988
3983984	EDA	a synthesisable quasi-delay insensitive result forwarding unit for an asynchronous processor	2009	-2.8472802647847755	11.229618720482025	3984011
3984024	DB	entropy decoding processor for modern multimedia applications	2009	-2.199465089369073	9.890895884260386	3984051
3984337	Robotics	automating quantum experiment control	2017	-2.9507495188181645	10.509791345316051	3984364
3985565	HPC	designing and implementing a heuristic cross-architecture combination for graph traversal	2017	-2.412421134255145	10.065564967375717	3985592
3986433	EDA	scheduling data-flow graphs via retiming and unfolding	1997	-1.5099745503737214	10.836665226214738	3986460
3986710	NLP	impact and evaluation of competing implementation media for asic's (panel abstract)	1990	-3.159176796493824	10.123146186000303	3986737
3987105	ML	irregular cellular learning automata	2015	-2.5313251205770864	9.495957841392439	3987132
3987442	HPC	parallel multilevel graph partitioning	1996	-1.7768036824238955	9.4878830741984	3987469
3990087	EDA	sgerc: a self-gated timing error resilient cluster of sequential cells for wide-voltage processor	2017	-2.7826291697749883	10.13044956289282	3990114
3990096	HPC	tiling nested loops into maximal rectangular blocks	1996	-1.473447062306673	9.892151048564239	3990123
3990296	Visualization	a microprogrammed intelligent graphics terminal	1971	-1.879706180511889	10.947537161248007	3990323
3990483	HPC	scheduling algorithms for parallel gaussian elimination with communication costs	1998	-1.6701375003234515	9.995405051843466	3990510
3990814	AI	a software/hardware co-design methodology for embedded microprocessor core design	1999	-2.6948004462414694	11.221069576664997	3990841
3990865	Robotics	resource-aware complexity scalability for mobile mpeg encoding	2004	-1.86526082516782	9.508804003671967	3990892
3991349	EDA	a coarse-grain reconfigurable machine with floating-point arithmetic capabilities	2006	-2.2072331953191298	10.627940667157953	3991376
3991367	SE	compression method for ecu software updates	2017	-3.2242152294762514	11.080188486407161	3991394
3991871	Logic	a parallel algorithm for recognizing the shuffle of two strings	1992	-1.6112384187457554	9.485216746886207	3991898
3992679	DB	a fault-tolerant broadcasting algorithm for hypercubes	1998	-2.6641101071807087	9.766055048673515	3992706
3993061	EDA	assessing the feasibility of interface designs before their implementation	1995	-2.7300192924389264	11.265709321743682	3993088
3996064	HPC	order preserving communication on a star network	1995	-1.8112649933755705	10.174692540229318	3996091
3996322	Logic	modeling shared variables in vhdl	1994	-2.4853786910265487	11.245652073457295	3996349
3996873	Embedded	worst-case blocking scenarios for distributed real-time programs	1996	-2.464476297672033	9.767743741010053	3996900
3997222	EDA	a space/time tradeoff methodology using higher-order functions	2013	-1.483277769345866	11.193608505319169	3997249
4000480	Embedded	session abstract	2006	-3.343404157319393	10.593918343616387	4000507
4000558	Arch	bit slice devices for signal processing	1980	-2.8247187143424486	11.191745279663207	4000585
4001204	Robotics	intelligent peripheral module for data acquisition and control	1991	-2.5832220820148843	10.873702003916971	4001231
4002734	Theory	the tea-leaf reader algorithm: an efficient implementation of crc-16 and crc-32	1987	-2.5485891969567787	10.359439757567335	4002761
4002748	HPC	axie — new standard for the highest performance test and measurement applications	2011	-2.797324088937849	10.826327029675731	4002775
4003850	EDA	finite state machine verification on mimd machines	1992	-2.607412570786412	10.777702004666422	4003877
4003957	EDA	versatile sensor acquisition system utilizing network technology	2004	-2.8961983257041037	10.007955970110276	4003984
4004076	EDA	lower bounds on the iteration time and the number of resources for functional pipelined data flow graphs	1993	-2.2047221645271584	11.082108227013173	4004103
4004750	EDA	energy-efficient heterogeneous memory system for mobile platforms	2017	-1.8257699982722	10.332102744314305	4004777
4005199	EDA	system to optimize test quality and efficiency for memories and lsi	1981	-3.3337328884608035	9.990610090479768	4005226
4005397	Theory	relating two-dimensional reconfigurable meshes with optically pipelined buses	2000	-2.7242005036863457	10.503273817082302	4005424
4006576	EDA	multi-site collaboration in system on chip design and validation: the intel experience	2006	-2.30312408379718	10.579266450704562	4006603
4006827	EDA	the use of si-algebra in the design of sequencer circuits	1997	-3.1698311578689515	11.003971674498203	4006854
4006883	EDA	efficient data flow variable length decoding implementation for the mpeg reconfigurable video coding framework	2008	-2.0926913817150283	11.112925635838947	4006910
4007426	HPC	analysis of parallel algorithms for matrix chain product and matrix powers on distributed memory systems	2007	-1.8219197949639077	9.965386134222317	4007453
4007938	HPC	accelerated kerninghan lin algorithm for graph partitioning	2017	-1.7225942153187812	9.60684067329562	4007965
4009295	Arch	the etca data-flow functional computer for real-time image processing	1992	-1.4963876849256377	11.234784947888114	4009322
4009608	Theory	a novel sorting array processor	1992	-1.664198402148959	10.46969766666275	4009635
4010003	Theory	deterministic sample sort for gpus	2012	-1.634098817613425	9.808089306568462	4010030
4011362	Robotics	efficient parallel dynamics computation of human figures	2002	-1.6355973163488071	9.544200736733753	4011389
4011822	HPC	quality and complexity bounds of load balancing algorithms for parallel image processing	2000	-1.7433469766930014	9.671417656106637	4011849
4012607	Arch	minimizing register requirements under resource-constrained rate-optimal software pipelining	1994	-2.420377873961723	10.234265680270363	4012634
4012685	EDA	estimating lower hardware bounds in high-level synthesis	1993	-2.7324706091527133	10.313094570006015	4012712
4013267	EDA	a comparison of synchronous and asynchronous fsmd designs	1993	-3.2719253849008436	11.156872740476699	4013294
4013829	AI	cooperating multi-core and multi-gpu in the computation of the multidimensional voronoi adjacency in machine learning datasets	2010	-1.7715637941987743	9.566753586180683	4013856
4015115	Visualization	an efficient highly adaptive and deadlock-free routing algorithm for 3d network-on-chip	2016	-2.5993031496028656	10.157352064084298	4015142
4015949	Robotics	a reconfiguration algorithm for dynamically balancing the computation load on a tree structure embedded in a hypercube structure or distributed network	2000	-2.2442024622722	10.032087352780252	4015976
4016520	Logic	ila-mcm: integrating memory consistency models with instruction-level abstractions for heterogeneous system-on-chip verification	2018	-2.7552282296137234	11.144905958221646	4016547
4016680	EDA	using logic programming and coroutining for vlsi design	1993	-2.8153740879433835	11.004147955918384	4016707
4017689	Embedded	low-cost profibus dp slave shield for embedded controllers	2016	-2.6397193088444277	11.064350396722359	4017716
4017948	EDA	rule-based power-balanced vliw instruction scheduling with uncertainty	2005	-2.8574473171094046	10.884720082434828	4017975
4018770	HPC	an efficient route generation algorithm for distributed multi-layered network	1998	-2.3439782255902464	9.645045746754807	4018797
4019012	Arch	doubly linked ring networks	1985	-2.748546476314716	9.768485448364013	4019039
4019178	PL	queens on a chessboard	2005	-1.4381290317006081	11.243081280526507	4019205
4019907	Crypto	studies of inspection algorithms and associated microprogrammable hardware implementations	1988	-2.674749691738824	10.05995630161464	4019934
4020145	Robotics	a pure hardware k-sat solver for fpga	2018	-3.0451161497434334	10.64753588001066	4020172
4020336	EDA	automatic type inference for resynthesis on hardware description languages	2011	-2.9730711191995653	11.195644127877305	4020363
4021283	EDA	partial block-by-block reconfiguration for a dynamic optically reconfigurable gate array	2010	-3.1761593998048303	10.358746821638572	4021310
4023220	HPC	digital control parallel vlsi processor	1995	-3.2334569896011036	10.125192664435527	4023247
4023717	Theory	reducing floating point error in dot product using the superblock family of algorithms	2008	-1.53676013262316	10.166254459677273	4023744
4023862	Arch	a vector processor based on one-bit microprocessors	1982	-2.1516166723120578	11.179054989648282	4023889
4024107	Networks	implementation of a channel vocoder synthesizer using a fast, time-multiplexed digital filter	1978	-3.1193759056769346	10.628616587428569	4024134
4024583	ML	guest editorial: special issue on reconfigurable video coding	2011	-2.1353891337437303	11.037066922067863	4024610
4025450	EDA	a general methodology for synthesis and verification of register-transfer designs	1984	-3.133478746979066	10.865937505236747	4025477
4025613	EDA	interactive design language: a unified approach to hardware simulation, synthesis and documentation	1982	-2.66248937771921	11.046026308707454	4025640
4027787	Arch	applications of simd computers in signal processing	1982	-1.4758637517654694	10.78885125190197	4027814
4027974	Arch	optimal mappings among interconnection networks for performance evaluation	1986	-2.4567055511812956	9.858832226917102	4028001
4028887	PL	exact geometric predicates using cascaded computation	1998	-1.6330656003811368	10.523629675795725	4028914
4029854	Theory	compile-time scheduling and assignment of data-flow program graphs with data-dependent iteration	1991	-2.335907712274546	9.767462230806249	4029881
4030002	EDA	pars: fast and near-optimal grid-based cell sizing for library-based design	2008	-3.273312812350476	9.589070312904813	4030029
4030320	HPC	design and implementation of a vlsi systolic array for solving nonlinear partial differential equations	1985	-2.1024565756506366	9.906038861655576	4030347
4031552	EDA	computer systems power model estimation	2013	-2.803190990833296	10.784941939047751	4031579
4032256	Arch	a ring array processor architecture for highly parallel dynamic time warping	1986	-1.717523713548891	11.267219433359859	4032283
4032451	EDA	performance of the floating-point amr encoder on a commercial single-issue vector processor	2003	-1.7787891433914775	10.758716594003308	4032478
4033213	HPC	a pipelined and parallel architecture for quantum monte carlo simulations on fpgas	2010	-1.4345338024529597	11.18235248000959	4033240
4034367	Logic	polynomial manipulation with apl	1981	-3.2461222844993816	9.376341501432725	4034394
4034789	Arch	design of a lisp machine - flats	1982	-2.1269472627248427	10.414236151195457	4034816
4035988	Embedded	embedded controller software and algorithm development tool	2001	-2.4869580766112613	10.718325066877156	4036015
4037842	EDA	user-friendly dedicated power electronic converter simulator	1992	-3.1808974520123683	10.858663094638784	4037869
4038909	ML	parallel inductive logic programming system for superlinear speedup	2017	-1.6037124613980358	9.68075498076843	4038936
4040346	EDA	star: generating input vectors for design validation by static analysis of rtl	2009	-3.0778859484539645	10.912043951365817	4040373
4040444	AI	efficient prototyping system based on incremental design and module-by-module verification	1995	-2.125038010291509	10.548756772621497	4040471
4040719	EDA	transaction level modeling and high performance simulation of embedded systems	2013	-2.25286413501336	10.201183235990335	4040746
4042506	PL	machine-code program evolution by genetic programming using asynchronous reference-based evaluation through single-event upset in on-board computer	2017	-2.297903481538794	10.485778882742807	4042533
4044196	Arch	distributed communicating media-a multitrack bus-capable of concurrent data exchanging	1981	-1.9627750126598027	10.86813274559233	4044223
4044268	EDA	an fpga implementation for solving the large single-source-shortest-path problem	2016	-1.6922013049691833	9.752999717582641	4044295
4044605	EDA	low power techniques for portable real-time dsp applications	1992	-2.7457421446454178	10.392555045500773	4044632
4045226	HPC	parallel algorithms constructing the cell graph	2017	-1.9573605810853665	9.463931210072902	4045253
4046023	EDA	fpga-based reconfigurable cache mapping schemes: design and optimization	2018	-2.4009376014641903	10.323645797560733	4046050
4046272	Visualization	analog-to-gray code conversion	1978	-2.6283355957416834	9.63526771649489	4046299
4047750	EDA	incremental update method for vehicle microcontrollers	2017	-2.961983009371166	11.17466778794965	4047777
4048907	Vision	"""correction to """"towards a new theory of sequential switching networks"""" 1"""	1971	-2.70425404432938	9.821549606209711	4048934
4049040	HPC	a solution of cache ping-pong problem in risc based parallel processing systems	1991	-2.413745448737838	10.201775935514387	4049067
4049197	EDA	appucations development on the very long instruction word cydra-5	1989	-2.2343512236067715	10.175434684239905	4049224
4050274	Arch	study of multistage simd interconnection networks	1978	-2.6465614411265808	10.427952917150677	4050301
4050434	Arch	vlsi considerations that influence data flow architecture	1982	-2.949972806136241	10.079682534172306	4050461
4051407	ML	theoretical modeling and analysis of special purpose interconnection networks	1984	-1.7865415809041945	10.04322941732991	4051434
4052026	Arch	quantum switching networks with classical routing	2007	-2.8828986066047317	10.434513036864184	4052053
4052400	Arch	move architecture in digital controllers	1980	-1.742902452816799	11.196601303121163	4052427
4053060	Visualization	a symbolic simulator for microprogram development	1983	-2.779992960668257	11.049806113790298	4053087
4053132	HPC	the optimal effectiveness metric for parallel application analysis	1998	-1.6005259512370968	10.015817098715598	4053159
4053312	Visualization	parallel algorithm for run length encoding	2006	-1.4967020945045455	9.78720114728425	4053339
4053536	HPC	load balancing and poisson equation in a graph	1990	-1.584304698822082	10.087552469938254	4053563
4055009	Mobile	a platform for experiments with energy storage devices for low-power wireless networks	2018	-3.1967169862194917	9.799182069524296	4055036
4056059	EDA	a switch-cap regulator for soc applications	2004	-3.2399868345104896	9.861811717987235	4056086
4056228	Theory	stateful layer-4 load balancing in switching asics	2017	-2.6012412659171917	10.751944105892935	4056255
4057006	Theory	what's the best possible speedup achievable in distributed simulation: amdahl's law reconstructed	2015	-1.823649335904266	9.934672089641195	4057033
4057045	EDA	gdp: gpu accelerated detailed placement	2018	-2.6290334889211984	10.132239638065414	4057072
4057763	Theory	algorithms for interval coloring, geometric packing and memory optimization	2000	-1.6606196736540206	9.631778912951127	4057790
4059514	Robotics	researching robustness of information system for measuring of microcontrollers average power consumption	2017	-3.0991307206173677	10.326417253188863	4059541
4060209	EDA	using fpgas to solve the hamiltonian cycle problem	2003	-3.1074067767218003	9.841628647589204	4060236
4060437	EDA	simulation-based 'stress' testing case study: a multicast routing protocol	1998	-3.236052990356592	10.478996214807212	4060464
4060644	Arch	a high-level-language programmable controller, part i-a controller for structured microprogramming	1986	-2.025565655415149	10.724419885559175	4060671
4060858	NLP	algorithm 40: critical path scheduling	1961	-2.3183171325970013	9.851926110636274	4060885
4061403	Robotics	transformation of vhdl descriptions into devs models for fault modeling	2003	-2.9362728019949302	10.998887907567893	4061430
4063355	OS	efficient dynamic resource management on multiple dsps as implemented in the next music kit	1990	-2.3108835057081736	10.32985392428738	4063382
4064323	EDA	a transformation for integrating vhdl behavioral specification with synthesis and software generation	1994	-3.241747759947413	11.003355618739263	4064350
4064723	DB	edge intersection on the hypercube computer	1992	-2.7446841225727177	9.560526702489184	4064750
4065340	OS	fault tolerance of clusters configurations with direct connection of storage devices	2011	-2.8580259494567137	10.264388099810295	4065367
4065502	EDA	hierarchical genetic algorithms applied to datapath synthesis	2003	-3.318017584955929	10.301814339954284	4065529
4066468	ML	a simple and practical linear-work parallel algorithm for connectivity	2014	-1.669675536606782	9.386970905739652	4066495
4067022	EDA	testing a dsp-based mixed-signal telecommunications chip	1992	-3.3028369395975217	10.355045480227954	4067049
4067145	EDA	a task allocation algorithm for logic optimization parallel scheduling	2012	-2.7428257005869643	10.54098895669376	4067172
4067169	EDA	circuits and technology for digital's strongarm(tm) and alpha microprocessors	1997	-1.7452213406542594	11.076401192249453	4067196
4067545	Theory	practical, linear-time, fully distributed algorithms for irregular gather and scatter	2017	-1.6624161013901693	9.952828749459119	4067572
4068038	EDA	vlsi simulation and data abstractions	1986	-2.377819355076414	10.887781521709694	4068065
4068372	HPC	an algebraic theory for modeling direct interconnection networks	1992	-1.622177466502851	9.969613902014533	4068399
4069944	EDA	towards a rapid prototyping framework for architecture exploration in embedded systems	2004	-2.331891850617386	11.177237755830676	4069971
4070850	EDA	"""comments on: """"two novel shared-clock scheduling algorithms for use with 'controller area network' and related protocols"""""""	2011	-3.1916838702730685	10.817866436408362	4070877
4071185	PL	floating-point arithmetic with 84-bit numbers	1964	-3.022844231415053	9.63357450576568	4071212
4071478	Embedded	fpga design projects with animated problems	1999	-2.222477074944893	11.238829969381593	4071505
4071700	HPC	prefix-sums algorithms on reconfigurable meshes	1995	-2.223480355166368	10.27332550636302	4071727
4071713	HPC	a novel sorting algorithm and its application to a gamma-ray telescope asynchronous data acquisition system	1996	-2.3997614896084403	11.247702261146744	4071740
4072147	Theory	an auction algorithm for shortest paths	1991	-2.3989189566619515	9.450146407631774	4072174
4072881	HPC	load balancing using heterogeneous processors for continuum problems on a mesh	1996	-1.667257898121845	10.00020485972318	4072908
4073266	EDA	synchronous digital circuits as functional programs	2013	-2.7613621060294644	11.034534265577133	4073293
4074073	Embedded	a solar energy powered autonomous wireless actuator node for irrigation systems	2011	-2.869341810686972	9.382232177319674	4074100
4075320	Graphics	digital terminals for packet broadcasting	1975	-2.2643816318235204	11.04846661832362	4075347
4075348	Robotics	partial reconfiguration for core reallocation and flexible communications	2006	-2.341617019448338	10.202096952474784	4075375
4075819	EDA	implementing fuzzy control systems using vhdl and statecharts	1996	-2.971839620777513	11.065335184111683	4075846
4076343	Theory	efficient storage schemes for arbitrary size square matrices in parallel processors with shuffle-exchange networks	1991	-2.0950648017691864	9.883324853236044	4076370
4076543	EDA	fpga architecture for 2d discrete fourier transform based on 2d decomposition for large-sized data	2009	-1.5953315910377914	11.261133587934106	4076570
4077219	EDA	a data path verifier for register transfer level using temporal logic language tokio	1990	-3.089208925368088	10.867928516508147	4077246
4077513	Arch	fault-tolerant routing algorithm for eoc interconnection network.	2005	-2.5421481717123444	9.891215978791577	4077540
4077675	ML	mapping realistic data sets on parallel computers	1993	-1.8895915631355793	9.621535266643232	4077702
4078928	PL	practically accurate floating-point math	2014	-1.9232252815169943	10.639971979049966	4078955
4079343	HPC	novel pipelining and processor allocation strategy for monoid computations on unshuffle-exchange networks	1993	-2.019624455766196	10.1434631408868	4079370
4080118	Theory	worst case constant time priority queue	2001	-1.5238836083644385	10.48496180511549	4080145
4080144	Graphics	limited bit manipulation using fortran ii	1964	-2.5242676893418383	9.878069446461836	4080171
4080834	EDA	where vhdl fits within the cad environment	1987	-3.0032242680231955	11.237720245139203	4080861
4081482	EDA	fpga implementation of dsvpwm modulator	2005	-2.7698348113998423	11.158425228174293	4081509
4081573	EDA	procedure exlining: a new system-level specification transformation	1995	-2.6343571854891974	11.182617927352078	4081600
4082241	EDA	design of a microprocessor-controlled pabx	1982	-2.270428717317836	11.150852653657326	4082268
4084029	DB	an interconnection network supporting relational join operations	1987	-2.4733606678577797	9.710531939181164	4084056
4084958	EDA	the mimola design system: detailed description of the software system	1979	-2.1737880571138355	11.106484499577768	4084985
4084997	Arch	task assignment in cayley interconnection topologies	1997	-3.1077254439934374	9.739726532314224	4085024
4085716	EDA	adaptive input-output selection based on-chip router architecture	2012	-3.3149215426753504	10.078595008321722	4085743
4085779	DB	on distributed graph coloring with iterative recoloring	2014	-1.8455386601657444	9.402235053486784	4085806
4086654	Logic	a parallel first-order linear recurrence solver	1987	-1.5127343294634419	9.77695909886895	4086681
4087011	EDA	implementing medical ct algorithms on stand-alone fpga based systems using an efficient workflow with sysgen and simulink	2010	-2.178067697593842	11.28396233134336	4087038
4087897	HPC	a communication-optimal n-body algorithm for direct interactions	2013	-1.7310208533743	9.87528048224092	4087924
4088473	Arch	design and performance of a general class of interconnection networks.	1982	-2.614330634959607	9.715868698792956	4088500
4088659	Arch	modelling mixed 4phase pipelines: structures and patterns	2014	-2.7763314934308703	10.130649070094936	4088686
4091230	Arch	message latency in the torus with wormhole routing	1999	-2.6478399825653907	9.802852170238364	4091257
4091421	ML	identification of faulty processing elements by space-time compression of test responses	1990	-1.957532089792481	10.563236781642974	4091448
4091509	Arch	a new server bypass architecture to increase storage traffic bandwidth	2005	-2.8061322960678754	10.096867951858268	4091536
4091558	OS	how a semiconductor disk improved data center throughput by removing i/o bottlenecks	1986	-1.5254664242395612	10.9661159107356	4091585
4091730	ML	a vlsi chip for efficient transmission and retrieval of information	1987	-2.2729064211986603	11.190407735656985	4091757
4091829	Theory	adaptive, deadlock-free packet routing in torus networks with minimal storage	1992	-2.599073872197732	10.052989462461094	4091856
4092396	EDA	a comparison between noc and bus architectures based on a real-application	2006	-2.706154737437948	10.192871104350317	4092423
4092856	HCI	wireless personal area networks	2004	-3.1486944452119183	10.047548835544275	4092883
4092960	HPC	simultaneous parallel reduction on simd machines	1995	-1.4598771957853216	10.131805928454863	4092987
4094490	HPC	fast overlapped scattered array storage schemes for sparse matrices	1990	-2.081214469978637	9.618551525904168	4094517
4096432	Arch	performance evaluation of a parameterized fuzzy processor (pfp)	1996	-2.6337056072722578	10.140403387027328	4096459
4096709	Arch	silt: a distributed bit-parallel architecture for early vision	1993	-1.8033817085959276	9.83179376017524	4096736
4096723	Arch	model selection to characterize performance using genetic algorithms	2012	-1.8506007384943348	9.600686863685269	4096750
4097500	Visualization	thinking about adopting ieee p1687?	2013	-3.0035454968458906	11.052604964712286	4097527
4098775	EDA	exploration of heterogeneous fpgas for mapping linear projection designs	2010	-2.5620402933485953	10.756022443191853	4098802
4099686	EDA	high-level synthesis using structural input	1992	-3.154027443364903	11.077169893368266	4099713
4101795	Arch	implementing murf: accelerating large state space exploration on fpgas	2012	-2.7889394731268364	11.060068217483016	4101822
4103334	EDA	fpga-based reconfigurable computing	2006	-2.1252687658118607	10.58765980141561	4103361
