INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/DDR_Project/PL_DDR_Project/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/data_readfddr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_readfddr4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/DDR_Project/PL_DDR_Project/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/data_write2ddr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_write2ddr4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/DDR_Project/PL_DDR_Project/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/ddr_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_example
