ARM GAS  /tmp/ccct7gkw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB133:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccct7gkw.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** UART_HandleTypeDef huart2;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /tmp/ccct7gkw.s 			page 3


  89:Core/Src/main.c ****   MX_USART2_UART_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c ****     HAL_Delay(1000);
 100:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 101:Core/Src/main.c ****   }
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief System Clock Configuration
 107:Core/Src/main.c ****   * @retval None
 108:Core/Src/main.c ****   */
 109:Core/Src/main.c **** void SystemClock_Config(void)
 110:Core/Src/main.c **** {
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 113:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 116:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 126:Core/Src/main.c ****   {
 127:Core/Src/main.c ****     Error_Handler();
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     Error_Handler();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 144:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 145:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /tmp/ccct7gkw.s 			page 4


 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     Error_Handler();
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** /**
 152:Core/Src/main.c ****   * @brief USART2 Initialization Function
 153:Core/Src/main.c ****   * @param None
 154:Core/Src/main.c ****   * @retval None
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 157:Core/Src/main.c **** {
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 166:Core/Src/main.c ****   huart2.Instance = USART2;
 167:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 168:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 169:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 170:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 171:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 172:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 173:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 174:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 175:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 176:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 177:Core/Src/main.c ****   {
 178:Core/Src/main.c ****     Error_Handler();
 179:Core/Src/main.c ****   }
 180:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief GPIO Initialization Function
 188:Core/Src/main.c ****   * @param None
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** static void MX_GPIO_Init(void)
 192:Core/Src/main.c **** {
  28              		.loc 1 192 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 8AB0     		sub	sp, sp, #40
  37              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccct7gkw.s 			page 5


 193:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 193 3 view .LVU1
  39              		.loc 1 193 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0594     		str	r4, [sp, #20]
  42 0008 0694     		str	r4, [sp, #24]
  43 000a 0794     		str	r4, [sp, #28]
  44 000c 0894     		str	r4, [sp, #32]
  45 000e 0994     		str	r4, [sp, #36]
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 196:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 196 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 196 3 view .LVU4
  49              		.loc 1 196 3 view .LVU5
  50 0010 214B     		ldr	r3, .L3
  51 0012 5A69     		ldr	r2, [r3, #20]
  52 0014 42F40022 		orr	r2, r2, #524288
  53 0018 5A61     		str	r2, [r3, #20]
  54              		.loc 1 196 3 view .LVU6
  55 001a 5A69     		ldr	r2, [r3, #20]
  56 001c 02F40022 		and	r2, r2, #524288
  57 0020 0192     		str	r2, [sp, #4]
  58              		.loc 1 196 3 view .LVU7
  59 0022 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 196 3 view .LVU8
 197:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  62              		.loc 1 197 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 197 3 view .LVU10
  65              		.loc 1 197 3 view .LVU11
  66 0024 5A69     		ldr	r2, [r3, #20]
  67 0026 42F48002 		orr	r2, r2, #4194304
  68 002a 5A61     		str	r2, [r3, #20]
  69              		.loc 1 197 3 view .LVU12
  70 002c 5A69     		ldr	r2, [r3, #20]
  71 002e 02F48002 		and	r2, r2, #4194304
  72 0032 0292     		str	r2, [sp, #8]
  73              		.loc 1 197 3 view .LVU13
  74 0034 029A     		ldr	r2, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 197 3 view .LVU14
 198:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 198 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 198 3 view .LVU16
  80              		.loc 1 198 3 view .LVU17
  81 0036 5A69     		ldr	r2, [r3, #20]
  82 0038 42F40032 		orr	r2, r2, #131072
  83 003c 5A61     		str	r2, [r3, #20]
  84              		.loc 1 198 3 view .LVU18
  85 003e 5A69     		ldr	r2, [r3, #20]
  86 0040 02F40032 		and	r2, r2, #131072
  87 0044 0392     		str	r2, [sp, #12]
  88              		.loc 1 198 3 view .LVU19
ARM GAS  /tmp/ccct7gkw.s 			page 6


  89 0046 039A     		ldr	r2, [sp, #12]
  90              	.LBE6:
  91              		.loc 1 198 3 view .LVU20
 199:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 199 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 199 3 view .LVU22
  95              		.loc 1 199 3 view .LVU23
  96 0048 5A69     		ldr	r2, [r3, #20]
  97 004a 42F48022 		orr	r2, r2, #262144
  98 004e 5A61     		str	r2, [r3, #20]
  99              		.loc 1 199 3 view .LVU24
 100 0050 5B69     		ldr	r3, [r3, #20]
 101 0052 03F48023 		and	r3, r3, #262144
 102 0056 0493     		str	r3, [sp, #16]
 103              		.loc 1 199 3 view .LVU25
 104 0058 049B     		ldr	r3, [sp, #16]
 105              	.LBE7:
 106              		.loc 1 199 3 view .LVU26
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 202:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 107              		.loc 1 202 3 view .LVU27
 108 005a 2246     		mov	r2, r4
 109 005c 2021     		movs	r1, #32
 110 005e 4FF09040 		mov	r0, #1207959552
 111 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 205:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 113              		.loc 1 205 3 view .LVU28
 114              		.loc 1 205 23 is_stmt 0 view .LVU29
 115 0066 4FF40053 		mov	r3, #8192
 116 006a 0593     		str	r3, [sp, #20]
 206:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 117              		.loc 1 206 3 is_stmt 1 view .LVU30
 118              		.loc 1 206 24 is_stmt 0 view .LVU31
 119 006c 4FF40413 		mov	r3, #2162688
 120 0070 0693     		str	r3, [sp, #24]
 207:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 207 3 is_stmt 1 view .LVU32
 122              		.loc 1 207 24 is_stmt 0 view .LVU33
 123 0072 0794     		str	r4, [sp, #28]
 208:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 124              		.loc 1 208 3 is_stmt 1 view .LVU34
 125 0074 05A9     		add	r1, sp, #20
 126 0076 0948     		ldr	r0, .L3+4
 127 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL1:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 211:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 129              		.loc 1 211 3 view .LVU35
 130              		.loc 1 211 23 is_stmt 0 view .LVU36
 131 007c 2023     		movs	r3, #32
 132 007e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccct7gkw.s 			page 7


 212:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 133              		.loc 1 212 3 is_stmt 1 view .LVU37
 134              		.loc 1 212 24 is_stmt 0 view .LVU38
 135 0080 0123     		movs	r3, #1
 136 0082 0693     		str	r3, [sp, #24]
 213:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 213 3 is_stmt 1 view .LVU39
 138              		.loc 1 213 24 is_stmt 0 view .LVU40
 139 0084 0794     		str	r4, [sp, #28]
 214:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 214 3 is_stmt 1 view .LVU41
 141              		.loc 1 214 25 is_stmt 0 view .LVU42
 142 0086 0894     		str	r4, [sp, #32]
 215:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 143              		.loc 1 215 3 is_stmt 1 view .LVU43
 144 0088 05A9     		add	r1, sp, #20
 145 008a 4FF09040 		mov	r0, #1207959552
 146 008e FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL2:
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** }
 148              		.loc 1 217 1 is_stmt 0 view .LVU44
 149 0092 0AB0     		add	sp, sp, #40
 150              		.cfi_def_cfa_offset 8
 151              		@ sp needed
 152 0094 10BD     		pop	{r4, pc}
 153              	.L4:
 154 0096 00BF     		.align	2
 155              	.L3:
 156 0098 00100240 		.word	1073876992
 157 009c 00080048 		.word	1207961600
 158              		.cfi_endproc
 159              	.LFE133:
 161              		.section	.text.Error_Handler,"ax",%progbits
 162              		.align	1
 163              		.global	Error_Handler
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	Error_Handler:
 170              	.LFB134:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE END 4 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** void Error_Handler(void)
 228:Core/Src/main.c **** {
 171              		.loc 1 228 1 is_stmt 1 view -0
 172              		.cfi_startproc
 173              		@ Volatile: function does not return.
 174              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccct7gkw.s 			page 8


 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 229:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 230:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 231:Core/Src/main.c ****   __disable_irq();
 177              		.loc 1 231 3 view .LVU46
 178              	.LBB8:
 179              	.LBI8:
 180              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccct7gkw.s 			page 9


  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccct7gkw.s 			page 10


 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 181              		.loc 2 140 27 view .LVU47
 182              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 183              		.loc 2 142 3 view .LVU48
 184              		.syntax unified
 185              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 186 0000 72B6     		cpsid i
 187              	@ 0 "" 2
 188              		.thumb
 189              		.syntax unified
 190              	.L6:
 191              	.LBE9:
 192              	.LBE8:
 232:Core/Src/main.c ****   while (1)
 193              		.loc 1 232 3 discriminator 1 view .LVU49
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****   }
 194              		.loc 1 234 3 discriminator 1 view .LVU50
 232:Core/Src/main.c ****   while (1)
 195              		.loc 1 232 9 discriminator 1 view .LVU51
 196 0002 FEE7     		b	.L6
ARM GAS  /tmp/ccct7gkw.s 			page 11


 197              		.cfi_endproc
 198              	.LFE134:
 200              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 201              		.align	1
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	MX_USART2_UART_Init:
 208              	.LFB132:
 157:Core/Src/main.c **** 
 209              		.loc 1 157 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 08B5     		push	{r3, lr}
 214              		.cfi_def_cfa_offset 8
 215              		.cfi_offset 3, -8
 216              		.cfi_offset 14, -4
 166:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 217              		.loc 1 166 3 view .LVU53
 166:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 218              		.loc 1 166 19 is_stmt 0 view .LVU54
 219 0002 0B48     		ldr	r0, .L11
 220 0004 0B4B     		ldr	r3, .L11+4
 221 0006 0360     		str	r3, [r0]
 167:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 222              		.loc 1 167 3 is_stmt 1 view .LVU55
 167:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 223              		.loc 1 167 24 is_stmt 0 view .LVU56
 224 0008 4FF4E133 		mov	r3, #115200
 225 000c 4360     		str	r3, [r0, #4]
 168:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 226              		.loc 1 168 3 is_stmt 1 view .LVU57
 168:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 227              		.loc 1 168 26 is_stmt 0 view .LVU58
 228 000e 0023     		movs	r3, #0
 229 0010 8360     		str	r3, [r0, #8]
 169:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 230              		.loc 1 169 3 is_stmt 1 view .LVU59
 169:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 231              		.loc 1 169 24 is_stmt 0 view .LVU60
 232 0012 C360     		str	r3, [r0, #12]
 170:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 233              		.loc 1 170 3 is_stmt 1 view .LVU61
 170:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 234              		.loc 1 170 22 is_stmt 0 view .LVU62
 235 0014 0361     		str	r3, [r0, #16]
 171:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 236              		.loc 1 171 3 is_stmt 1 view .LVU63
 171:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 237              		.loc 1 171 20 is_stmt 0 view .LVU64
 238 0016 0C22     		movs	r2, #12
 239 0018 4261     		str	r2, [r0, #20]
 172:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 240              		.loc 1 172 3 is_stmt 1 view .LVU65
 172:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /tmp/ccct7gkw.s 			page 12


 241              		.loc 1 172 25 is_stmt 0 view .LVU66
 242 001a 8361     		str	r3, [r0, #24]
 173:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 243              		.loc 1 173 3 is_stmt 1 view .LVU67
 173:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 244              		.loc 1 173 28 is_stmt 0 view .LVU68
 245 001c C361     		str	r3, [r0, #28]
 174:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 246              		.loc 1 174 3 is_stmt 1 view .LVU69
 174:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 247              		.loc 1 174 30 is_stmt 0 view .LVU70
 248 001e 0362     		str	r3, [r0, #32]
 175:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 249              		.loc 1 175 3 is_stmt 1 view .LVU71
 175:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 250              		.loc 1 175 38 is_stmt 0 view .LVU72
 251 0020 4362     		str	r3, [r0, #36]
 176:Core/Src/main.c ****   {
 252              		.loc 1 176 3 is_stmt 1 view .LVU73
 176:Core/Src/main.c ****   {
 253              		.loc 1 176 7 is_stmt 0 view .LVU74
 254 0022 FFF7FEFF 		bl	HAL_UART_Init
 255              	.LVL3:
 176:Core/Src/main.c ****   {
 256              		.loc 1 176 6 view .LVU75
 257 0026 00B9     		cbnz	r0, .L10
 184:Core/Src/main.c **** 
 258              		.loc 1 184 1 view .LVU76
 259 0028 08BD     		pop	{r3, pc}
 260              	.L10:
 178:Core/Src/main.c ****   }
 261              		.loc 1 178 5 is_stmt 1 view .LVU77
 262 002a FFF7FEFF 		bl	Error_Handler
 263              	.LVL4:
 264              	.L12:
 265 002e 00BF     		.align	2
 266              	.L11:
 267 0030 00000000 		.word	huart2
 268 0034 00440040 		.word	1073759232
 269              		.cfi_endproc
 270              	.LFE132:
 272              		.section	.text.SystemClock_Config,"ax",%progbits
 273              		.align	1
 274              		.global	SystemClock_Config
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	SystemClock_Config:
 281              	.LFB131:
 110:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 282              		.loc 1 110 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 152
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 10B5     		push	{r4, lr}
 287              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccct7gkw.s 			page 13


 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 290 0002 A6B0     		sub	sp, sp, #152
 291              		.cfi_def_cfa_offset 160
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 292              		.loc 1 111 3 view .LVU79
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 293              		.loc 1 111 22 is_stmt 0 view .LVU80
 294 0004 0024     		movs	r4, #0
 295 0006 1D94     		str	r4, [sp, #116]
 296 0008 1E94     		str	r4, [sp, #120]
 297 000a 2194     		str	r4, [sp, #132]
 112:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 298              		.loc 1 112 3 is_stmt 1 view .LVU81
 112:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 299              		.loc 1 112 22 is_stmt 0 view .LVU82
 300 000c 1794     		str	r4, [sp, #92]
 301 000e 1894     		str	r4, [sp, #96]
 302 0010 1994     		str	r4, [sp, #100]
 303 0012 1A94     		str	r4, [sp, #104]
 304 0014 1B94     		str	r4, [sp, #108]
 113:Core/Src/main.c **** 
 305              		.loc 1 113 3 is_stmt 1 view .LVU83
 113:Core/Src/main.c **** 
 306              		.loc 1 113 28 is_stmt 0 view .LVU84
 307 0016 5822     		movs	r2, #88
 308 0018 2146     		mov	r1, r4
 309 001a 01A8     		add	r0, sp, #4
 310 001c FFF7FEFF 		bl	memset
 311              	.LVL5:
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 312              		.loc 1 118 3 is_stmt 1 view .LVU85
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 313              		.loc 1 118 36 is_stmt 0 view .LVU86
 314 0020 0223     		movs	r3, #2
 315 0022 1C93     		str	r3, [sp, #112]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 316              		.loc 1 119 3 is_stmt 1 view .LVU87
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 317              		.loc 1 119 30 is_stmt 0 view .LVU88
 318 0024 0122     		movs	r2, #1
 319 0026 1F92     		str	r2, [sp, #124]
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 320              		.loc 1 120 3 is_stmt 1 view .LVU89
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 321              		.loc 1 120 41 is_stmt 0 view .LVU90
 322 0028 1022     		movs	r2, #16
 323 002a 2092     		str	r2, [sp, #128]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 324              		.loc 1 121 3 is_stmt 1 view .LVU91
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 325              		.loc 1 121 34 is_stmt 0 view .LVU92
 326 002c 2293     		str	r3, [sp, #136]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 327              		.loc 1 122 3 is_stmt 1 view .LVU93
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 328              		.loc 1 122 35 is_stmt 0 view .LVU94
ARM GAS  /tmp/ccct7gkw.s 			page 14


 329 002e 4FF40043 		mov	r3, #32768
 330 0032 2393     		str	r3, [sp, #140]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 331              		.loc 1 123 3 is_stmt 1 view .LVU95
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 332              		.loc 1 123 32 is_stmt 0 view .LVU96
 333 0034 4FF4E013 		mov	r3, #1835008
 334 0038 2493     		str	r3, [sp, #144]
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 335              		.loc 1 124 3 is_stmt 1 view .LVU97
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 336              		.loc 1 124 32 is_stmt 0 view .LVU98
 337 003a 2594     		str	r4, [sp, #148]
 125:Core/Src/main.c ****   {
 338              		.loc 1 125 3 is_stmt 1 view .LVU99
 125:Core/Src/main.c ****   {
 339              		.loc 1 125 7 is_stmt 0 view .LVU100
 340 003c 1CA8     		add	r0, sp, #112
 341 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 342              	.LVL6:
 125:Core/Src/main.c ****   {
 343              		.loc 1 125 6 view .LVU101
 344 0042 B8B9     		cbnz	r0, .L18
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 345              		.loc 1 132 3 is_stmt 1 view .LVU102
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 346              		.loc 1 132 31 is_stmt 0 view .LVU103
 347 0044 0F23     		movs	r3, #15
 348 0046 1793     		str	r3, [sp, #92]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 349              		.loc 1 134 3 is_stmt 1 view .LVU104
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 350              		.loc 1 134 34 is_stmt 0 view .LVU105
 351 0048 0221     		movs	r1, #2
 352 004a 1891     		str	r1, [sp, #96]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 353              		.loc 1 135 3 is_stmt 1 view .LVU106
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 354              		.loc 1 135 35 is_stmt 0 view .LVU107
 355 004c 0023     		movs	r3, #0
 356 004e 1993     		str	r3, [sp, #100]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 357              		.loc 1 136 3 is_stmt 1 view .LVU108
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 358              		.loc 1 136 36 is_stmt 0 view .LVU109
 359 0050 4FF48062 		mov	r2, #1024
 360 0054 1A92     		str	r2, [sp, #104]
 137:Core/Src/main.c **** 
 361              		.loc 1 137 3 is_stmt 1 view .LVU110
 137:Core/Src/main.c **** 
 362              		.loc 1 137 36 is_stmt 0 view .LVU111
 363 0056 1B93     		str	r3, [sp, #108]
 139:Core/Src/main.c ****   {
 364              		.loc 1 139 3 is_stmt 1 view .LVU112
 139:Core/Src/main.c ****   {
 365              		.loc 1 139 7 is_stmt 0 view .LVU113
 366 0058 17A8     		add	r0, sp, #92
ARM GAS  /tmp/ccct7gkw.s 			page 15


 367 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 368              	.LVL7:
 139:Core/Src/main.c ****   {
 369              		.loc 1 139 6 view .LVU114
 370 005e 58B9     		cbnz	r0, .L19
 143:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 371              		.loc 1 143 3 is_stmt 1 view .LVU115
 143:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 372              		.loc 1 143 38 is_stmt 0 view .LVU116
 373 0060 0223     		movs	r3, #2
 374 0062 0193     		str	r3, [sp, #4]
 144:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 375              		.loc 1 144 3 is_stmt 1 view .LVU117
 144:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 376              		.loc 1 144 38 is_stmt 0 view .LVU118
 377 0064 0023     		movs	r3, #0
 378 0066 0493     		str	r3, [sp, #16]
 145:Core/Src/main.c ****   {
 379              		.loc 1 145 3 is_stmt 1 view .LVU119
 145:Core/Src/main.c ****   {
 380              		.loc 1 145 7 is_stmt 0 view .LVU120
 381 0068 01A8     		add	r0, sp, #4
 382 006a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 383              	.LVL8:
 145:Core/Src/main.c ****   {
 384              		.loc 1 145 6 view .LVU121
 385 006e 28B9     		cbnz	r0, .L20
 149:Core/Src/main.c **** 
 386              		.loc 1 149 1 view .LVU122
 387 0070 26B0     		add	sp, sp, #152
 388              		.cfi_remember_state
 389              		.cfi_def_cfa_offset 8
 390              		@ sp needed
 391 0072 10BD     		pop	{r4, pc}
 392              	.L18:
 393              		.cfi_restore_state
 127:Core/Src/main.c ****   }
 394              		.loc 1 127 5 is_stmt 1 view .LVU123
 395 0074 FFF7FEFF 		bl	Error_Handler
 396              	.LVL9:
 397              	.L19:
 141:Core/Src/main.c ****   }
 398              		.loc 1 141 5 view .LVU124
 399 0078 FFF7FEFF 		bl	Error_Handler
 400              	.LVL10:
 401              	.L20:
 147:Core/Src/main.c ****   }
 402              		.loc 1 147 5 view .LVU125
 403 007c FFF7FEFF 		bl	Error_Handler
 404              	.LVL11:
 405              		.cfi_endproc
 406              	.LFE131:
 408              		.section	.text.main,"ax",%progbits
 409              		.align	1
 410              		.global	main
 411              		.syntax unified
 412              		.thumb
ARM GAS  /tmp/ccct7gkw.s 			page 16


 413              		.thumb_func
 414              		.fpu fpv4-sp-d16
 416              	main:
 417              	.LFB130:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 418              		.loc 1 66 1 view -0
 419              		.cfi_startproc
 420              		@ Volatile: function does not return.
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423 0000 08B5     		push	{r3, lr}
 424              		.cfi_def_cfa_offset 8
 425              		.cfi_offset 3, -8
 426              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 427              		.loc 1 74 3 view .LVU127
 428 0002 FFF7FEFF 		bl	HAL_Init
 429              	.LVL12:
  81:Core/Src/main.c **** 
 430              		.loc 1 81 3 view .LVU128
 431 0006 FFF7FEFF 		bl	SystemClock_Config
 432              	.LVL13:
  88:Core/Src/main.c ****   MX_USART2_UART_Init();
 433              		.loc 1 88 3 view .LVU129
 434 000a FFF7FEFF 		bl	MX_GPIO_Init
 435              	.LVL14:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 436              		.loc 1 89 3 view .LVU130
 437 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 438              	.LVL15:
 439              	.L22:
  96:Core/Src/main.c ****   {
 440              		.loc 1 96 3 discriminator 1 view .LVU131
  99:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 441              		.loc 1 99 5 discriminator 1 view .LVU132
 442 0012 4FF47A70 		mov	r0, #1000
 443 0016 FFF7FEFF 		bl	HAL_Delay
 444              	.LVL16:
  96:Core/Src/main.c ****   {
 445              		.loc 1 96 9 discriminator 1 view .LVU133
 446 001a FAE7     		b	.L22
 447              		.cfi_endproc
 448              	.LFE130:
 450              		.comm	huart2,132,4
 451              		.text
 452              	.Letext0:
 453              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 454              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 455              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 456              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 457              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 458              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 459              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 460              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 461              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 462              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 463              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccct7gkw.s 			page 17


 464              		.file 14 "<built-in>"
ARM GAS  /tmp/ccct7gkw.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccct7gkw.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccct7gkw.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccct7gkw.s:156    .text.MX_GPIO_Init:0000000000000098 $d
     /tmp/ccct7gkw.s:162    .text.Error_Handler:0000000000000000 $t
     /tmp/ccct7gkw.s:169    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccct7gkw.s:201    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccct7gkw.s:207    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccct7gkw.s:267    .text.MX_USART2_UART_Init:0000000000000030 $d
                            *COM*:0000000000000084 huart2
     /tmp/ccct7gkw.s:273    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccct7gkw.s:280    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccct7gkw.s:409    .text.main:0000000000000000 $t
     /tmp/ccct7gkw.s:416    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_Delay
