{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543899192014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543899192024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:53:11 2018 " "Processing started: Mon Dec 03 22:53:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543899192024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899192024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4_4bit_Register_File -c 4_4bit_Register_File " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4_4bit_Register_File -c 4_4bit_Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899192024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543899193044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543899193044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_4bit_register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_4bit_register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_Register_File.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899202034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899202034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/1bit_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899202084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899202084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4bit_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899202164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899202164 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decoder_4to1.v " "Can't analyze file -- file Decoder_4to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543899202164 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog2.v " "Can't analyze file -- file Verilog2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543899202174 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux4to1.v " "Can't analyze file -- file Mux4to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543899202194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899202264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899202264 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decider_2to4.v " "Can't analyze file -- file Decider_2to4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543899202274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899202334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899202334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4_4bit_Register_File " "Elaborating entity \"4_4bit_Register_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543899202584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"Mux_4to1:inst1\"" {  } { { "4_4bit_Register_File.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { { 592 864 1024 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899202734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_4brl.v 1 1 " "Using design file priority_encoder_4to2_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_4bRL " "Found entity 1: Priority_Encoder_4to2_4bRL" {  } { { "priority_encoder_4to2_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/priority_encoder_4to2_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899202864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543899202864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_4bRL Priority_Encoder_4to2_4bRL:inst2 " "Elaborating entity \"Priority_Encoder_4to2_4bRL\" for hierarchy \"Priority_Encoder_4to2_4bRL:inst2\"" {  } { { "4_4bit_Register_File.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { { 696 240 392 776 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899202874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register 4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"4bit_Register:Register3\"" {  } { { "4_4bit_Register_File.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899202984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register 4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_Register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4bit_Register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX 4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_Register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/1bit_Register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/1bit_Register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543899203184 ""}  } { { "1bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/1bit_Register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543899203184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux 4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/1bit_Register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543899203384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899203384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc 4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 Decoder_2to4:inst " "Elaborating entity \"Decoder_2to4\" for hierarchy \"Decoder_2to4:inst\"" {  } { { "4_4bit_Register_File.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899203544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543899205154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543899206394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543899206394 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Register_Select\[0\] " "No output dependent on input pin \"Register_Select\[0\]\"" {  } { { "4_4bit_Register_File.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { { 720 32 240 736 "Register_Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543899206874 "|4_4bit_Register_File|Register_Select[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543899206874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543899206874 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543899206874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543899206874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543899206874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543899207054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:53:27 2018 " "Processing ended: Mon Dec 03 22:53:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543899207054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543899207054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543899207054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543899207054 ""}
