-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity deQAM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of deQAM is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "deQAM_deQAM,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.637000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=754,HLS_SYN_LUT=1344,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln59_reg_554 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_1_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal qam_num_3_loc_load_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal mul_fu_289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_549 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln59_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_565 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_274_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal op2_assign_reg_570 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal bitcast_ln1827_fu_306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln1827_reg_576 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1827_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1827_reg_581 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln59_fu_332_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln59_reg_589 : STD_LOGIC_VECTOR (30 downto 0);
    signal read_in_real_V_2_fu_374_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_in_real_V_2_reg_594 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln70_cast_fu_383_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln70_cast_reg_599 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln74_fu_392_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln74_reg_604 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1827_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1827_reg_609 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_imag_V_2_fu_449_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_in_imag_V_2_reg_615 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln70_1_cast_fu_458_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln70_1_cast_reg_620 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln92_fu_467_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln92_reg_625 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out_ap_vld : STD_LOGIC;
    signal ap_phi_mux_v_out_V_phi_fu_207_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal v_out_V_reg_203 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal qam_num_3_loc_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal para_val_7_loc_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal sym_num_4_loc_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op89_read_state20 : BOOLEAN;
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state20_ignore_call13 : BOOLEAN;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state20_ignore_call22 : BOOLEAN;
    signal grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal k_fu_150 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state20 : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal trunc_ln1827_fu_310_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal k_cast_fu_323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_342_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal read_in_real_V_fu_352_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_fu_360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_real_V_1_fu_368_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_s_fu_401_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1827_2_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln740_fu_423_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal read_in_imag_V_1_fu_427_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_1_fu_435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_imag_V_fu_443_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_block_state21_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component deQAM_deQAM_Pipeline_VITIS_LOOP_32_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        qam_num_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        qam_num_3_out_ap_vld : OUT STD_LOGIC;
        para_val_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        para_val_7_out_ap_vld : OUT STD_LOGIC;
        sym_num_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_74_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln70_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        or_ln1827_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (63 downto 0);
        read_in_real_V_2 : IN STD_LOGIC_VECTOR (19 downto 0);
        select_ln74 : IN STD_LOGIC_VECTOR (2 downto 0);
        v_V_0_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_V_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_92_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln70_1_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        or_ln1827_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (63 downto 0);
        read_in_imag_V_2 : IN STD_LOGIC_VECTOR (19 downto 0);
        select_ln92 : IN STD_LOGIC_VECTOR (2 downto 0);
        v_V_1_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_126_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_V_1_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_V_0_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_1_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_102_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_V_1_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_V_0_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_sitodp_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component deQAM_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component deQAM_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216 : component deQAM_deQAM_Pipeline_VITIS_LOOP_32_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        qam_num_3_out => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out,
        qam_num_3_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out_ap_vld,
        para_val_7_out => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out,
        para_val_7_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out_ap_vld,
        sym_num_4_out => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out,
        sym_num_4_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237 : component deQAM_deQAM_Pipeline_VITIS_LOOP_74_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_ready,
        select_ln70_cast => select_ln70_cast_reg_599,
        or_ln1827_1 => or_ln1827_reg_609,
        op2_assign => op2_assign_reg_570,
        read_in_real_V_2 => read_in_real_V_2_reg_594,
        select_ln74 => select_ln74_reg_604,
        v_V_0_out => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out,
        v_V_0_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247 : component deQAM_deQAM_Pipeline_VITIS_LOOP_92_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_ready,
        select_ln70_1_cast => select_ln70_1_cast_reg_620,
        or_ln1827_1 => or_ln1827_reg_609,
        op2_assign => op2_assign_reg_570,
        read_in_imag_V_2 => read_in_imag_V_2_reg_615,
        select_ln92 => select_ln92_reg_625,
        v_V_1_out => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out,
        v_V_1_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257 : component deQAM_deQAM_Pipeline_VITIS_LOOP_126_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_ready,
        v_V_1_reload => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out,
        v_V_0_reload => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out,
        v_out_V_1_out => grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out,
        v_out_V_1_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264 : component deQAM_deQAM_Pipeline_VITIS_LOOP_102_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_ready,
        v_V_1_reload => grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out,
        v_V_0_reload => grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out,
        v_out_V_out => grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out,
        v_out_V_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out_ap_vld);

    sitodp_32ns_64_2_no_dsp_1_U35 : component deQAM_sitodp_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => qam_num_3_loc_fu_146,
        ce => ap_const_logic_1,
        dout => grp_fu_271_p1);

    dsqrt_64ns_64ns_64_14_no_dsp_1_U36 : component deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv64_0,
        din1 => conv_i1_reg_565,
        ce => ap_const_logic_1,
        dout => grp_fu_274_p2);

    mul_32s_32s_32_1_1_U37 : component deQAM_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => para_val_7_loc_fu_142,
        din1 => sym_num_4_loc_fu_138,
        dout => mul_fu_289_p2);

    regslice_both_data_in_V_data_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_0,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_0,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg <= ap_const_logic_0;
            else
                if (((qam_num_3_loc_load_reg_545 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg <= ap_const_logic_0;
            else
                if (((qam_num_3_loc_load_reg_545 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (icmp_ln59_1_fu_327_p2 = ap_const_lv1_0) and (icmp_ln59_reg_554 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (icmp_ln59_1_fu_327_p2 = ap_const_lv1_0) and (icmp_ln59_reg_554 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln59_fu_295_p2 = ap_const_lv1_1))) then 
                k_fu_150 <= ap_const_lv31_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                k_fu_150 <= add_ln59_reg_589;
            end if; 
        end if;
    end process;

    v_out_V_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((qam_num_3_loc_load_reg_545 = ap_const_lv32_10)) and not((qam_num_3_loc_load_reg_545 = ap_const_lv32_4)) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                v_out_V_reg_203 <= ap_const_lv4_0;
            elsif (((qam_num_3_loc_load_reg_545 = ap_const_lv32_10) and (data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                v_out_V_reg_203 <= grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out;
            elsif (((qam_num_3_loc_load_reg_545 = ap_const_lv32_4) and (data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                v_out_V_reg_203 <= grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_reg_554 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                add_ln59_reg_589 <= add_ln59_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                bitcast_ln1827_reg_576 <= bitcast_ln1827_fu_306_p1;
                icmp_ln1827_reg_581 <= icmp_ln1827_fu_314_p2;
                op2_assign_reg_570 <= grp_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                conv_i1_reg_565 <= grp_fu_271_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln59_reg_554 <= icmp_ln59_fu_295_p2;
                mul_reg_549 <= mul_fu_289_p2;
                qam_num_3_loc_load_reg_545 <= qam_num_3_loc_fu_146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_1_fu_327_p2 = ap_const_lv1_0) and (icmp_ln59_reg_554 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                or_ln1827_reg_609 <= or_ln1827_fu_416_p2;
                    read_in_imag_V_2_reg_615(19 downto 15) <= read_in_imag_V_2_fu_449_p3(19 downto 15);
                    read_in_real_V_2_reg_594(19 downto 15) <= read_in_real_V_2_fu_374_p3(19 downto 15);
                    select_ln70_1_cast_reg_620(1) <= select_ln70_1_cast_fu_458_p3(1);
                    select_ln70_cast_reg_599(1) <= select_ln70_cast_fu_383_p3(1);
                    select_ln74_reg_604(2) <= select_ln74_fu_392_p3(2);
                    select_ln92_reg_625(2) <= select_ln92_fu_467_p3(2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out_ap_vld = ap_const_logic_1))) then
                para_val_7_loc_fu_142 <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out_ap_vld = ap_const_logic_1))) then
                qam_num_3_loc_fu_146 <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out_ap_vld = ap_const_logic_1))) then
                sym_num_4_loc_fu_138 <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out;
            end if;
        end if;
    end process;
    read_in_real_V_2_reg_594(14 downto 0) <= "000000000000000";
    select_ln70_cast_reg_599(0) <= '1';
    select_ln74_reg_604(1 downto 0) <= "10";
    read_in_imag_V_2_reg_615(14 downto 0) <= "000000000000000";
    select_ln70_1_cast_reg_620(0) <= '1';
    select_ln92_reg_625(1 downto 0) <= "10";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state20, icmp_ln59_reg_554, icmp_ln59_1_fu_327_p2, ap_CS_fsm_state24, ap_CS_fsm_state26, qam_num_3_loc_load_reg_545, ap_CS_fsm_state4, icmp_ln59_fu_295_p2, grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done, grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done, grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done, ap_CS_fsm_state22, ap_CS_fsm_state3, ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_block_state21_on_subcall_done, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln59_fu_295_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state20) and ((icmp_ln59_1_fu_327_p2 = ap_const_lv1_1) or (icmp_ln59_reg_554 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (icmp_ln59_1_fu_327_p2 = ap_const_lv1_0) and (icmp_ln59_reg_554 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((qam_num_3_loc_load_reg_545 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                elsif ((not((qam_num_3_loc_load_reg_545 = ap_const_lv32_10)) and not((qam_num_3_loc_load_reg_545 = ap_const_lv32_4)) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln59_fu_332_p2 <= std_logic_vector(unsigned(k_fu_150) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state21_blk_assign_proc : process(ap_block_state21_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state21_on_subcall_done)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done)
    begin
        if ((grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state25_blk_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done)
    begin
        if ((grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done)
    begin
        if ((grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state20_assign_proc : process(ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state20 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)));
    end process;


    ap_block_state20_ignore_call13_assign_proc : process(ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state20_ignore_call13 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)));
    end process;


    ap_block_state20_ignore_call22_assign_proc : process(ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state20_ignore_call22 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)));
    end process;


    ap_block_state21_on_subcall_done_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done, grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done)
    begin
                ap_block_state21_on_subcall_done <= ((grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done = ap_const_logic_0) or (grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state20, icmp_ln59_reg_554, icmp_ln59_1_fu_327_p2, ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state20) and ((icmp_ln59_1_fu_327_p2 = ap_const_lv1_1) or (icmp_ln59_reg_554 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_v_out_V_phi_fu_207_p6_assign_proc : process(ap_CS_fsm_state24, qam_num_3_loc_load_reg_545, grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out, grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out, v_out_V_reg_203)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
            if ((qam_num_3_loc_load_reg_545 = ap_const_lv32_10)) then 
                ap_phi_mux_v_out_V_phi_fu_207_p6 <= grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out;
            elsif ((qam_num_3_loc_load_reg_545 = ap_const_lv32_4)) then 
                ap_phi_mux_v_out_V_phi_fu_207_p6 <= grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out;
            else 
                ap_phi_mux_v_out_V_phi_fu_207_p6 <= v_out_V_reg_203;
            end if;
        else 
            ap_phi_mux_v_out_V_phi_fu_207_p6 <= v_out_V_reg_203;
        end if; 
    end process;


    ap_predicate_op89_read_state20_assign_proc : process(icmp_ln59_reg_554, icmp_ln59_1_fu_327_p2)
    begin
                ap_predicate_op89_read_state20 <= ((icmp_ln59_1_fu_327_p2 = ap_const_lv1_0) and (icmp_ln59_reg_554 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, icmp_ln59_reg_554, icmp_ln59_1_fu_327_p2, ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state20) and ((icmp_ln59_1_fu_327_p2 = ap_const_lv1_1) or (icmp_ln59_reg_554 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln1827_fu_306_p1 <= grp_fu_274_p2;

    data_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state20, icmp_ln59_reg_554, icmp_ln59_1_fu_327_p2, data_in_TVALID_int_regslice)
    begin
        if (((icmp_ln59_1_fu_327_p2 = ap_const_lv1_0) and (icmp_ln59_reg_554 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            data_in_TDATA_blk_n <= data_in_TVALID_int_regslice;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state20, grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY, ap_CS_fsm_state3, ap_predicate_op89_read_state20, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op89_read_state20 = ap_const_boolean_1)))) and (ap_predicate_op89_read_state20 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            data_in_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            data_out_TDATA_blk_n <= data_out_TREADY_int_regslice;
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_v_out_V_phi_fu_207_p6),64));
    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state24, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            data_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg;
    icmp_ln1827_2_fu_410_p2 <= "0" when (tmp_s_fu_401_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln1827_fu_314_p2 <= "1" when (trunc_ln1827_fu_310_p1 = ap_const_lv52_0) else "0";
    icmp_ln59_1_fu_327_p2 <= "1" when (k_cast_fu_323_p1 = mul_reg_549) else "0";
    icmp_ln59_fu_295_p2 <= "1" when (signed(mul_fu_289_p2) > signed(ap_const_lv32_0)) else "0";
    k_cast_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_150),32));
    or_ln1827_fu_416_p2 <= (icmp_ln1827_reg_581 or icmp_ln1827_2_fu_410_p2);
    read_in_imag_V_1_fu_427_p3 <= (trunc_ln740_fu_423_p1 & ap_const_lv15_0);
    read_in_imag_V_2_fu_449_p3 <= 
        read_in_imag_V_fu_443_p2 when (tmp_1_fu_435_p3(0) = '1') else 
        read_in_imag_V_1_fu_427_p3;
    read_in_imag_V_fu_443_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(read_in_imag_V_1_fu_427_p3));
    read_in_real_V_1_fu_368_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(read_in_real_V_fu_352_p3));
    read_in_real_V_2_fu_374_p3 <= 
        read_in_real_V_1_fu_368_p2 when (tmp_fu_360_p3(0) = '1') else 
        read_in_real_V_fu_352_p3;
    read_in_real_V_fu_352_p3 <= (tmp_2_fu_342_p4 & ap_const_lv15_0);
    select_ln70_1_cast_fu_458_p3 <= 
        ap_const_lv2_3 when (tmp_1_fu_435_p3(0) = '1') else 
        ap_const_lv2_1;
    select_ln70_cast_fu_383_p3 <= 
        ap_const_lv2_3 when (tmp_fu_360_p3(0) = '1') else 
        ap_const_lv2_1;
    select_ln74_fu_392_p3 <= 
        ap_const_lv3_6 when (tmp_fu_360_p3(0) = '1') else 
        ap_const_lv3_2;
    select_ln92_fu_467_p3 <= 
        ap_const_lv3_6 when (tmp_1_fu_435_p3(0) = '1') else 
        ap_const_lv3_2;
    tmp_1_fu_435_p3 <= data_in_TDATA_int_regslice(4 downto 4);
    tmp_2_fu_342_p4 <= data_in_TDATA_int_regslice(36 downto 32);
    tmp_fu_360_p3 <= data_in_TDATA_int_regslice(36 downto 36);
    tmp_s_fu_401_p4 <= bitcast_ln1827_reg_576(62 downto 52);
    trunc_ln1827_fu_310_p1 <= bitcast_ln1827_fu_306_p1(52 - 1 downto 0);
    trunc_ln740_fu_423_p1 <= data_in_TDATA_int_regslice(5 - 1 downto 0);
end behav;
