
*** Running vivado
    with args -log w_ram.vds -m64 -mode batch -messageDb vivado.pb -notrace -source w_ram.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source w_ram.tcl -notrace
Command: synth_design -top w_ram -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 488.270 ; gain = 316.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'w_ram' [D:/FPGA/V_project/IP/w_ram/src/w_ram.v:22]
INFO: [Synth 8-256] done synthesizing module 'w_ram' (1#1) [D:/FPGA/V_project/IP/w_ram/src/w_ram.v:22]
WARNING: [Synth 8-3917] design w_ram has port rsta driven by constant 0
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[31]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[30]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[29]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[28]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[27]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[26]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[25]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[24]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[23]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[22]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[21]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[20]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[19]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[18]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[17]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[16]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[15]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[14]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[13]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[12]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[11]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[10]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[9]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[8]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[7]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[6]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[5]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[4]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[3]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[2]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[1]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 488.270 ; gain = 316.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 488.270 ; gain = 316.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 488.270 ; gain = 316.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 489.469 ; gain = 317.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 30    
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	  32 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module w_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 30    
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	  32 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 585.840 ; gain = 413.621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design w_ram has port rsta driven by constant 0
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[31]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[30]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[29]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[28]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[27]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[26]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[25]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[24]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[23]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[22]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[21]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[20]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[19]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[18]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[17]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[16]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[15]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[14]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[13]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[12]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[11]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[10]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[9]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[8]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[7]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[6]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[5]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[4]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[3]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[2]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[1]
WARNING: [Synth 8-3331] design w_ram has unconnected port douta[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 587.125 ; gain = 414.906
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 587.125 ; gain = 414.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[5] )
INFO: [Synth 8-3886] merging instance '\wea_reg[0] ' (FDRE) to '\wea_reg[1] '
INFO: [Synth 8-3886] merging instance '\wea_reg[1] ' (FDRE) to '\wea_reg[2] '
INFO: [Synth 8-3886] merging instance '\wea_reg[2] ' (FDRE) to '\wea_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addra_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\i_reg[5] ) is unused and will be removed from module w_ram.
WARNING: [Synth 8-3332] Sequential element (\addra_reg[0] ) is unused and will be removed from module w_ram.
WARNING: [Synth 8-3332] Sequential element (\wea_reg[2] ) is unused and will be removed from module w_ram.
WARNING: [Synth 8-3332] Sequential element (\wea_reg[1] ) is unused and will be removed from module w_ram.
WARNING: [Synth 8-3332] Sequential element (\wea_reg[0] ) is unused and will be removed from module w_ram.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addra_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\addra_reg[1] ) is unused and will be removed from module w_ram.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 629.031 ; gain = 456.813

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 629.031 ; gain = 456.813

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   203|
|3     |LUT1   |   729|
|4     |LUT2   |    34|
|5     |LUT3   |    30|
|6     |LUT4   |    33|
|7     |LUT5   |    38|
|8     |LUT6   |   544|
|9     |MUXF7  |    87|
|10    |FDRE   |   111|
|11    |IBUF   |   909|
|12    |OBUF   |    72|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2791|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 629.031 ; gain = 140.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.031 ; gain = 456.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'w_ram' is not ideal for floorplanning, since the cellview 'w_ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 747.742 ; gain = 541.512
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 747.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 28 16:59:04 2018...
