<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.7 (Version 11.7.0.119)</text>
<text>Date: Wed Apr 13 13:52:38 2016
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S150</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>1152 FC</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>TDR</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\constraint\fp\TDR.fp.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>997</cell>
 <cell>146124</cell>
 <cell>0.68</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>539</cell>
 <cell>146124</cell>
 <cell>0.37</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1716</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>122</cell>
 <cell>572</cell>
 <cell>21.33</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>122</cell>
 <cell>572</cell>
 <cell>21.33</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>286</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>240</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>236</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>240</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>1</cell>
 <cell>16</cell>
 <cell>6.25</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>FDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>997</cell>
 <cell>539</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>997</cell>
 <cell>539</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>16</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>7</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>18</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>72</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>32</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 18</cell>
 <cell> 72</cell>
 <cell> 32</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 122</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>539</cell>
 <cell>INT_NET</cell>
 <cell>Net   : clk_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: clk_ibuf_RNIVTI2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rst_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rst_ibuf</cell>
</row>
<row>
 <cell>47</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_0_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_0_iobuf[7]</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_2_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_2_iobuf[7]</cell>
</row>
<row>
 <cell>43</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_3_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_3_iobuf[7]</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_1_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_1_iobuf[7]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ControlDecoder_0/N_197_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ControlDecoder_0/instruction45_RNICP94_0</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ControlDecoder_1/counter_0_sqmuxa_1_1_a3_iso</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ControlDecoder_1/ccu25_data_temp_en_RNID9RJ_0[0]</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DACController_0/dataready</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DACController_0/dataready</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DACController_1/dataready</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DACController_1/dataready</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_2_in[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_2_iobuf[1]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rst_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rst_ibuf</cell>
</row>
<row>
 <cell>47</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_0_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_0_iobuf[7]</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_2_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_2_iobuf[7]</cell>
</row>
<row>
 <cell>43</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_3_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_3_iobuf[7]</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_1_in[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_1_iobuf[7]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ControlDecoder_0/N_197_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ControlDecoder_0/instruction45_RNICP94_0</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ControlDecoder_1/counter_0_sqmuxa_1_1_a3_iso</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ControlDecoder_1/ccu25_data_temp_en_RNID9RJ_0[0]</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DACController_0/dataready</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DACController_0/dataready</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DACController_1/dataready</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DACController_1/dataready</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ccu25_data_2_in[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ccu25_data_2_iobuf[1]</cell>
</row>
</table>
</doc>
