;redcode
;assert 1
	SPL 0, 90
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 0, -100
	JMZ 0, 21
	SUB 0, -100
	SLT #80, @600
	SUB #70, @200
	SUB 1, <-1
	SUB 10, @10
	SUB #70, @200
	SUB #70, @200
	SUB 400, -100
	MOV -7, <-420
	SUB -100, 800
	SUB -100, 800
	SUB @127, 100
	CMP -7, <-420
	CMP 0, @42
	SUB @127, 100
	SUB #612, @0
	SUB #612, @0
	SUB -100, 800
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	MOV -1, <-26
	SLT 0, @42
	MOV -1, <-26
	ADD 210, 39
	ADD @127, 100
	CMP -7, <-420
	SLT 0, @42
	SUB 10, 80
	SLT 0, @42
	SUB -7, <-420
	SUB -7, <-420
	SUB 0, @0
	ADD 210, 39
	ADD 210, 39
	CMP 10, 80
	ADD 270, 1
	MOV @121, 106
	ADD 270, 1
	CMP -7, <-420
	MOV -7, <-20
	ADD 270, 60
	ADD 270, 60
	SUB @127, 100
	JMZ 0, 21
