{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 15:59:29 2019 " "Info: Processing started: Wed Jul 31 15:59:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off calculadora_binaria -c calculadora_binaria " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off calculadora_binaria -c calculadora_binaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "BH1 " "Info: Assuming node \"BH1\" is an undefined clock" {  } { { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 344 0 168 360 "BH1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "BH1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "CLOCK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "BH2 " "Info: Assuming node \"BH2\" is an undefined clock" {  } { { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 568 0 168 584 "BH2" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "BH2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK25 " "Info: Assuming node \"CLK25\" is an undefined clock" {  } { { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 424 0 168 440 "CLK25" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "36 " "Warning: Found 36 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 240 304 176 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst19 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst19\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 400 464 176 "inst19" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 136 200 144 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst20 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst20\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 544 608 176 "inst20" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst20" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst1 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst1\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 240 304 144 "inst1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst21 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst21\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 680 744 176 "inst21" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst2 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst2\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 344 408 144 "inst2" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst22 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst22\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 824 888 176 "inst22" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst3 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst3\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 448 512 144 "inst3" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst23 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst23\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 976 1040 176 "inst23" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst4 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst4\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 552 616 144 "inst4" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst27 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst27\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 240 304 328 "inst27" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst5 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst5\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 656 720 144 "inst5" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst24 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst24\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 400 464 328 "inst24" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst6 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst6\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 760 824 144 "inst6" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst25 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst25\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 544 608 328 "inst25" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst7 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst7\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 136 200 272 "inst7" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst26 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst26\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 680 744 328 "inst26" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst8 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst8\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 240 304 272 "inst8" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst28 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst28\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 824 888 328 "inst28" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst9 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst9\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 344 408 272 "inst9" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst29 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst29\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 976 1040 328 "inst29" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst10 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst10\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 448 512 272 "inst10" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst30 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst30\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 240 304 488 "inst30" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst11 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst11\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 552 616 272 "inst11" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst31 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst31\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 400 464 488 "inst31" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst12 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst12\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 656 720 272 "inst12" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst32 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst32\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 544 608 488 "inst32" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst13 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst13\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 760 824 272 "inst13" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst33 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst33\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 680 744 488 "inst33" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst14 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst14\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 136 200 392 "inst14" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst18\|contador_para_deboucing:inst4\|inst34 " "Info: Detected ripple clock \"debouncer:inst18\|contador_para_deboucing:inst4\|inst34\" as buffer" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 824 888 488 "inst34" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst18\|contador_para_deboucing:inst4\|inst34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst15 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst15\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 240 304 392 "inst15" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst16 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst16\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 344 408 392 "inst16" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst13\|inst17 " "Info: Detected ripple clock \"divisor_de_clock:inst13\|inst17\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 448 512 392 "inst17" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst13\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:inst1\|inst " "Info: Detected ripple clock \"contador:inst1\|inst\" as buffer" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "BH1 " "Info: No valid register-to-register data paths exist for clock \"BH1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register contador:inst1\|inst1 contador:inst1\|inst1 200.0 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 200.0 MHz between source register \"contador:inst1\|inst1\" and destination register \"contador:inst1\|inst1\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst1\|inst1 1 REG LC1_D18 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D18; Fanout = 12; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns contador:inst1\|inst1 2 REG LC1_D18 12 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC1_D18; Fanout = 12; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst1|inst1 contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst1|inst1 contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { contador:inst1|inst1 {} contador:inst1|inst1 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 58.800 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 58.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisor_de_clock:inst13\|inst 2 REG LC1_K47 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_K47; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK divisor_de_clock:inst13|inst } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 136 200 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns divisor_de_clock:inst13\|inst1 3 REG LC1_K41 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_K41; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 240 304 144 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 8.700 ns divisor_de_clock:inst13\|inst2 4 REG LC2_K43 2 " "Info: 4: + IC(1.700 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC2_K43; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 344 408 144 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 10.000 ns divisor_de_clock:inst13\|inst3 5 REG LC1_K43 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 10.000 ns; Loc. = LC1_K43; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 448 512 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 15.300 ns divisor_de_clock:inst13\|inst4 6 REG LC1_B37 2 " "Info: 6: + IC(4.200 ns) + CELL(1.100 ns) = 15.300 ns; Loc. = LC1_B37; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 552 616 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 18.300 ns divisor_de_clock:inst13\|inst5 7 REG LC1_B52 2 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_B52; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 656 720 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns divisor_de_clock:inst13\|inst6 8 REG LC2_B30 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC2_B30; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 760 824 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 22.800 ns divisor_de_clock:inst13\|inst7 9 REG LC1_B30 2 " "Info: 9: + IC(0.200 ns) + CELL(1.100 ns) = 22.800 ns; Loc. = LC1_B30; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 136 200 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 25.900 ns divisor_de_clock:inst13\|inst8 10 REG LC1_B46 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 25.900 ns; Loc. = LC1_B46; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 240 304 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.800 ns divisor_de_clock:inst13\|inst9 11 REG LC2_B37 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 28.800 ns; Loc. = LC2_B37; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 344 408 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.600 ns divisor_de_clock:inst13\|inst10 12 REG LC1_B33 2 " "Info: 12: + IC(1.700 ns) + CELL(1.100 ns) = 31.600 ns; Loc. = LC1_B33; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 448 512 272 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 33.900 ns divisor_de_clock:inst13\|inst11 13 REG LC2_B45 2 " "Info: 13: + IC(1.200 ns) + CELL(1.100 ns) = 33.900 ns; Loc. = LC2_B45; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 552 616 272 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 36.900 ns divisor_de_clock:inst13\|inst12 14 REG LC1_B27 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 36.900 ns; Loc. = LC1_B27; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 656 720 272 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 40.100 ns divisor_de_clock:inst13\|inst13 15 REG LC1_B47 2 " "Info: 15: + IC(2.100 ns) + CELL(1.100 ns) = 40.100 ns; Loc. = LC1_B47; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 760 824 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 42.900 ns divisor_de_clock:inst13\|inst14 16 REG LC1_B45 2 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 42.900 ns; Loc. = LC1_B45; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 136 200 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 46.500 ns divisor_de_clock:inst13\|inst15 17 REG LC1_B10 2 " "Info: 17: + IC(2.500 ns) + CELL(1.100 ns) = 46.500 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 240 304 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 49.400 ns divisor_de_clock:inst13\|inst16 18 REG LC1_B2 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 49.400 ns; Loc. = LC1_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 344 408 392 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 54.700 ns divisor_de_clock:inst13\|inst17 19 REG LC1_D19 2 " "Info: 19: + IC(4.200 ns) + CELL(1.100 ns) = 54.700 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 448 512 392 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 57.000 ns contador:inst1\|inst 20 REG LC1_D22 14 " "Info: 20: + IC(1.200 ns) + CELL(1.100 ns) = 57.000 ns; Loc. = LC1_D22; Fanout = 14; REG Node = 'contador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { divisor_de_clock:inst13|inst17 contador:inst1|inst } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 58.800 ns contador:inst1\|inst1 21 REG LC1_D18 12 " "Info: 21: + IC(1.800 ns) + CELL(0.000 ns) = 58.800 ns; Loc. = LC1_D18; Fanout = 12; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 36.39 % ) " "Info: Total cell delay = 21.400 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.400 ns ( 63.61 % ) " "Info: Total interconnect delay = 37.400 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { CLOCK divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 58.800 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 58.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisor_de_clock:inst13\|inst 2 REG LC1_K47 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_K47; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK divisor_de_clock:inst13|inst } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 136 200 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns divisor_de_clock:inst13\|inst1 3 REG LC1_K41 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_K41; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 240 304 144 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 8.700 ns divisor_de_clock:inst13\|inst2 4 REG LC2_K43 2 " "Info: 4: + IC(1.700 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC2_K43; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 344 408 144 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 10.000 ns divisor_de_clock:inst13\|inst3 5 REG LC1_K43 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 10.000 ns; Loc. = LC1_K43; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 448 512 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 15.300 ns divisor_de_clock:inst13\|inst4 6 REG LC1_B37 2 " "Info: 6: + IC(4.200 ns) + CELL(1.100 ns) = 15.300 ns; Loc. = LC1_B37; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 552 616 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 18.300 ns divisor_de_clock:inst13\|inst5 7 REG LC1_B52 2 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_B52; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 656 720 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns divisor_de_clock:inst13\|inst6 8 REG LC2_B30 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC2_B30; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 760 824 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 22.800 ns divisor_de_clock:inst13\|inst7 9 REG LC1_B30 2 " "Info: 9: + IC(0.200 ns) + CELL(1.100 ns) = 22.800 ns; Loc. = LC1_B30; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 136 200 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 25.900 ns divisor_de_clock:inst13\|inst8 10 REG LC1_B46 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 25.900 ns; Loc. = LC1_B46; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 240 304 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.800 ns divisor_de_clock:inst13\|inst9 11 REG LC2_B37 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 28.800 ns; Loc. = LC2_B37; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 344 408 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.600 ns divisor_de_clock:inst13\|inst10 12 REG LC1_B33 2 " "Info: 12: + IC(1.700 ns) + CELL(1.100 ns) = 31.600 ns; Loc. = LC1_B33; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 448 512 272 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 33.900 ns divisor_de_clock:inst13\|inst11 13 REG LC2_B45 2 " "Info: 13: + IC(1.200 ns) + CELL(1.100 ns) = 33.900 ns; Loc. = LC2_B45; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 552 616 272 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 36.900 ns divisor_de_clock:inst13\|inst12 14 REG LC1_B27 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 36.900 ns; Loc. = LC1_B27; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 656 720 272 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 40.100 ns divisor_de_clock:inst13\|inst13 15 REG LC1_B47 2 " "Info: 15: + IC(2.100 ns) + CELL(1.100 ns) = 40.100 ns; Loc. = LC1_B47; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 760 824 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 42.900 ns divisor_de_clock:inst13\|inst14 16 REG LC1_B45 2 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 42.900 ns; Loc. = LC1_B45; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 136 200 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 46.500 ns divisor_de_clock:inst13\|inst15 17 REG LC1_B10 2 " "Info: 17: + IC(2.500 ns) + CELL(1.100 ns) = 46.500 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 240 304 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 49.400 ns divisor_de_clock:inst13\|inst16 18 REG LC1_B2 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 49.400 ns; Loc. = LC1_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 344 408 392 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 54.700 ns divisor_de_clock:inst13\|inst17 19 REG LC1_D19 2 " "Info: 19: + IC(4.200 ns) + CELL(1.100 ns) = 54.700 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 448 512 392 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 57.000 ns contador:inst1\|inst 20 REG LC1_D22 14 " "Info: 20: + IC(1.200 ns) + CELL(1.100 ns) = 57.000 ns; Loc. = LC1_D22; Fanout = 14; REG Node = 'contador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { divisor_de_clock:inst13|inst17 contador:inst1|inst } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 58.800 ns contador:inst1\|inst1 21 REG LC1_D18 12 " "Info: 21: + IC(1.800 ns) + CELL(0.000 ns) = 58.800 ns; Loc. = LC1_D18; Fanout = 12; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 36.39 % ) " "Info: Total cell delay = 21.400 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.400 ns ( 63.61 % ) " "Info: Total interconnect delay = 37.400 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { CLOCK divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { CLOCK divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst1|inst1 contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { contador:inst1|inst1 {} contador:inst1|inst1 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { CLOCK divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { contador:inst1|inst1 {} } {  } {  } "" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "BH2 " "Info: No valid register-to-register data paths exist for clock \"BH2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK25 register debouncer:inst18\|contador_para_deboucing:inst4\|inst35 register debouncer:inst18\|inst1 21.69 MHz 46.1 ns Internal " "Info: Clock \"CLK25\" has Internal fmax of 21.69 MHz between source register \"debouncer:inst18\|contador_para_deboucing:inst4\|inst35\" and destination register \"debouncer:inst18\|inst1\" (period= 46.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.400 ns + Longest register register " "Info: + Longest register to register delay is 1.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst35 1 REG LC1_D35 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D35; Fanout = 19; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 976 1040 488 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 1.400 ns debouncer:inst18\|inst1 2 REG LC4_D37 7 " "Info: 2: + IC(1.100 ns) + CELL(0.300 ns) = 1.400 ns; Loc. = LC4_D37; Fanout = 7; REG Node = 'debouncer:inst18\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst35 debouncer:inst18|inst1 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 0 808 872 80 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 21.43 % ) " "Info: Total cell delay = 0.300 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 78.57 % ) " "Info: Total interconnect delay = 1.100 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst35 debouncer:inst18|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst35 {} debouncer:inst18|inst1 {} } { 0.000ns 1.100ns } { 0.000ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-42.900 ns - Smallest " "Info: - Smallest clock skew is -42.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25 destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK25\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK25 1 CLK PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; CLK Node = 'CLK25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 424 0 168 440 "CLK25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns debouncer:inst18\|inst1 2 REG LC4_D37 7 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC4_D37; Fanout = 7; REG Node = 'debouncer:inst18\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK25 debouncer:inst18|inst1 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 0 808 872 80 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst18|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst18|inst1 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25 source 44.800 ns - Longest register " "Info: - Longest clock path from clock \"CLK25\" to source register is 44.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK25 1 CLK PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; CLK Node = 'CLK25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 424 0 168 440 "CLK25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst 2 REG LC2_D37 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_D37; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 240 304 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst19 3 REG LC1_D33 2 " "Info: 3: + IC(1.700 ns) + CELL(1.100 ns) = 5.800 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst19'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 400 464 176 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 8.700 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst20 4 REG LC3_D37 2 " "Info: 4: + IC(1.800 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC3_D37; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst20'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 544 608 176 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 11.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst21 5 REG LC1_D44 2 " "Info: 5: + IC(1.800 ns) + CELL(1.100 ns) = 11.600 ns; Loc. = LC1_D44; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst21'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 680 744 176 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 14.500 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst22 6 REG LC2_D47 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 14.500 ns; Loc. = LC2_D47; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst22'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 824 888 176 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 15.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst23 7 REG LC1_D47 2 " "Info: 7: + IC(0.200 ns) + CELL(1.100 ns) = 15.800 ns; Loc. = LC1_D47; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst23'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 976 1040 176 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 18.300 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst27 8 REG LC2_D36 2 " "Info: 8: + IC(1.400 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC2_D36; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst27'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 240 304 328 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 19.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst24 9 REG LC1_D36 2 " "Info: 9: + IC(0.200 ns) + CELL(1.100 ns) = 19.600 ns; Loc. = LC1_D36; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst24'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 400 464 328 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 22.500 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst25 10 REG LC2_D28 2 " "Info: 10: + IC(1.800 ns) + CELL(1.100 ns) = 22.500 ns; Loc. = LC2_D28; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 544 608 328 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 23.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst26 11 REG LC1_D28 2 " "Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 23.800 ns; Loc. = LC1_D28; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst26'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 680 744 328 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 26.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst28 12 REG LC2_D33 2 " "Info: 12: + IC(1.900 ns) + CELL(1.100 ns) = 26.800 ns; Loc. = LC2_D33; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst28'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 824 888 328 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 29.900 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst29 13 REG LC1_D46 2 " "Info: 13: + IC(2.000 ns) + CELL(1.100 ns) = 29.900 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst29'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 976 1040 328 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst30 14 REG LC2_D52 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 32.800 ns; Loc. = LC2_D52; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst30'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 240 304 488 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 35.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst31 15 REG LC2_D44 2 " "Info: 15: + IC(1.900 ns) + CELL(1.100 ns) = 35.800 ns; Loc. = LC2_D44; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst31'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 400 464 488 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 38.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst32 16 REG LC2_D46 2 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 38.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst32'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 544 608 488 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 41.500 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst33 17 REG LC1_D52 2 " "Info: 17: + IC(1.800 ns) + CELL(1.100 ns) = 41.500 ns; Loc. = LC1_D52; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst33'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 680 744 488 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 44.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst34 18 REG LC2_D35 2 " "Info: 18: + IC(2.000 ns) + CELL(1.100 ns) = 44.600 ns; Loc. = LC2_D35; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst34'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 824 888 488 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 44.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst35 19 REG LC1_D35 19 " "Info: 19: + IC(0.200 ns) + CELL(0.000 ns) = 44.800 ns; Loc. = LC1_D35; Fanout = 19; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 976 1040 488 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 42.86 % ) " "Info: Total cell delay = 19.200 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.600 ns ( 57.14 % ) " "Info: Total interconnect delay = 25.600 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "44.800 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "44.800 ns" { CLK25 {} CLK25~out {} debouncer:inst18|contador_para_deboucing:inst4|inst {} debouncer:inst18|contador_para_deboucing:inst4|inst19 {} debouncer:inst18|contador_para_deboucing:inst4|inst20 {} debouncer:inst18|contador_para_deboucing:inst4|inst21 {} debouncer:inst18|contador_para_deboucing:inst4|inst22 {} debouncer:inst18|contador_para_deboucing:inst4|inst23 {} debouncer:inst18|contador_para_deboucing:inst4|inst27 {} debouncer:inst18|contador_para_deboucing:inst4|inst24 {} debouncer:inst18|contador_para_deboucing:inst4|inst25 {} debouncer:inst18|contador_para_deboucing:inst4|inst26 {} debouncer:inst18|contador_para_deboucing:inst4|inst28 {} debouncer:inst18|contador_para_deboucing:inst4|inst29 {} debouncer:inst18|contador_para_deboucing:inst4|inst30 {} debouncer:inst18|contador_para_deboucing:inst4|inst31 {} debouncer:inst18|contador_para_deboucing:inst4|inst32 {} debouncer:inst18|contador_para_deboucing:inst4|inst33 {} debouncer:inst18|contador_para_deboucing:inst4|inst34 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.800ns 1.800ns 1.800ns 0.200ns 1.400ns 0.200ns 1.800ns 0.200ns 1.900ns 2.000ns 1.800ns 1.900ns 1.700ns 1.800ns 2.000ns 0.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst18|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst18|inst1 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "44.800 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "44.800 ns" { CLK25 {} CLK25~out {} debouncer:inst18|contador_para_deboucing:inst4|inst {} debouncer:inst18|contador_para_deboucing:inst4|inst19 {} debouncer:inst18|contador_para_deboucing:inst4|inst20 {} debouncer:inst18|contador_para_deboucing:inst4|inst21 {} debouncer:inst18|contador_para_deboucing:inst4|inst22 {} debouncer:inst18|contador_para_deboucing:inst4|inst23 {} debouncer:inst18|contador_para_deboucing:inst4|inst27 {} debouncer:inst18|contador_para_deboucing:inst4|inst24 {} debouncer:inst18|contador_para_deboucing:inst4|inst25 {} debouncer:inst18|contador_para_deboucing:inst4|inst26 {} debouncer:inst18|contador_para_deboucing:inst4|inst28 {} debouncer:inst18|contador_para_deboucing:inst4|inst29 {} debouncer:inst18|contador_para_deboucing:inst4|inst30 {} debouncer:inst18|contador_para_deboucing:inst4|inst31 {} debouncer:inst18|contador_para_deboucing:inst4|inst32 {} debouncer:inst18|contador_para_deboucing:inst4|inst33 {} debouncer:inst18|contador_para_deboucing:inst4|inst34 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.800ns 1.800ns 1.800ns 0.200ns 1.400ns 0.200ns 1.800ns 0.200ns 1.900ns 2.000ns 1.800ns 1.900ns 1.700ns 1.800ns 2.000ns 0.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 976 1040 488 "inst35" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 0 808 872 80 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst35 debouncer:inst18|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst35 {} debouncer:inst18|inst1 {} } { 0.000ns 1.100ns } { 0.000ns 0.300ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst18|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst18|inst1 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "44.800 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "44.800 ns" { CLK25 {} CLK25~out {} debouncer:inst18|contador_para_deboucing:inst4|inst {} debouncer:inst18|contador_para_deboucing:inst4|inst19 {} debouncer:inst18|contador_para_deboucing:inst4|inst20 {} debouncer:inst18|contador_para_deboucing:inst4|inst21 {} debouncer:inst18|contador_para_deboucing:inst4|inst22 {} debouncer:inst18|contador_para_deboucing:inst4|inst23 {} debouncer:inst18|contador_para_deboucing:inst4|inst27 {} debouncer:inst18|contador_para_deboucing:inst4|inst24 {} debouncer:inst18|contador_para_deboucing:inst4|inst25 {} debouncer:inst18|contador_para_deboucing:inst4|inst26 {} debouncer:inst18|contador_para_deboucing:inst4|inst28 {} debouncer:inst18|contador_para_deboucing:inst4|inst29 {} debouncer:inst18|contador_para_deboucing:inst4|inst30 {} debouncer:inst18|contador_para_deboucing:inst4|inst31 {} debouncer:inst18|contador_para_deboucing:inst4|inst32 {} debouncer:inst18|contador_para_deboucing:inst4|inst33 {} debouncer:inst18|contador_para_deboucing:inst4|inst34 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.800ns 1.800ns 1.800ns 0.200ns 1.400ns 0.200ns 1.800ns 0.200ns 1.900ns 2.000ns 1.800ns 1.900ns 1.700ns 1.800ns 2.000ns 0.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK25 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"CLK25\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "debouncer:inst18\|inst debouncer:inst18\|contador_para_deboucing:inst4\|inst35 CLK25 39.3 ns " "Info: Found hold time violation between source  pin or register \"debouncer:inst18\|inst\" and destination pin or register \"debouncer:inst18\|contador_para_deboucing:inst4\|inst35\" for clock \"CLK25\" (Hold time is 39.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "42.900 ns + Largest " "Info: + Largest clock skew is 42.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25 destination 44.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK25\" to destination register is 44.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK25 1 CLK PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; CLK Node = 'CLK25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 424 0 168 440 "CLK25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst 2 REG LC2_D37 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_D37; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 240 304 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst19 3 REG LC1_D33 2 " "Info: 3: + IC(1.700 ns) + CELL(1.100 ns) = 5.800 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst19'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 400 464 176 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 8.700 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst20 4 REG LC3_D37 2 " "Info: 4: + IC(1.800 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC3_D37; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst20'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 544 608 176 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 11.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst21 5 REG LC1_D44 2 " "Info: 5: + IC(1.800 ns) + CELL(1.100 ns) = 11.600 ns; Loc. = LC1_D44; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst21'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 680 744 176 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 14.500 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst22 6 REG LC2_D47 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 14.500 ns; Loc. = LC2_D47; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst22'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 824 888 176 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 15.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst23 7 REG LC1_D47 2 " "Info: 7: + IC(0.200 ns) + CELL(1.100 ns) = 15.800 ns; Loc. = LC1_D47; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst23'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 80 976 1040 176 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 18.300 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst27 8 REG LC2_D36 2 " "Info: 8: + IC(1.400 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC2_D36; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst27'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 240 304 328 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 19.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst24 9 REG LC1_D36 2 " "Info: 9: + IC(0.200 ns) + CELL(1.100 ns) = 19.600 ns; Loc. = LC1_D36; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst24'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 400 464 328 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 22.500 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst25 10 REG LC2_D28 2 " "Info: 10: + IC(1.800 ns) + CELL(1.100 ns) = 22.500 ns; Loc. = LC2_D28; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 544 608 328 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 23.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst26 11 REG LC1_D28 2 " "Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 23.800 ns; Loc. = LC1_D28; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst26'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 680 744 328 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 26.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst28 12 REG LC2_D33 2 " "Info: 12: + IC(1.900 ns) + CELL(1.100 ns) = 26.800 ns; Loc. = LC2_D33; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst28'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 824 888 328 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 29.900 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst29 13 REG LC1_D46 2 " "Info: 13: + IC(2.000 ns) + CELL(1.100 ns) = 29.900 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst29'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 232 976 1040 328 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst30 14 REG LC2_D52 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 32.800 ns; Loc. = LC2_D52; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst30'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 240 304 488 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 35.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst31 15 REG LC2_D44 2 " "Info: 15: + IC(1.900 ns) + CELL(1.100 ns) = 35.800 ns; Loc. = LC2_D44; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst31'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 400 464 488 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 38.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst32 16 REG LC2_D46 2 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 38.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst32'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 544 608 488 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 41.500 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst33 17 REG LC1_D52 2 " "Info: 17: + IC(1.800 ns) + CELL(1.100 ns) = 41.500 ns; Loc. = LC1_D52; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst33'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 680 744 488 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 44.600 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst34 18 REG LC2_D35 2 " "Info: 18: + IC(2.000 ns) + CELL(1.100 ns) = 44.600 ns; Loc. = LC2_D35; Fanout = 2; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst34'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 824 888 488 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 44.800 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst35 19 REG LC1_D35 19 " "Info: 19: + IC(0.200 ns) + CELL(0.000 ns) = 44.800 ns; Loc. = LC1_D35; Fanout = 19; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 976 1040 488 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 42.86 % ) " "Info: Total cell delay = 19.200 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.600 ns ( 57.14 % ) " "Info: Total interconnect delay = 25.600 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "44.800 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "44.800 ns" { CLK25 {} CLK25~out {} debouncer:inst18|contador_para_deboucing:inst4|inst {} debouncer:inst18|contador_para_deboucing:inst4|inst19 {} debouncer:inst18|contador_para_deboucing:inst4|inst20 {} debouncer:inst18|contador_para_deboucing:inst4|inst21 {} debouncer:inst18|contador_para_deboucing:inst4|inst22 {} debouncer:inst18|contador_para_deboucing:inst4|inst23 {} debouncer:inst18|contador_para_deboucing:inst4|inst27 {} debouncer:inst18|contador_para_deboucing:inst4|inst24 {} debouncer:inst18|contador_para_deboucing:inst4|inst25 {} debouncer:inst18|contador_para_deboucing:inst4|inst26 {} debouncer:inst18|contador_para_deboucing:inst4|inst28 {} debouncer:inst18|contador_para_deboucing:inst4|inst29 {} debouncer:inst18|contador_para_deboucing:inst4|inst30 {} debouncer:inst18|contador_para_deboucing:inst4|inst31 {} debouncer:inst18|contador_para_deboucing:inst4|inst32 {} debouncer:inst18|contador_para_deboucing:inst4|inst33 {} debouncer:inst18|contador_para_deboucing:inst4|inst34 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.800ns 1.800ns 1.800ns 0.200ns 1.400ns 0.200ns 1.800ns 0.200ns 1.900ns 2.000ns 1.800ns 1.900ns 1.700ns 1.800ns 2.000ns 0.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25 source 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK25\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK25 1 CLK PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; CLK Node = 'CLK25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 424 0 168 440 "CLK25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns debouncer:inst18\|inst 2 REG LC6_D37 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC6_D37; Fanout = 2; REG Node = 'debouncer:inst18\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK25 debouncer:inst18|inst } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 0 200 264 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst18|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst18|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "44.800 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "44.800 ns" { CLK25 {} CLK25~out {} debouncer:inst18|contador_para_deboucing:inst4|inst {} debouncer:inst18|contador_para_deboucing:inst4|inst19 {} debouncer:inst18|contador_para_deboucing:inst4|inst20 {} debouncer:inst18|contador_para_deboucing:inst4|inst21 {} debouncer:inst18|contador_para_deboucing:inst4|inst22 {} debouncer:inst18|contador_para_deboucing:inst4|inst23 {} debouncer:inst18|contador_para_deboucing:inst4|inst27 {} debouncer:inst18|contador_para_deboucing:inst4|inst24 {} debouncer:inst18|contador_para_deboucing:inst4|inst25 {} debouncer:inst18|contador_para_deboucing:inst4|inst26 {} debouncer:inst18|contador_para_deboucing:inst4|inst28 {} debouncer:inst18|contador_para_deboucing:inst4|inst29 {} debouncer:inst18|contador_para_deboucing:inst4|inst30 {} debouncer:inst18|contador_para_deboucing:inst4|inst31 {} debouncer:inst18|contador_para_deboucing:inst4|inst32 {} debouncer:inst18|contador_para_deboucing:inst4|inst33 {} debouncer:inst18|contador_para_deboucing:inst4|inst34 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.800ns 1.800ns 1.800ns 0.200ns 1.400ns 0.200ns 1.800ns 0.200ns 1.900ns 2.000ns 1.800ns 1.900ns 1.700ns 1.800ns 2.000ns 0.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst18|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst18|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 0 200 264 80 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns - Shortest register register " "Info: - Shortest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:inst18\|inst 1 REG LC6_D37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_D37; Fanout = 2; REG Node = 'debouncer:inst18\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst18|inst } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 0 200 264 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 1.900 ns debouncer:inst18\|inst3 2 COMB LC1_D37 18 " "Info: 2: + IC(0.200 ns) + CELL(1.700 ns) = 1.900 ns; Loc. = LC1_D37; Fanout = 18; COMB Node = 'debouncer:inst18\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { debouncer:inst18|inst debouncer:inst18|inst3 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/debouncer.bdf" { { 104 472 536 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.300 ns) 3.400 ns debouncer:inst18\|contador_para_deboucing:inst4\|inst35 3 REG LC1_D35 19 " "Info: 3: + IC(1.200 ns) + CELL(0.300 ns) = 3.400 ns; Loc. = LC1_D35; Fanout = 19; REG Node = 'debouncer:inst18\|contador_para_deboucing:inst4\|inst35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { debouncer:inst18|inst3 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 976 1040 488 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 58.82 % ) " "Info: Total cell delay = 2.000 ns ( 58.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 41.18 % ) " "Info: Total interconnect delay = 1.400 ns ( 41.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { debouncer:inst18|inst debouncer:inst18|inst3 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { debouncer:inst18|inst {} debouncer:inst18|inst3 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.200ns 1.200ns } { 0.000ns 1.700ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "contador_para_deboucing.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador_para_deboucing.bdf" { { 392 976 1040 488 "inst35" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "44.800 ns" { CLK25 debouncer:inst18|contador_para_deboucing:inst4|inst debouncer:inst18|contador_para_deboucing:inst4|inst19 debouncer:inst18|contador_para_deboucing:inst4|inst20 debouncer:inst18|contador_para_deboucing:inst4|inst21 debouncer:inst18|contador_para_deboucing:inst4|inst22 debouncer:inst18|contador_para_deboucing:inst4|inst23 debouncer:inst18|contador_para_deboucing:inst4|inst27 debouncer:inst18|contador_para_deboucing:inst4|inst24 debouncer:inst18|contador_para_deboucing:inst4|inst25 debouncer:inst18|contador_para_deboucing:inst4|inst26 debouncer:inst18|contador_para_deboucing:inst4|inst28 debouncer:inst18|contador_para_deboucing:inst4|inst29 debouncer:inst18|contador_para_deboucing:inst4|inst30 debouncer:inst18|contador_para_deboucing:inst4|inst31 debouncer:inst18|contador_para_deboucing:inst4|inst32 debouncer:inst18|contador_para_deboucing:inst4|inst33 debouncer:inst18|contador_para_deboucing:inst4|inst34 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "44.800 ns" { CLK25 {} CLK25~out {} debouncer:inst18|contador_para_deboucing:inst4|inst {} debouncer:inst18|contador_para_deboucing:inst4|inst19 {} debouncer:inst18|contador_para_deboucing:inst4|inst20 {} debouncer:inst18|contador_para_deboucing:inst4|inst21 {} debouncer:inst18|contador_para_deboucing:inst4|inst22 {} debouncer:inst18|contador_para_deboucing:inst4|inst23 {} debouncer:inst18|contador_para_deboucing:inst4|inst27 {} debouncer:inst18|contador_para_deboucing:inst4|inst24 {} debouncer:inst18|contador_para_deboucing:inst4|inst25 {} debouncer:inst18|contador_para_deboucing:inst4|inst26 {} debouncer:inst18|contador_para_deboucing:inst4|inst28 {} debouncer:inst18|contador_para_deboucing:inst4|inst29 {} debouncer:inst18|contador_para_deboucing:inst4|inst30 {} debouncer:inst18|contador_para_deboucing:inst4|inst31 {} debouncer:inst18|contador_para_deboucing:inst4|inst32 {} debouncer:inst18|contador_para_deboucing:inst4|inst33 {} debouncer:inst18|contador_para_deboucing:inst4|inst34 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.800ns 1.800ns 1.800ns 0.200ns 1.400ns 0.200ns 1.800ns 0.200ns 1.900ns 2.000ns 1.800ns 1.900ns 1.700ns 1.800ns 2.000ns 0.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst18|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst18|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { debouncer:inst18|inst debouncer:inst18|inst3 debouncer:inst18|contador_para_deboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { debouncer:inst18|inst {} debouncer:inst18|inst3 {} debouncer:inst18|contador_para_deboucing:inst4|inst35 {} } { 0.000ns 0.200ns 1.200ns } { 0.000ns 1.700ns 0.300ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registrador:inst\|inst6 LSB BH1 7.700 ns register " "Info: tsu for register \"registrador:inst\|inst6\" (data pin = \"LSB\", clock pin = \"BH1\") is 7.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.900 ns + Longest pin register " "Info: + Longest pin to register delay is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns LSB 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'LSB'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 120 0 168 136 "LSB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.000 ns) 8.900 ns registrador:inst\|inst6 2 REG LC2_D2 9 " "Info: 2: + IC(4.800 ns) + CELL(1.000 ns) = 8.900 ns; Loc. = LC2_D2; Fanout = 9; REG Node = 'registrador:inst\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { LSB registrador:inst|inst6 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 312 344 408 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 46.07 % ) " "Info: Total cell delay = 4.100 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 53.93 % ) " "Info: Total interconnect delay = 4.800 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { LSB registrador:inst|inst6 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { LSB {} LSB~out {} registrador:inst|inst6 {} } { 0.000ns 0.000ns 4.800ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 312 344 408 392 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BH1 destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"BH1\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns BH1 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'BH1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BH1 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 344 0 168 360 "BH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns registrador:inst\|inst6 2 REG LC2_D2 9 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_D2; Fanout = 9; REG Node = 'registrador:inst\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { BH1 registrador:inst|inst6 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 312 344 408 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst|inst6 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst|inst6 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { LSB registrador:inst|inst6 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { LSB {} LSB~out {} registrador:inst|inst6 {} } { 0.000ns 0.000ns 4.800ns } { 0.000ns 3.100ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst|inst6 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst|inst6 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK c contador:inst1\|inst1 78.600 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"c\" through register \"contador:inst1\|inst1\" is 78.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 58.800 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 58.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisor_de_clock:inst13\|inst 2 REG LC1_K47 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_K47; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK divisor_de_clock:inst13|inst } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 136 200 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns divisor_de_clock:inst13\|inst1 3 REG LC1_K41 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_K41; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 240 304 144 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 8.700 ns divisor_de_clock:inst13\|inst2 4 REG LC2_K43 2 " "Info: 4: + IC(1.700 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC2_K43; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 344 408 144 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 10.000 ns divisor_de_clock:inst13\|inst3 5 REG LC1_K43 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 10.000 ns; Loc. = LC1_K43; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 448 512 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 15.300 ns divisor_de_clock:inst13\|inst4 6 REG LC1_B37 2 " "Info: 6: + IC(4.200 ns) + CELL(1.100 ns) = 15.300 ns; Loc. = LC1_B37; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 552 616 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 18.300 ns divisor_de_clock:inst13\|inst5 7 REG LC1_B52 2 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_B52; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 656 720 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns divisor_de_clock:inst13\|inst6 8 REG LC2_B30 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC2_B30; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 760 824 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 22.800 ns divisor_de_clock:inst13\|inst7 9 REG LC1_B30 2 " "Info: 9: + IC(0.200 ns) + CELL(1.100 ns) = 22.800 ns; Loc. = LC1_B30; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 136 200 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 25.900 ns divisor_de_clock:inst13\|inst8 10 REG LC1_B46 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 25.900 ns; Loc. = LC1_B46; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 240 304 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.800 ns divisor_de_clock:inst13\|inst9 11 REG LC2_B37 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 28.800 ns; Loc. = LC2_B37; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 344 408 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.600 ns divisor_de_clock:inst13\|inst10 12 REG LC1_B33 2 " "Info: 12: + IC(1.700 ns) + CELL(1.100 ns) = 31.600 ns; Loc. = LC1_B33; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 448 512 272 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 33.900 ns divisor_de_clock:inst13\|inst11 13 REG LC2_B45 2 " "Info: 13: + IC(1.200 ns) + CELL(1.100 ns) = 33.900 ns; Loc. = LC2_B45; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 552 616 272 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 36.900 ns divisor_de_clock:inst13\|inst12 14 REG LC1_B27 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 36.900 ns; Loc. = LC1_B27; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 656 720 272 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 40.100 ns divisor_de_clock:inst13\|inst13 15 REG LC1_B47 2 " "Info: 15: + IC(2.100 ns) + CELL(1.100 ns) = 40.100 ns; Loc. = LC1_B47; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 760 824 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 42.900 ns divisor_de_clock:inst13\|inst14 16 REG LC1_B45 2 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 42.900 ns; Loc. = LC1_B45; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 136 200 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 46.500 ns divisor_de_clock:inst13\|inst15 17 REG LC1_B10 2 " "Info: 17: + IC(2.500 ns) + CELL(1.100 ns) = 46.500 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 240 304 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 49.400 ns divisor_de_clock:inst13\|inst16 18 REG LC1_B2 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 49.400 ns; Loc. = LC1_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 344 408 392 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 54.700 ns divisor_de_clock:inst13\|inst17 19 REG LC1_D19 2 " "Info: 19: + IC(4.200 ns) + CELL(1.100 ns) = 54.700 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'divisor_de_clock:inst13\|inst17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 448 512 392 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 57.000 ns contador:inst1\|inst 20 REG LC1_D22 14 " "Info: 20: + IC(1.200 ns) + CELL(1.100 ns) = 57.000 ns; Loc. = LC1_D22; Fanout = 14; REG Node = 'contador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { divisor_de_clock:inst13|inst17 contador:inst1|inst } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 58.800 ns contador:inst1\|inst1 21 REG LC1_D18 12 " "Info: 21: + IC(1.800 ns) + CELL(0.000 ns) = 58.800 ns; Loc. = LC1_D18; Fanout = 12; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 36.39 % ) " "Info: Total cell delay = 21.400 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.400 ns ( 63.61 % ) " "Info: Total interconnect delay = 37.400 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { CLOCK divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.700 ns + Longest register pin " "Info: + Longest register to pin delay is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst1\|inst1 1 REG LC1_D18 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D18; Fanout = 12; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 3.800 ns multiplexador:inst5\|inst42~0 2 COMB LC6_D22 3 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 3.800 ns; Loc. = LC6_D22; Fanout = 3; COMB Node = 'multiplexador:inst5\|inst42~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { contador:inst1|inst1 multiplexador:inst5|inst42~0 } "NODE_NAME" } } { "multiplexador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/multiplexador.bdf" { { 2896 1560 1624 2944 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(2.200 ns) 7.200 ns multiplexador:inst5\|inst18~2 3 COMB LC8_D13 1 " "Info: 3: + IC(1.200 ns) + CELL(2.200 ns) = 7.200 ns; Loc. = LC8_D13; Fanout = 1; COMB Node = 'multiplexador:inst5\|inst18~2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { multiplexador:inst5|inst42~0 multiplexador:inst5|inst18~2 } "NODE_NAME" } } { "multiplexador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/multiplexador.bdf" { { 856 1736 1800 936 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 9.400 ns multiplexador:inst5\|inst18~3 4 COMB LC1_D13 1 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 9.400 ns; Loc. = LC1_D13; Fanout = 1; COMB Node = 'multiplexador:inst5\|inst18~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { multiplexador:inst5|inst18~2 multiplexador:inst5|inst18~3 } "NODE_NAME" } } { "multiplexador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/multiplexador.bdf" { { 856 1736 1800 936 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(8.600 ns) 18.700 ns c 5 PIN PIN_135 0 " "Info: 5: + IC(0.700 ns) + CELL(8.600 ns) = 18.700 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'c'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { multiplexador:inst5|inst18~3 c } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { -96 2024 2200 -80 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 78.61 % ) " "Info: Total cell delay = 14.700 ns ( 78.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.39 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { contador:inst1|inst1 multiplexador:inst5|inst42~0 multiplexador:inst5|inst18~2 multiplexador:inst5|inst18~3 c } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { contador:inst1|inst1 {} multiplexador:inst5|inst42~0 {} multiplexador:inst5|inst18~2 {} multiplexador:inst5|inst18~3 {} c {} } { 0.000ns 1.900ns 1.200ns 0.200ns 0.700ns } { 0.000ns 1.900ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { CLOCK divisor_de_clock:inst13|inst divisor_de_clock:inst13|inst1 divisor_de_clock:inst13|inst2 divisor_de_clock:inst13|inst3 divisor_de_clock:inst13|inst4 divisor_de_clock:inst13|inst5 divisor_de_clock:inst13|inst6 divisor_de_clock:inst13|inst7 divisor_de_clock:inst13|inst8 divisor_de_clock:inst13|inst9 divisor_de_clock:inst13|inst10 divisor_de_clock:inst13|inst11 divisor_de_clock:inst13|inst12 divisor_de_clock:inst13|inst13 divisor_de_clock:inst13|inst14 divisor_de_clock:inst13|inst15 divisor_de_clock:inst13|inst16 divisor_de_clock:inst13|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { CLOCK {} CLOCK~out {} divisor_de_clock:inst13|inst {} divisor_de_clock:inst13|inst1 {} divisor_de_clock:inst13|inst2 {} divisor_de_clock:inst13|inst3 {} divisor_de_clock:inst13|inst4 {} divisor_de_clock:inst13|inst5 {} divisor_de_clock:inst13|inst6 {} divisor_de_clock:inst13|inst7 {} divisor_de_clock:inst13|inst8 {} divisor_de_clock:inst13|inst9 {} divisor_de_clock:inst13|inst10 {} divisor_de_clock:inst13|inst11 {} divisor_de_clock:inst13|inst12 {} divisor_de_clock:inst13|inst13 {} divisor_de_clock:inst13|inst14 {} divisor_de_clock:inst13|inst15 {} divisor_de_clock:inst13|inst16 {} divisor_de_clock:inst13|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.700ns 0.200ns 4.200ns 1.900ns 2.100ns 0.200ns 2.000ns 1.800ns 1.700ns 1.200ns 1.900ns 2.100ns 1.700ns 2.500ns 1.800ns 4.200ns 1.200ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { contador:inst1|inst1 multiplexador:inst5|inst42~0 multiplexador:inst5|inst18~2 multiplexador:inst5|inst18~3 c } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { contador:inst1|inst1 {} multiplexador:inst5|inst42~0 {} multiplexador:inst5|inst18~2 {} multiplexador:inst5|inst18~3 {} c {} } { 0.000ns 1.900ns 1.200ns 0.200ns 0.700ns } { 0.000ns 1.900ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registrador:inst10\|inst4 pin_name5 BH1 -0.100 ns register " "Info: th for register \"registrador:inst10\|inst4\" (data pin = \"pin_name5\", clock pin = \"BH1\") is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BH1 destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"BH1\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns BH1 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'BH1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BH1 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 344 0 168 360 "BH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns registrador:inst10\|inst4 2 REG LC6_D5 9 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC6_D5; Fanout = 9; REG Node = 'registrador:inst10\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { BH1 registrador:inst10|inst4 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 104 344 408 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 104 344 408 184 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns pin_name5 1 PIN PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'pin_name5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 200 0 168 216 "pin_name5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.000 ns) 2.900 ns registrador:inst10\|inst4 2 REG LC6_D5 9 " "Info: 2: + IC(1.400 ns) + CELL(1.000 ns) = 2.900 ns; Loc. = LC6_D5; Fanout = 9; REG Node = 'registrador:inst10\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { pin_name5 registrador:inst10|inst4 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 104 344 408 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 51.72 % ) " "Info: Total cell delay = 1.500 ns ( 51.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 48.28 % ) " "Info: Total interconnect delay = 1.400 ns ( 48.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pin_name5 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { pin_name5 {} pin_name5~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pin_name5 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { pin_name5 {} pin_name5~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 15:59:30 2019 " "Info: Processing ended: Wed Jul 31 15:59:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
