// Seed: 1454897921
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output supply1 id_5
    , id_12,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply0 id_10
);
  assign id_12 = -1;
  module_0 modCall_1 (
      id_8,
      id_0
  );
  logic id_13 = id_0;
  genvar id_14;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output reg id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout tri0 id_15;
  input wire id_14;
  module_2 modCall_1 (id_20);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_15 = id_10 + -1;
  if (1) begin : LABEL_0
    wire id_25 = id_11;
  end else
    always begin : LABEL_1
      id_22 = 1;
    end
endmodule
