

================================================================
== Vitis HLS Report for 'calc_angle_float_float_s'
================================================================
* Date:           Thu Apr 27 00:10:48 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        svd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      180|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    17|      630|      662|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      268|    -|
|Register             |        -|     -|     1427|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    17|     2057|     1334|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_3_full_dsp_1_U1  |faddfsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fdiv_32ns_32ns_32_6_no_dsp_1_U4        |fdiv_32ns_32ns_32_6_no_dsp_1        |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U2       |fmul_32ns_32ns_32_2_max_dsp_1       |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U3       |fmul_32ns_32ns_32_2_max_dsp_1       |        0|   3|  128|   77|    0|
    |frsqrt_32ns_32ns_32_5_full_dsp_1_U5    |frsqrt_32ns_32ns_32_5_full_dsp_1    |        0|   9|  197|  282|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  17|  630|  662|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |ret_1_fu_191_p2           |         +|   0|  0|  16|           9|           5|
    |ret_fu_155_p2             |         +|   0|  0|  16|           9|           5|
    |ap_condition_398          |       and|   0|  0|   2|           1|           1|
    |ap_condition_804          |       and|   0|  0|   2|           1|           1|
    |ap_condition_809          |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_1_fu_171_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln106_2_fu_197_p2    |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln106_3_fu_203_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln106_fu_165_p2      |      icmp|   0|  0|  11|           9|           9|
    |or_ln106_1_fu_209_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_177_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln228_1_fu_261_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln228_fu_254_p3    |    select|   0|  0|  30|           1|           1|
    |select_ln244_fu_247_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 180|          61|         100|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                               |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter0                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                                 |   9|          2|    1|          2|
    |ap_phi_mux_cosThetaAdiv2_write_assign_phi_fu_61_p6      |   9|          2|   32|         64|
    |ap_phi_mux_sinThetaAdiv2_write_assign_phi_fu_73_p6      |   9|          2|   32|         64|
    |ap_phi_mux_tanThetaAdiv2_2_phi_fu_51_p4                 |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69  |  14|          3|   32|         96|
    |grp_fu_100_p0                                           |  20|          4|   32|        128|
    |grp_fu_100_p1                                           |  20|          4|   32|        128|
    |grp_fu_106_p1                                           |  14|          3|   32|         96|
    |grp_fu_82_opcode                                        |  14|          3|    2|          6|
    |grp_fu_82_p0                                            |  26|          5|   32|        160|
    |grp_fu_82_p1                                            |  14|          3|   32|         96|
    |grp_fu_88_p0                                            |  26|          5|   32|        160|
    |grp_fu_88_p1                                            |  26|          5|   32|        160|
    |tanThetaAdiv2_2_reg_48                                  |   9|          2|   32|         64|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 268|         55|  421|       1391|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |cosThetaA_int_reg_337                                   |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_364                               |  32|   0|   32|          0|
    |mul3_reg_354                                            |  32|   0|   32|          0|
    |mul_reg_317                                             |  32|   0|   32|          0|
    |or_ln106_1_reg_301                                      |   1|   0|    1|          0|
    |or_ln106_reg_290                                        |   1|   0|    1|          0|
    |p_Result_2_reg_305                                      |   1|   0|    1|          0|
    |p_Result_4_reg_344                                      |   1|   0|    1|          0|
    |p_Result_s_reg_294                                      |   1|   0|    1|          0|
    |reg_111                                                 |  32|   0|   32|          0|
    |reg_117                                                 |  32|   0|   32|          0|
    |sinThetaA_int_reg_348                                   |  32|   0|   32|          0|
    |tanThetaA_reg_310                                       |  32|   0|   32|          0|
    |tanThetaAdiv2_2_reg_48                                  |  32|   0|   32|          0|
    |tmp_reg_327                                             |  32|   0|   32|          0|
    |x_assign_2_reg_359                                      |  32|   0|   32|          0|
    |x_assign_reg_322                                        |  32|   0|   32|          0|
    |or_ln106_1_reg_301                                      |  64|  32|    1|          0|
    |or_ln106_reg_290                                        |  64|  32|    1|          0|
    |p_Result_2_reg_305                                      |  64|  32|    1|          0|
    |p_Result_4_reg_344                                      |  64|  32|    1|          0|
    |p_Result_s_reg_294                                      |  64|  32|    1|          0|
    |tanThetaA_reg_310                                       |  64|  32|   32|          0|
    |tanThetaAdiv2_2_reg_48                                  |  64|  32|   32|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |1427| 224| 1048|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------+-----+-----+------------+--------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|A_0          |   in|   32|     ap_none|                       A_0|        scalar|
|A_1          |   in|   32|     ap_none|                       A_1|        scalar|
+-------------+-----+-----+------------+--------------------------+--------------+

