==27885== Cachegrind, a cache and branch-prediction profiler
==27885== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27885== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27885== Command: ./mser .
==27885== 
--27885-- warning: L3 cache found, using its data for the LL simulation.
--27885-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27885-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==27885== 
==27885== Process terminating with default action of signal 15 (SIGTERM)
==27885==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27885==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27885== 
==27885== I   refs:      1,643,769,301
==27885== I1  misses:            1,736
==27885== LLi misses:            1,238
==27885== I1  miss rate:          0.00%
==27885== LLi miss rate:          0.00%
==27885== 
==27885== D   refs:        702,816,020  (476,168,611 rd   + 226,647,409 wr)
==27885== D1  misses:        4,004,456  (  2,534,242 rd   +   1,470,214 wr)
==27885== LLd misses:        1,175,315  (    113,198 rd   +   1,062,117 wr)
==27885== D1  miss rate:           0.6% (        0.5%     +         0.6%  )
==27885== LLd miss rate:           0.2% (        0.0%     +         0.5%  )
==27885== 
==27885== LL refs:           4,006,192  (  2,535,978 rd   +   1,470,214 wr)
==27885== LL misses:         1,176,553  (    114,436 rd   +   1,062,117 wr)
==27885== LL miss rate:            0.1% (        0.0%     +         0.5%  )
