<stg><name>selectionSort</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="19">
<or_exp><and_exp><literal name="operation_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="1" to="8">
<condition id="17">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="22">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="9">
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="6">
<condition id="26">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="4">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @selectionSort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

]]></node>
<StgValue><ssdm name="indexOutputData_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="1">
<![CDATA[
:4  %operation_V_load = load i1* @operation_V, align 1

]]></node>
<StgValue><ssdm name="operation_V_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %operation_V_load, label %3, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp = sext i8 %indexOutputData_read to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %index_min = phi i8 [ %i, %2 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="index_min"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="16" op_0_bw="8">
<![CDATA[
.preheader:1  %index_min_cast1 = zext i8 %index_min to i16

]]></node>
<StgValue><ssdm name="index_min_cast1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %exitcond1_i = icmp eq i8 %index_min, -1

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %i = add i8 %index_min, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1_i, label %selectionAlgorithm.exit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i = zext i8 %index_min to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_1 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="8">
<![CDATA[
:2  %min_2 = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="8">
<![CDATA[
:2  %min_2 = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.backedge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.backedge.i:0  %index_min1_i = phi i16 [ %index_min_cast1, %1 ], [ %j_i_index_min1_i, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="index_min1_i"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.backedge.i:1  %min1_i = phi i16 [ %min_2, %1 ], [ %min_i_min1_i, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="min1_i"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.backedge.i:2  %j_0_in_i = phi i16 [ %index_min_cast1, %1 ], [ %index_min_2, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="j_0_in_i"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i:3  %index_min_2 = add i16 %j_0_in_i, 1

]]></node>
<StgValue><ssdm name="index_min_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i:4  %exitcond_i = icmp eq i16 %j_0_in_i, 255

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge.i:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i:6  br i1 %exitcond_i, label %2, label %.backedge.i.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:0  %tmp_3_i = sext i16 %index_min_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.backedge.i.backedge:1  %A_addr_3 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_3_i

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="8">
<![CDATA[
.backedge.i.backedge:2  %min = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="16">
<![CDATA[
:0  %tmp_1_i = sext i16 %index_min1_i to i64

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_2 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1_i

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load_2 = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="8">
<![CDATA[
.backedge.i.backedge:2  %min = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i.backedge:3  %tmp_4_i = icmp slt i16 %min, %min1_i

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.backedge.i.backedge:4  %j_i_index_min1_i = select i1 %tmp_4_i, i16 %index_min_2, i16 %index_min1_i

]]></node>
<StgValue><ssdm name="j_i_index_min1_i"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.backedge.i.backedge:5  %min_i_min1_i = select i1 %tmp_4_i, i16 %min, i16 %min1_i

]]></node>
<StgValue><ssdm name="min_i_min1_i"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
.backedge.i.backedge:6  br label %.backedge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load_2 = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:3  store i16 %A_load_2, i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:4  store i16 %min_2, i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %selectionAlgorithm.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
selectionAlgorithm.exit:0  %p_0 = phi i16 [ %A_load, %3 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="16">
<![CDATA[
selectionAlgorithm.exit:1  ret i16 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="indexOutputData" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indexOutputData"/></StgValue>
</port>
<port id="72" name="operation_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="operation_V"/></StgValue>
</port>
<port id="73" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="indexOutputData" to="stg_10" fromId="71" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="79" from="stg_78" to="stg_11" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecTopModule" to="stg_12" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="selectionSort_str" to="stg_12" fromId="82" toId="12">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i8" to="indexOutputData_read" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="indexOutputData" to="indexOutputData_read" fromId="71" toId="13">
</dataflow>
<dataflow id="87" from="operation_V" to="operation_V_load" fromId="72" toId="14">
</dataflow>
<dataflow id="88" from="operation_V_load" to="stg_15" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="indexOutputData_read" to="tmp" fromId="13" toId="16">
</dataflow>
<dataflow id="90" from="A" to="A_addr" fromId="73" toId="17">
</dataflow>
<dataflow id="92" from="stg_91" to="A_addr" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="tmp" to="A_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="A_addr" to="A_load" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="i" to="index_min" fromId="23" toId="19">
<BackEdge/>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="stg_51" to="index_min" fromId="51" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="98" from="stg_97" to="index_min" fromId="97" toId="19">
<condition id="48">
<or_exp><and_exp><literal name="operation_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="stg_15" to="index_min" fromId="15" toId="19">
</dataflow>
<dataflow id="100" from="index_min" to="index_min_cast1" fromId="19" toId="20">
</dataflow>
<dataflow id="101" from="index_min" to="exitcond1_i" fromId="19" toId="21">
</dataflow>
<dataflow id="103" from="stg_102" to="exitcond1_i" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="104" toId="22">
</dataflow>
<dataflow id="107" from="stg_106" to="empty" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="stg_106" to="empty" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="stg_106" to="empty" fromId="106" toId="22">
</dataflow>
<dataflow id="110" from="index_min" to="i" fromId="19" toId="23">
</dataflow>
<dataflow id="112" from="stg_111" to="i" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="exitcond1_i" to="stg_24" fromId="21" toId="24">
</dataflow>
<dataflow id="114" from="index_min" to="tmp_i" fromId="19" toId="25">
</dataflow>
<dataflow id="115" from="A" to="A_addr_1" fromId="73" toId="26">
</dataflow>
<dataflow id="116" from="stg_91" to="A_addr_1" fromId="91" toId="26">
</dataflow>
<dataflow id="117" from="tmp_i" to="A_addr_1" fromId="25" toId="26">
</dataflow>
<dataflow id="118" from="A_addr_1" to="min_2" fromId="26" toId="27">
</dataflow>
<dataflow id="119" from="A_addr_1" to="min_2" fromId="26" toId="28">
</dataflow>
<dataflow id="120" from="index_min_cast1" to="index_min1_i" fromId="20" toId="30">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="stg_29" to="index_min1_i" fromId="29" toId="30">
</dataflow>
<dataflow id="122" from="j_i_index_min1_i" to="index_min1_i" fromId="45" toId="30">
<BackEdge/>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="stg_47" to="index_min1_i" fromId="47" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="124" from="min_2" to="min1_i" fromId="28" toId="31">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="stg_29" to="min1_i" fromId="29" toId="31">
</dataflow>
<dataflow id="126" from="min_i_min1_i" to="min1_i" fromId="46" toId="31">
<BackEdge/>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="stg_47" to="min1_i" fromId="47" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="128" from="index_min_cast1" to="j_0_in_i" fromId="20" toId="32">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="stg_29" to="j_0_in_i" fromId="29" toId="32">
</dataflow>
<dataflow id="130" from="index_min_2" to="j_0_in_i" fromId="33" toId="32">
<BackEdge/>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="stg_47" to="j_0_in_i" fromId="47" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="132" from="j_0_in_i" to="index_min_2" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="stg_133" to="index_min_2" fromId="133" toId="33">
</dataflow>
<dataflow id="135" from="j_0_in_i" to="exitcond_i" fromId="32" toId="34">
</dataflow>
<dataflow id="137" from="stg_136" to="exitcond_i" fromId="136" toId="34">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="104" toId="35">
</dataflow>
<dataflow id="140" from="stg_139" to="empty_2" fromId="139" toId="35">
</dataflow>
<dataflow id="141" from="stg_106" to="empty_2" fromId="106" toId="35">
</dataflow>
<dataflow id="142" from="stg_91" to="empty_2" fromId="91" toId="35">
</dataflow>
<dataflow id="143" from="exitcond_i" to="stg_36" fromId="34" toId="36">
</dataflow>
<dataflow id="144" from="index_min_2" to="tmp_3_i" fromId="33" toId="37">
</dataflow>
<dataflow id="145" from="A" to="A_addr_3" fromId="73" toId="38">
</dataflow>
<dataflow id="146" from="stg_91" to="A_addr_3" fromId="91" toId="38">
</dataflow>
<dataflow id="147" from="tmp_3_i" to="A_addr_3" fromId="37" toId="38">
</dataflow>
<dataflow id="148" from="A_addr_3" to="min" fromId="38" toId="39">
</dataflow>
<dataflow id="149" from="index_min1_i" to="tmp_1_i" fromId="30" toId="40">
</dataflow>
<dataflow id="150" from="A" to="A_addr_2" fromId="73" toId="41">
</dataflow>
<dataflow id="151" from="stg_91" to="A_addr_2" fromId="91" toId="41">
</dataflow>
<dataflow id="152" from="tmp_1_i" to="A_addr_2" fromId="40" toId="41">
</dataflow>
<dataflow id="153" from="A_addr_2" to="A_load_2" fromId="41" toId="42">
</dataflow>
<dataflow id="154" from="A_addr_3" to="min" fromId="38" toId="43">
</dataflow>
<dataflow id="155" from="min" to="tmp_4_i" fromId="43" toId="44">
</dataflow>
<dataflow id="156" from="min1_i" to="tmp_4_i" fromId="31" toId="44">
</dataflow>
<dataflow id="157" from="tmp_4_i" to="j_i_index_min1_i" fromId="44" toId="45">
</dataflow>
<dataflow id="158" from="index_min_2" to="j_i_index_min1_i" fromId="33" toId="45">
</dataflow>
<dataflow id="159" from="index_min1_i" to="j_i_index_min1_i" fromId="30" toId="45">
</dataflow>
<dataflow id="160" from="tmp_4_i" to="min_i_min1_i" fromId="44" toId="46">
</dataflow>
<dataflow id="161" from="min" to="min_i_min1_i" fromId="43" toId="46">
</dataflow>
<dataflow id="162" from="min1_i" to="min_i_min1_i" fromId="31" toId="46">
</dataflow>
<dataflow id="163" from="A_addr_2" to="A_load_2" fromId="41" toId="48">
</dataflow>
<dataflow id="164" from="A_load_2" to="stg_49" fromId="48" toId="49">
</dataflow>
<dataflow id="165" from="A_addr_1" to="stg_49" fromId="26" toId="49">
</dataflow>
<dataflow id="166" from="min_2" to="stg_50" fromId="28" toId="50">
</dataflow>
<dataflow id="167" from="A_addr_2" to="stg_50" fromId="41" toId="50">
</dataflow>
<dataflow id="168" from="A_addr" to="A_load" fromId="17" toId="52">
</dataflow>
<dataflow id="169" from="A_load" to="p_0" fromId="52" toId="54">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="stg_53" to="p_0" fromId="53" toId="54">
</dataflow>
<dataflow id="171" from="stg_78" to="p_0" fromId="78" toId="54">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="stg_24" to="p_0" fromId="24" toId="54">
</dataflow>
<dataflow id="173" from="p_0" to="stg_55" fromId="54" toId="55">
</dataflow>
<dataflow id="174" from="operation_V_load" to="stg_1" fromId="14" toId="1">
</dataflow>
<dataflow id="175" from="exitcond1_i" to="stg_2" fromId="21" toId="2">
</dataflow>
<dataflow id="176" from="exitcond_i" to="stg_4" fromId="34" toId="4">
</dataflow>
</dataflows>


</stg>
