;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/20/2018 3:40:08 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x14090000  	5129
0x0008	0x13DD0000  	5085
0x000C	0x13DD0000  	5085
0x0010	0x13DD0000  	5085
0x0014	0x13DD0000  	5085
0x0018	0x13DD0000  	5085
0x001C	0x13DD0000  	5085
0x0020	0x13DD0000  	5085
0x0024	0x13DD0000  	5085
0x0028	0x13DD0000  	5085
0x002C	0x13DD0000  	5085
0x0030	0x13DD0000  	5085
0x0034	0x13DD0000  	5085
0x0038	0x13DD0000  	5085
0x003C	0x13DD0000  	5085
0x0040	0x13DD0000  	5085
0x0044	0x13DD0000  	5085
0x0048	0x13DD0000  	5085
0x004C	0x13DD0000  	5085
0x0050	0x13DD0000  	5085
0x0054	0x13DD0000  	5085
0x0058	0x13DD0000  	5085
0x005C	0x13DD0000  	5085
0x0060	0x13DD0000  	5085
0x0064	0x13DD0000  	5085
0x0068	0x13DD0000  	5085
0x006C	0x13DD0000  	5085
0x0070	0x13DD0000  	5085
0x0074	0x13DD0000  	5085
0x0078	0x13DD0000  	5085
0x007C	0x13DD0000  	5085
0x0080	0x13DD0000  	5085
0x0084	0x13DD0000  	5085
0x0088	0x13DD0000  	5085
0x008C	0x13DD0000  	5085
0x0090	0x13DD0000  	5085
0x0094	0x13DD0000  	5085
0x0098	0x13DD0000  	5085
0x009C	0x13DD0000  	5085
0x00A0	0x13DD0000  	5085
0x00A4	0x13DD0000  	5085
0x00A8	0x13DD0000  	5085
0x00AC	0x13DD0000  	5085
0x00B0	0x13DD0000  	5085
0x00B4	0x13DD0000  	5085
0x00B8	0x13DD0000  	5085
0x00BC	0x13DD0000  	5085
0x00C0	0x13DD0000  	5085
0x00C4	0x13DD0000  	5085
0x00C8	0x13DD0000  	5085
0x00CC	0x13DD0000  	5085
0x00D0	0x13DD0000  	5085
0x00D4	0x13DD0000  	5085
0x00D8	0x13DD0000  	5085
0x00DC	0x13DD0000  	5085
0x00E0	0x13DD0000  	5085
0x00E4	0x13DD0000  	5085
0x00E8	0x13DD0000  	5085
0x00EC	0x13DD0000  	5085
0x00F0	0x13DD0000  	5085
0x00F4	0x13DD0000  	5085
0x00F8	0x13DD0000  	5085
0x00FC	0x13DD0000  	5085
0x0100	0x13DD0000  	5085
0x0104	0x13DD0000  	5085
0x0108	0x13DD0000  	5085
0x010C	0x13DD0000  	5085
0x0110	0x13DD0000  	5085
0x0114	0x13DD0000  	5085
0x0118	0x13DD0000  	5085
0x011C	0x13DD0000  	5085
0x0120	0x13DD0000  	5085
0x0124	0x13DD0000  	5085
0x0128	0x13DD0000  	5085
0x012C	0x13DD0000  	5085
0x0130	0x13DD0000  	5085
0x0134	0x13DD0000  	5085
0x0138	0x13DD0000  	5085
0x013C	0x13DD0000  	5085
0x0140	0x13DD0000  	5085
0x0144	0x13DD0000  	5085
0x0148	0x13DD0000  	5085
0x014C	0x13DD0000  	5085
0x0150	0x13DD0000  	5085
0x0154	0x13DD0000  	5085
0x0158	0x13DD0000  	5085
0x015C	0x13DD0000  	5085
0x0160	0x13DD0000  	5085
0x0164	0x13DD0000  	5085
0x0168	0x13DD0000  	5085
0x016C	0x13DD0000  	5085
0x0170	0x13DD0000  	5085
0x0174	0x13DD0000  	5085
0x0178	0x13DD0000  	5085
0x017C	0x13DD0000  	5085
0x0180	0x13DD0000  	5085
0x0184	0x13DD0000  	5085
; end of ____SysVT
_main:
;DemoARM.c, 296 :: 		void main()
0x1408	0xF000F80E  BL	5160
0x140C	0xF7FFFFD0  BL	5040
0x1410	0xF000FA20  BL	6228
0x1414	0xF7FFFFE6  BL	5092
0x1418	0xF000F9DC  BL	6100
;DemoARM.c, 298 :: 		setup();
0x141C	0xF7FFFF96  BL	_setup+0
;DemoARM.c, 303 :: 		while(1) loop();
L_main50:
0x1420	0xF7FFFF6A  BL	_loop+0
0x1424	0xE7FC    B	L_main50
;DemoARM.c, 304 :: 		}
L_end_main:
L__main_end_loop:
0x1426	0xE7FE    B	L__main_end_loop
; end of _main
_setup:
;DemoARM.c, 144 :: 		void setup()
0x134C	0xB081    SUB	SP, SP, #4
0x134E	0xF8CDE000  STR	LR, [SP, #0]
;DemoARM.c, 150 :: 		_gpio_pinmask_6 |_gpio_pinmask_7);
0x1352	0x21FF    MOVS	R1, #255
;DemoARM.c, 147 :: 		gpio_digital_output(&GPIOD_ODR, //output data register (ODR)
0x1354	0x4813    LDR	R0, [PC, #76]
;DemoARM.c, 150 :: 		_gpio_pinmask_6 |_gpio_pinmask_7);
0x1356	0xF7FFFD81  BL	_GPIO_Digital_Output+0
;DemoARM.c, 155 :: 		_gpio_pinmask_4 /*led*/ );
0x135A	0x211F    MOVS	R1, #31
;DemoARM.c, 153 :: 		gpio_digital_output(&GPIOC_ODR,
0x135C	0x4812    LDR	R0, [PC, #72]
;DemoARM.c, 155 :: 		_gpio_pinmask_4 /*led*/ );
0x135E	0xF7FFFD7D  BL	_GPIO_Digital_Output+0
;DemoARM.c, 161 :: 		_gpio_cfg_mode_input | _gpio_cfg_pull_up); //configuracao dos bits como entrada com pull up ativo
0x1362	0x2282    MOVS	R2, #130
;DemoARM.c, 160 :: 		_gpio_pinmask_2 | _gpio_pinmask_5,/*bits 3 e 4*/
0x1364	0x213C    MOVS	R1, #60
;DemoARM.c, 158 :: 		gpio_config(&GPIOE_BASE,
0x1366	0x4811    LDR	R0, [PC, #68]
;DemoARM.c, 161 :: 		_gpio_cfg_mode_input | _gpio_cfg_pull_up); //configuracao dos bits como entrada com pull up ativo
0x1368	0xF7FFF9A8  BL	_GPIO_Config+0
;DemoARM.c, 163 :: 		adc1_init();
0x136C	0xF7FFFD84  BL	_ADC1_Init+0
;DemoARM.c, 164 :: 		adc_set_input_channel(_adc_channel_1);
0x1370	0xF2400002  MOVW	R0, #2
0x1374	0xF7FFFCB8  BL	_ADC_Set_Input_Channel+0
;DemoARM.c, 166 :: 		adc2_init();
0x1378	0xF7FFFB76  BL	_ADC2_Init+0
;DemoARM.c, 167 :: 		adc_set_input_channel(_adc_channel_2);
0x137C	0xF2400004  MOVW	R0, #4
0x1380	0xF7FFFCB2  BL	_ADC_Set_Input_Channel+0
;DemoARM.c, 170 :: 		lcd_init();
0x1384	0xF7FFFB8A  BL	_Lcd_Init+0
;DemoARM.c, 171 :: 		lcd_cmd(_LCD_CLEAR);
0x1388	0x2001    MOVS	R0, #1
0x138A	0xF7FFFEFF  BL	_Lcd_Cmd+0
;DemoARM.c, 172 :: 		lcd_cmd(_LCD_CURSOR_OFF);
0x138E	0x200C    MOVS	R0, #12
0x1390	0xF7FFFEFC  BL	_Lcd_Cmd+0
;DemoARM.c, 178 :: 		_gpio_pinmask_6 |_gpio_pinmask_7);
0x1394	0x21FF    MOVS	R1, #255
;DemoARM.c, 175 :: 		gpio_digital_output(&GPIOD_ODR, //output data register (ODR)
0x1396	0x4803    LDR	R0, [PC, #12]
;DemoARM.c, 178 :: 		_gpio_pinmask_6 |_gpio_pinmask_7);
0x1398	0xF7FFFD60  BL	_GPIO_Digital_Output+0
;DemoARM.c, 179 :: 		}
L_end_setup:
0x139C	0xF8DDE000  LDR	LR, [SP, #0]
0x13A0	0xB001    ADD	SP, SP, #4
0x13A2	0x4770    BX	LR
0x13A4	0x0C144002  	GPIOD_ODR+0
0x13A8	0x08144002  	GPIOC_ODR+0
0x13AC	0x10004002  	GPIOE_BASE+0
; end of _setup
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0E5C	0xB081    SUB	SP, SP, #4
0x0E5E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0E62	0x4A04    LDR	R2, [PC, #16]
0x0E64	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0E66	0xF7FFFC29  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0E6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E6E	0xB001    ADD	SP, SP, #4
0x0E70	0x4770    BX	LR
0x0E72	0xBF00    NOP
0x0E74	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06BC	0xB084    SUB	SP, SP, #16
0x06BE	0xF8CDE000  STR	LR, [SP, #0]
0x06C2	0xB28D    UXTH	R5, R1
0x06C4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x06C6	0x4B86    LDR	R3, [PC, #536]
0x06C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x06CC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x06CE	0x4618    MOV	R0, R3
0x06D0	0xF7FFFE3E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x06D4	0xF1B50FFF  CMP	R5, #255
0x06D8	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x06DA	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x06DC	0x4B81    LDR	R3, [PC, #516]
0x06DE	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x06E2	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x06E4	0x4B80    LDR	R3, [PC, #512]
0x06E6	0x429E    CMP	R6, R3
0x06E8	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x06EA	0xF2455355  MOVW	R3, #21845
0x06EE	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x06F2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x06F4	0x1D3D    ADDS	R5, R7, #4
0x06F6	0x682C    LDR	R4, [R5, #0]
0x06F8	0xF06F03FF  MVN	R3, #255
0x06FC	0xEA040303  AND	R3, R4, R3, LSL #0
0x0700	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0702	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0706	0x682C    LDR	R4, [R5, #0]
0x0708	0xF64F73FF  MOVW	R3, #65535
0x070C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0710	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0712	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0714	0x2E42    CMP	R6, #66
0x0716	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0718	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x071A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x071C	0xF64F73FF  MOVW	R3, #65535
0x0720	0x429D    CMP	R5, R3
0x0722	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0724	0x4B70    LDR	R3, [PC, #448]
0x0726	0x429E    CMP	R6, R3
0x0728	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x072A	0xF04F3355  MOV	R3, #1431655765
0x072E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0730	0x1D3C    ADDS	R4, R7, #4
0x0732	0x2300    MOVS	R3, #0
0x0734	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0736	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x073A	0xF04F33FF  MOV	R3, #-1
0x073E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0740	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0742	0x2E42    CMP	R6, #66
0x0744	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0746	0x2300    MOVS	R3, #0
0x0748	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x074A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x074C	0xF0060301  AND	R3, R6, #1
0x0750	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0752	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0754	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0756	0xF0060308  AND	R3, R6, #8
0x075A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x075C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x075E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0760	0xF0060304  AND	R3, R6, #4
0x0764	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0766	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0768	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x076A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x076C	0xF4062301  AND	R3, R6, #528384
0x0770	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0772	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0774	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0776	0xF4066300  AND	R3, R6, #2048
0x077A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x077C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x077E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0780	0xF4066380  AND	R3, R6, #1024
0x0784	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0786	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0788	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x078A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x078C	0xF0060320  AND	R3, R6, #32
0x0790	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0792	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0794	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0796	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0798	0xF4067380  AND	R3, R6, #256
0x079C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x079E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x07A0	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x07A2	0xF0060380  AND	R3, R6, #128
0x07A6	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x07A8	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x07AA	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x07AC	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x07AE	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x07B2	0x9201    STR	R2, [SP, #4]
0x07B4	0xFA1FF985  UXTH	R9, R5
0x07B8	0x46B0    MOV	R8, R6
0x07BA	0x4606    MOV	R6, R0
0x07BC	0x4618    MOV	R0, R3
0x07BE	0x460A    MOV	R2, R1
0x07C0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x07C2	0xF1BA0F10  CMP	R10, #16
0x07C6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x07CA	0xF04F0301  MOV	R3, #1
0x07CE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x07D2	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x07D6	0x42A3    CMP	R3, R4
0x07D8	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x07DC	0xEA4F044A  LSL	R4, R10, #1
0x07E0	0xF04F0303  MOV	R3, #3
0x07E4	0x40A3    LSLS	R3, R4
0x07E6	0x43DC    MVN	R4, R3
0x07E8	0x683B    LDR	R3, [R7, #0]
0x07EA	0x4023    ANDS	R3, R4
0x07EC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x07EE	0xEA4F034A  LSL	R3, R10, #1
0x07F2	0xFA06F403  LSL	R4, R6, R3
0x07F6	0x683B    LDR	R3, [R7, #0]
0x07F8	0x4323    ORRS	R3, R4
0x07FA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x07FC	0xF008030C  AND	R3, R8, #12
0x0800	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0802	0xF2070508  ADDW	R5, R7, #8
0x0806	0xEA4F044A  LSL	R4, R10, #1
0x080A	0xF04F0303  MOV	R3, #3
0x080E	0x40A3    LSLS	R3, R4
0x0810	0x43DC    MVN	R4, R3
0x0812	0x682B    LDR	R3, [R5, #0]
0x0814	0x4023    ANDS	R3, R4
0x0816	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0818	0xF2070508  ADDW	R5, R7, #8
0x081C	0xEA4F034A  LSL	R3, R10, #1
0x0820	0xFA02F403  LSL	R4, R2, R3
0x0824	0x682B    LDR	R3, [R5, #0]
0x0826	0x4323    ORRS	R3, R4
0x0828	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x082A	0x1D3D    ADDS	R5, R7, #4
0x082C	0xFA1FF48A  UXTH	R4, R10
0x0830	0xF04F0301  MOV	R3, #1
0x0834	0x40A3    LSLS	R3, R4
0x0836	0x43DC    MVN	R4, R3
0x0838	0x682B    LDR	R3, [R5, #0]
0x083A	0x4023    ANDS	R3, R4
0x083C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x083E	0x1D3D    ADDS	R5, R7, #4
0x0840	0xFA1FF48A  UXTH	R4, R10
0x0844	0xB28B    UXTH	R3, R1
0x0846	0xFA03F404  LSL	R4, R3, R4
0x084A	0xB2A4    UXTH	R4, R4
0x084C	0x682B    LDR	R3, [R5, #0]
0x084E	0x4323    ORRS	R3, R4
0x0850	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0852	0xF207050C  ADDW	R5, R7, #12
0x0856	0xFA1FF38A  UXTH	R3, R10
0x085A	0x005C    LSLS	R4, R3, #1
0x085C	0xB2A4    UXTH	R4, R4
0x085E	0xF04F0303  MOV	R3, #3
0x0862	0x40A3    LSLS	R3, R4
0x0864	0x43DC    MVN	R4, R3
0x0866	0x682B    LDR	R3, [R5, #0]
0x0868	0x4023    ANDS	R3, R4
0x086A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x086C	0xF207050C  ADDW	R5, R7, #12
0x0870	0xEA4F034A  LSL	R3, R10, #1
0x0874	0xFA00F403  LSL	R4, R0, R3
0x0878	0x682B    LDR	R3, [R5, #0]
0x087A	0x4323    ORRS	R3, R4
0x087C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x087E	0xF0080308  AND	R3, R8, #8
0x0882	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0884	0xF4080370  AND	R3, R8, #15728640
0x0888	0x0D1B    LSRS	R3, R3, #20
0x088A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x088E	0xF1BA0F07  CMP	R10, #7
0x0892	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0894	0xF2070324  ADDW	R3, R7, #36
0x0898	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x089A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x089E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x08A0	0xF2070320  ADDW	R3, R7, #32
0x08A4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x08A6	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x08A8	0x00AC    LSLS	R4, R5, #2
0x08AA	0xF04F030F  MOV	R3, #15
0x08AE	0x40A3    LSLS	R3, R4
0x08B0	0x43DC    MVN	R4, R3
0x08B2	0x9B02    LDR	R3, [SP, #8]
0x08B4	0x681B    LDR	R3, [R3, #0]
0x08B6	0xEA030404  AND	R4, R3, R4, LSL #0
0x08BA	0x9B02    LDR	R3, [SP, #8]
0x08BC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x08BE	0xF89D400C  LDRB	R4, [SP, #12]
0x08C2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x08C4	0x409C    LSLS	R4, R3
0x08C6	0x9B02    LDR	R3, [SP, #8]
0x08C8	0x681B    LDR	R3, [R3, #0]
0x08CA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x08CE	0x9B02    LDR	R3, [SP, #8]
0x08D0	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x08D2	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x08D6	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x08D8	0xF8DDE000  LDR	LR, [SP, #0]
0x08DC	0xB004    ADD	SP, SP, #16
0x08DE	0x4770    BX	LR
0x08E0	0xFC00FFFF  	#-1024
0x08E4	0x0000FFFF  	#-65536
0x08E8	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0350	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0352	0x491E    LDR	R1, [PC, #120]
0x0354	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0358	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x035A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x035C	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x035E	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0360	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0362	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0364	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0366	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0368	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x036A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x036C	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x036E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0370	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0372	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0374	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0376	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0378	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x037A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x037C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x037E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0382	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0384	0x4912    LDR	R1, [PC, #72]
0x0386	0x4288    CMP	R0, R1
0x0388	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x038A	0x4912    LDR	R1, [PC, #72]
0x038C	0x4288    CMP	R0, R1
0x038E	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0390	0x4911    LDR	R1, [PC, #68]
0x0392	0x4288    CMP	R0, R1
0x0394	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0396	0x4911    LDR	R1, [PC, #68]
0x0398	0x4288    CMP	R0, R1
0x039A	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x039C	0x4910    LDR	R1, [PC, #64]
0x039E	0x4288    CMP	R0, R1
0x03A0	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x03A2	0x4910    LDR	R1, [PC, #64]
0x03A4	0x4288    CMP	R0, R1
0x03A6	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x03A8	0x490F    LDR	R1, [PC, #60]
0x03AA	0x4288    CMP	R0, R1
0x03AC	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x03AE	0x490F    LDR	R1, [PC, #60]
0x03B0	0x4288    CMP	R0, R1
0x03B2	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x03B4	0x490E    LDR	R1, [PC, #56]
0x03B6	0x4288    CMP	R0, R1
0x03B8	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x03BA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x03BC	0x490D    LDR	R1, [PC, #52]
0x03BE	0x6809    LDR	R1, [R1, #0]
0x03C0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x03C4	0x490B    LDR	R1, [PC, #44]
0x03C6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x03C8	0xB001    ADD	SP, SP, #4
0x03CA	0x4770    BX	LR
0x03CC	0xFC00FFFF  	#-1024
0x03D0	0x00004002  	#1073872896
0x03D4	0x04004002  	#1073873920
0x03D8	0x08004002  	#1073874944
0x03DC	0x0C004002  	#1073875968
0x03E0	0x10004002  	#1073876992
0x03E4	0x14004002  	#1073878016
0x03E8	0x18004002  	#1073879040
0x03EC	0x1C004002  	#1073880064
0x03F0	0x20004002  	#1073881088
0x03F4	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x0E78	0xB081    SUB	SP, SP, #4
0x0E7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x0E7E	0x4907    LDR	R1, [PC, #28]
0x0E80	0x4807    LDR	R0, [PC, #28]
0x0E82	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x0E84	0x2101    MOVS	R1, #1
0x0E86	0xB249    SXTB	R1, R1
0x0E88	0x4806    LDR	R0, [PC, #24]
0x0E8A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x0E8C	0x4806    LDR	R0, [PC, #24]
0x0E8E	0xF7FFFB8B  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x0E92	0xF8DDE000  LDR	LR, [SP, #0]
0x0E96	0xB001    ADD	SP, SP, #4
0x0E98	0x4770    BX	LR
0x0E9A	0xBF00    NOP
0x0E9C	0x021D0000  	_ADC1_Get_Sample+0
0x0EA0	0x006C2000  	_ADC_Get_Sample_Ptr+0
0x0EA4	0x08A04247  	RCC_APB2ENRbits+0
0x0EA8	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x05A8	0xB086    SUB	SP, SP, #24
0x05AA	0xF8CDE000  STR	LR, [SP, #0]
0x05AE	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x05B0	0xA901    ADD	R1, SP, #4
0x05B2	0x4608    MOV	R0, R1
0x05B4	0xF7FFFE40  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x05B8	0x9A04    LDR	R2, [SP, #16]
0x05BA	0x4939    LDR	R1, [PC, #228]
0x05BC	0x428A    CMP	R2, R1
0x05BE	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x05C0	0x2201    MOVS	R2, #1
0x05C2	0xB252    SXTB	R2, R2
0x05C4	0x4937    LDR	R1, [PC, #220]
0x05C6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x05C8	0x4937    LDR	R1, [PC, #220]
0x05CA	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x05CC	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x05CE	0x9A04    LDR	R2, [SP, #16]
0x05D0	0x4936    LDR	R1, [PC, #216]
0x05D2	0x428A    CMP	R2, R1
0x05D4	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x05D6	0x2200    MOVS	R2, #0
0x05D8	0xB252    SXTB	R2, R2
0x05DA	0x4932    LDR	R1, [PC, #200]
0x05DC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x05DE	0x2201    MOVS	R2, #1
0x05E0	0xB252    SXTB	R2, R2
0x05E2	0x4931    LDR	R1, [PC, #196]
0x05E4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x05E6	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x05E8	0x9A04    LDR	R2, [SP, #16]
0x05EA	0x4931    LDR	R1, [PC, #196]
0x05EC	0x428A    CMP	R2, R1
0x05EE	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x05F0	0x2201    MOVS	R2, #1
0x05F2	0xB252    SXTB	R2, R2
0x05F4	0x492B    LDR	R1, [PC, #172]
0x05F6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x05F8	0x2200    MOVS	R2, #0
0x05FA	0xB252    SXTB	R2, R2
0x05FC	0x492A    LDR	R1, [PC, #168]
0x05FE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0600	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x0602	0x2200    MOVS	R2, #0
0x0604	0xB252    SXTB	R2, R2
0x0606	0x4927    LDR	R1, [PC, #156]
0x0608	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x060A	0x4927    LDR	R1, [PC, #156]
0x060C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x060E	0x1D23    ADDS	R3, R4, #4
0x0610	0x681A    LDR	R2, [R3, #0]
0x0612	0x4928    LDR	R1, [PC, #160]
0x0614	0xEA020101  AND	R1, R2, R1, LSL #0
0x0618	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x061A	0xF2040308  ADDW	R3, R4, #8
0x061E	0x681A    LDR	R2, [R3, #0]
0x0620	0x4925    LDR	R1, [PC, #148]
0x0622	0xEA020101  AND	R1, R2, R1, LSL #0
0x0626	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0628	0x1D23    ADDS	R3, R4, #4
0x062A	0x2200    MOVS	R2, #0
0x062C	0x6819    LDR	R1, [R3, #0]
0x062E	0xF3622108  BFI	R1, R2, #8, #1
0x0632	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0634	0xF2040308  ADDW	R3, R4, #8
0x0638	0x2200    MOVS	R2, #0
0x063A	0x6819    LDR	R1, [R3, #0]
0x063C	0xF3620141  BFI	R1, R2, #1, #1
0x0640	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0642	0xF2040308  ADDW	R3, R4, #8
0x0646	0x2200    MOVS	R2, #0
0x0648	0x6819    LDR	R1, [R3, #0]
0x064A	0xF36221CB  BFI	R1, R2, #11, #1
0x064E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0650	0xF204032C  ADDW	R3, R4, #44
0x0654	0x2200    MOVS	R2, #0
0x0656	0x6819    LDR	R1, [R3, #0]
0x0658	0xF3625114  BFI	R1, R2, #20, #1
0x065C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x065E	0xF204032C  ADDW	R3, R4, #44
0x0662	0x2200    MOVS	R2, #0
0x0664	0x6819    LDR	R1, [R3, #0]
0x0666	0xF3625155  BFI	R1, R2, #21, #1
0x066A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x066C	0xF204032C  ADDW	R3, R4, #44
0x0670	0x2200    MOVS	R2, #0
0x0672	0x6819    LDR	R1, [R3, #0]
0x0674	0xF3625196  BFI	R1, R2, #22, #1
0x0678	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x067A	0xF204032C  ADDW	R3, R4, #44
0x067E	0x2200    MOVS	R2, #0
0x0680	0x6819    LDR	R1, [R3, #0]
0x0682	0xF36251D7  BFI	R1, R2, #23, #1
0x0686	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x0688	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x068C	0x2201    MOVS	R2, #1
0x068E	0x6819    LDR	R1, [R3, #0]
0x0690	0xF3620100  BFI	R1, R2, #0, #1
0x0694	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x0696	0xF8DDE000  LDR	LR, [SP, #0]
0x069A	0xB006    ADD	SP, SP, #24
0x069C	0x4770    BX	LR
0x069E	0xBF00    NOP
0x06A0	0x95000ABA  	#180000000
0x06A4	0x60C04224  	ADC_CCR+0
0x06A8	0x60C44224  	ADC_CCR+0
0x06AC	0x0E000727  	#120000000
0x06B0	0x87000393  	#60000000
0x06B4	0xFEFFFFF0  	#-983297
0x06B8	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0238	0xB082    SUB	SP, SP, #8
0x023A	0xF8CDE000  STR	LR, [SP, #0]
0x023E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0240	0x4619    MOV	R1, R3
0x0242	0x9101    STR	R1, [SP, #4]
0x0244	0xF7FFFFA0  BL	_Get_Fosc_kHz+0
0x0248	0xF24031E8  MOVW	R1, #1000
0x024C	0xFB00F201  MUL	R2, R0, R1
0x0250	0x9901    LDR	R1, [SP, #4]
0x0252	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0254	0x4917    LDR	R1, [PC, #92]
0x0256	0x6809    LDR	R1, [R1, #0]
0x0258	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x025C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x025E	0x4916    LDR	R1, [PC, #88]
0x0260	0x1889    ADDS	R1, R1, R2
0x0262	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0264	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0266	0x1D1A    ADDS	R2, R3, #4
0x0268	0x6819    LDR	R1, [R3, #0]
0x026A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x026C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x026E	0x4911    LDR	R1, [PC, #68]
0x0270	0x6809    LDR	R1, [R1, #0]
0x0272	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0276	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0278	0x490F    LDR	R1, [PC, #60]
0x027A	0x1889    ADDS	R1, R1, R2
0x027C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x027E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0280	0xF2030208  ADDW	R2, R3, #8
0x0284	0x1D19    ADDS	R1, R3, #4
0x0286	0x6809    LDR	R1, [R1, #0]
0x0288	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x028A	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x028C	0x4909    LDR	R1, [PC, #36]
0x028E	0x6809    LDR	R1, [R1, #0]
0x0290	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0294	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0296	0x4908    LDR	R1, [PC, #32]
0x0298	0x1889    ADDS	R1, R1, R2
0x029A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x029C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x029E	0xF203020C  ADDW	R2, R3, #12
0x02A2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x02A4	0x6809    LDR	R1, [R1, #0]
0x02A6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02A8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x02AA	0xF8DDE000  LDR	LR, [SP, #0]
0x02AE	0xB002    ADD	SP, SP, #8
0x02B0	0x4770    BX	LR
0x02B2	0xBF00    NOP
0x02B4	0x38084002  	RCC_CFGR+0
0x02B8	0x00102000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x00702000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x0CE8	0xB081    SUB	SP, SP, #4
0x0CEA	0xF8CDE000  STR	LR, [SP, #0]
0x0CEE	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x0CF2	0xF3CB0100  UBFX	R1, R11, #0, #1
0x0CF6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x0CF8	0xF2400101  MOVW	R1, #1
0x0CFC	0x4853    LDR	R0, [PC, #332]
0x0CFE	0xF7FFFE51  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x0D02	0xF3CB0140  UBFX	R1, R11, #1, #1
0x0D06	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x0D08	0xF2400102  MOVW	R1, #2
0x0D0C	0x484F    LDR	R0, [PC, #316]
0x0D0E	0xF7FFFE49  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x0D12	0xF3CB0180  UBFX	R1, R11, #2, #1
0x0D16	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x0D18	0xF2400104  MOVW	R1, #4
0x0D1C	0x484B    LDR	R0, [PC, #300]
0x0D1E	0xF7FFFE41  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x0D22	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x0D26	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x0D28	0xF2400108  MOVW	R1, #8
0x0D2C	0x4847    LDR	R0, [PC, #284]
0x0D2E	0xF7FFFE39  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x0D32	0xF3CB1100  UBFX	R1, R11, #4, #1
0x0D36	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x0D38	0xF2400110  MOVW	R1, #16
0x0D3C	0x4843    LDR	R0, [PC, #268]
0x0D3E	0xF7FFFE31  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x0D42	0xF2400140  MOVW	R1, #64
0x0D46	0x4842    LDR	R0, [PC, #264]
0x0D48	0xF7FFFE2C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x0D4C	0xF3CB1140  UBFX	R1, R11, #5, #1
0x0D50	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x0D52	0xF2400120  MOVW	R1, #32
0x0D56	0x483D    LDR	R0, [PC, #244]
0x0D58	0xF7FFFE24  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x0D5C	0xF2400180  MOVW	R1, #128
0x0D60	0x483B    LDR	R0, [PC, #236]
0x0D62	0xF7FFFE1F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x0D66	0xF3CB1180  UBFX	R1, R11, #6, #1
0x0D6A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x0D6C	0xF2400140  MOVW	R1, #64
0x0D70	0x4836    LDR	R0, [PC, #216]
0x0D72	0xF7FFFE17  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x0D76	0xF2401100  MOVW	R1, #256
0x0D7A	0x4835    LDR	R0, [PC, #212]
0x0D7C	0xF7FFFE12  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x0D80	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x0D84	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x0D86	0xF2400180  MOVW	R1, #128
0x0D8A	0x4830    LDR	R0, [PC, #192]
0x0D8C	0xF7FFFE0A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x0D90	0xF2402100  MOVW	R1, #512
0x0D94	0x482E    LDR	R0, [PC, #184]
0x0D96	0xF7FFFE05  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x0D9A	0xF3CB2100  UBFX	R1, R11, #8, #1
0x0D9E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x0DA0	0xF2400101  MOVW	R1, #1
0x0DA4	0x482B    LDR	R0, [PC, #172]
0x0DA6	0xF7FFFDFD  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x0DAA	0xF2404100  MOVW	R1, #1024
0x0DAE	0x4828    LDR	R0, [PC, #160]
0x0DB0	0xF7FFFDF8  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x0DB4	0xF3CB2140  UBFX	R1, R11, #9, #1
0x0DB8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x0DBA	0xF2400102  MOVW	R1, #2
0x0DBE	0x4825    LDR	R0, [PC, #148]
0x0DC0	0xF7FFFDF0  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x0DC4	0xF2400108  MOVW	R1, #8
0x0DC8	0x4821    LDR	R0, [PC, #132]
0x0DCA	0xF7FFFDEB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x0DCE	0xF3CB2180  UBFX	R1, R11, #10, #1
0x0DD2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x0DD4	0xF2400101  MOVW	R1, #1
0x0DD8	0x481F    LDR	R0, [PC, #124]
0x0DDA	0xF7FFFDE3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x0DDE	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x0DE2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x0DE4	0xF2400102  MOVW	R1, #2
0x0DE8	0x481B    LDR	R0, [PC, #108]
0x0DEA	0xF7FFFDDB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x0DEE	0xF3CB3100  UBFX	R1, R11, #12, #1
0x0DF2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x0DF4	0xF2400104  MOVW	R1, #4
0x0DF8	0x4817    LDR	R0, [PC, #92]
0x0DFA	0xF7FFFDD3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x0DFE	0xF3CB3140  UBFX	R1, R11, #13, #1
0x0E02	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x0E04	0xF2400108  MOVW	R1, #8
0x0E08	0x4813    LDR	R0, [PC, #76]
0x0E0A	0xF7FFFDCB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x0E0E	0xF3CB3180  UBFX	R1, R11, #14, #1
0x0E12	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x0E14	0xF2400110  MOVW	R1, #16
0x0E18	0x480F    LDR	R0, [PC, #60]
0x0E1A	0xF7FFFDC3  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x0E1E	0xF2400110  MOVW	R1, #16
0x0E22	0x480B    LDR	R0, [PC, #44]
0x0E24	0xF7FFFDBE  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x0E28	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x0E2C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x0E2E	0xF2400120  MOVW	R1, #32
0x0E32	0x4809    LDR	R0, [PC, #36]
0x0E34	0xF7FFFDB6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x0E38	0xF2400120  MOVW	R1, #32
0x0E3C	0x4804    LDR	R0, [PC, #16]
0x0E3E	0xF7FFFDB1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x0E42	0xF8DDE000  LDR	LR, [SP, #0]
0x0E46	0xB001    ADD	SP, SP, #4
0x0E48	0x4770    BX	LR
0x0E4A	0xBF00    NOP
0x0E4C	0x00004002  	GPIOA_BASE+0
0x0E50	0x14004002  	GPIOF_BASE+0
0x0E54	0x04004002  	GPIOB_BASE+0
0x0E58	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x09A4	0xB081    SUB	SP, SP, #4
0x09A6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x09AA	0xF04F0201  MOV	R2, #1
0x09AE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x09B0	0xF7FFFE84  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x09B4	0xF8DDE000  LDR	LR, [SP, #0]
0x09B8	0xB001    ADD	SP, SP, #4
0x09BA	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC2_Init:
;__Lib_ADC_123_32F20x_16ch.c, 273 :: 		
0x0A68	0xB081    SUB	SP, SP, #4
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 274 :: 		
0x0A6E	0x4907    LDR	R1, [PC, #28]
0x0A70	0x4807    LDR	R0, [PC, #28]
0x0A72	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 276 :: 		
0x0A74	0x2101    MOVS	R1, #1
0x0A76	0xB249    SXTB	R1, R1
0x0A78	0x4806    LDR	R0, [PC, #24]
0x0A7A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 278 :: 		
0x0A7C	0x4806    LDR	R0, [PC, #24]
0x0A7E	0xF7FFFD93  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 311 :: 		
L_end_ADC2_Init:
0x0A82	0xF8DDE000  LDR	LR, [SP, #0]
0x0A86	0xB001    ADD	SP, SP, #4
0x0A88	0x4770    BX	LR
0x0A8A	0xBF00    NOP
0x0A8C	0x03350000  	_ADC2_Get_Sample+0
0x0A90	0x006C2000  	_ADC_Get_Sample_Ptr+0
0x0A94	0x08A44247  	RCC_APB2ENRbits+0
0x0A98	0x21004001  	ADC2_SR+0
; end of _ADC2_Init
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x0A9C	0xB086    SUB	SP, SP, #24
0x0A9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x0AA2	0xF6404014  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x0AA6	0xF2C40002  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x0AAA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x0AAE	0xEA4F01C1  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0AB2	0x4A85    LDR	R2, [PC, #532]
0x0AB4	0xB289    UXTH	R1, R1
0x0AB6	0xF7FFFE01  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x0ABA	0xF6404014  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x0ABE	0xF2C40002  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0AC2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x0AC6	0xEA4F0181  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x0ACA	0x4A7F    LDR	R2, [PC, #508]
0x0ACC	0xB289    UXTH	R1, R1
0x0ACE	0xF7FFFDF5  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0AD2	0xF6404014  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0AD6	0xF2C40002  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0ADA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0ADE	0xEA4F1101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0AE2	0x4A79    LDR	R2, [PC, #484]
0x0AE4	0xB289    UXTH	R1, R1
0x0AE6	0xF7FFFDE9  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0AEA	0xF6404014  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0AEE	0xF2C40002  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0AF2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0AF6	0xEA4F1141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0AFA	0x4A73    LDR	R2, [PC, #460]
0x0AFC	0xB289    UXTH	R1, R1
0x0AFE	0xF7FFFDDD  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0B02	0xF6404014  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0B06	0xF2C40002  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0B0A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x0B0E	0xEA4F1181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0B12	0x4A6D    LDR	R2, [PC, #436]
0x0B14	0xB289    UXTH	R1, R1
0x0B16	0xF7FFFDD1  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0B1A	0xF6404014  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x0B1E	0xF2C40002  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0B22	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0B26	0xEA4F11C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0B2A	0x4A67    LDR	R2, [PC, #412]
0x0B2C	0xB289    UXTH	R1, R1
0x0B2E	0xF7FFFDC5  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0B32	0x2100    MOVS	R1, #0
0x0B34	0xB249    SXTB	R1, R1
0x0B36	0x4865    LDR	R0, [PC, #404]
0x0B38	0x9005    STR	R0, [SP, #20]
0x0B3A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0B3C	0x4864    LDR	R0, [PC, #400]
0x0B3E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0B40	0x4864    LDR	R0, [PC, #400]
0x0B42	0x9004    STR	R0, [SP, #16]
0x0B44	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0B46	0x4864    LDR	R0, [PC, #400]
0x0B48	0x9003    STR	R0, [SP, #12]
0x0B4A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0B4C	0x4863    LDR	R0, [PC, #396]
0x0B4E	0x9002    STR	R0, [SP, #8]
0x0B50	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x0B52	0x4863    LDR	R0, [PC, #396]
0x0B54	0x9001    STR	R0, [SP, #4]
0x0B56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0B58	0xF7FFFF16  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0B5C	0xF7FFFF14  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x0B60	0xF7FFFF12  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x0B64	0x2101    MOVS	R1, #1
0x0B66	0xB249    SXTB	R1, R1
0x0B68	0x485C    LDR	R0, [PC, #368]
0x0B6A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0B6C	0x9801    LDR	R0, [SP, #4]
0x0B6E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0B70	0x9805    LDR	R0, [SP, #20]
0x0B72	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x0B74	0xF7FFFCB4  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x0B78	0x2100    MOVS	R1, #0
0x0B7A	0xB249    SXTB	R1, R1
0x0B7C	0x4853    LDR	R0, [PC, #332]
0x0B7E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x0B80	0xF7FFFF02  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x0B84	0x2101    MOVS	R1, #1
0x0B86	0xB249    SXTB	R1, R1
0x0B88	0x4850    LDR	R0, [PC, #320]
0x0B8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x0B8C	0xF7FFFCA8  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x0B90	0x2100    MOVS	R1, #0
0x0B92	0xB249    SXTB	R1, R1
0x0B94	0x484D    LDR	R0, [PC, #308]
0x0B96	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x0B98	0xF7FFFEF6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x0B9C	0x2101    MOVS	R1, #1
0x0B9E	0xB249    SXTB	R1, R1
0x0BA0	0x484A    LDR	R0, [PC, #296]
0x0BA2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0BA4	0xF7FFFC9C  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0BA8	0x2100    MOVS	R1, #0
0x0BAA	0xB249    SXTB	R1, R1
0x0BAC	0x4847    LDR	R0, [PC, #284]
0x0BAE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0BB0	0xF7FFFEEA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0BB4	0x2100    MOVS	R1, #0
0x0BB6	0xB249    SXTB	R1, R1
0x0BB8	0x4849    LDR	R0, [PC, #292]
0x0BBA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0BBC	0x2101    MOVS	R1, #1
0x0BBE	0xB249    SXTB	R1, R1
0x0BC0	0x9805    LDR	R0, [SP, #20]
0x0BC2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0BC4	0xF7FFFC8C  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0BC8	0x2100    MOVS	R1, #0
0x0BCA	0xB249    SXTB	R1, R1
0x0BCC	0x483F    LDR	R0, [PC, #252]
0x0BCE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0BD0	0xF7FFFEDA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0BD4	0x2101    MOVS	R1, #1
0x0BD6	0xB249    SXTB	R1, R1
0x0BD8	0x483C    LDR	R0, [PC, #240]
0x0BDA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0BDC	0xF7FFFC80  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0BE0	0x2100    MOVS	R1, #0
0x0BE2	0xB249    SXTB	R1, R1
0x0BE4	0x4839    LDR	R0, [PC, #228]
0x0BE6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0BE8	0x9802    LDR	R0, [SP, #8]
0x0BEA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0BEC	0x2101    MOVS	R1, #1
0x0BEE	0xB249    SXTB	R1, R1
0x0BF0	0x9804    LDR	R0, [SP, #16]
0x0BF2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0BF4	0x9805    LDR	R0, [SP, #20]
0x0BF6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0BF8	0xF7FFFC72  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0BFC	0x2100    MOVS	R1, #0
0x0BFE	0xB249    SXTB	R1, R1
0x0C00	0x4832    LDR	R0, [PC, #200]
0x0C02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0C04	0xF7FFFEC0  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0C08	0x2100    MOVS	R1, #0
0x0C0A	0xB249    SXTB	R1, R1
0x0C0C	0x4831    LDR	R0, [PC, #196]
0x0C0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0C10	0x2101    MOVS	R1, #1
0x0C12	0xB249    SXTB	R1, R1
0x0C14	0x9801    LDR	R0, [SP, #4]
0x0C16	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0C18	0x9805    LDR	R0, [SP, #20]
0x0C1A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0C1C	0xF7FFFC60  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0C20	0x2100    MOVS	R1, #0
0x0C22	0xB249    SXTB	R1, R1
0x0C24	0x4829    LDR	R0, [PC, #164]
0x0C26	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0C28	0x9801    LDR	R0, [SP, #4]
0x0C2A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0C2C	0x2101    MOVS	R1, #1
0x0C2E	0xB249    SXTB	R1, R1
0x0C30	0x9805    LDR	R0, [SP, #20]
0x0C32	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0C34	0xF7FFFC54  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0C38	0x2100    MOVS	R1, #0
0x0C3A	0xB249    SXTB	R1, R1
0x0C3C	0x4823    LDR	R0, [PC, #140]
0x0C3E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0C40	0xF7FFFEA2  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0C44	0x2101    MOVS	R1, #1
0x0C46	0xB249    SXTB	R1, R1
0x0C48	0x4820    LDR	R0, [PC, #128]
0x0C4A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0C4C	0xF7FFFC48  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0C50	0x2100    MOVS	R1, #0
0x0C52	0xB249    SXTB	R1, R1
0x0C54	0x481D    LDR	R0, [PC, #116]
0x0C56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0C58	0x2101    MOVS	R1, #1
0x0C5A	0xB249    SXTB	R1, R1
0x0C5C	0x9801    LDR	R0, [SP, #4]
0x0C5E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0C60	0x9805    LDR	R0, [SP, #20]
0x0C62	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0C64	0xF7FFFC3C  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0C68	0x2100    MOVS	R1, #0
0x0C6A	0xB249    SXTB	R1, R1
0x0C6C	0x4817    LDR	R0, [PC, #92]
0x0C6E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0C70	0xF7FFFE8A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0C74	0x2100    MOVS	R1, #0
0x0C76	0xB249    SXTB	R1, R1
0x0C78	0x4819    LDR	R0, [PC, #100]
0x0C7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0C7C	0x2101    MOVS	R1, #1
0x0C7E	0xB249    SXTB	R1, R1
0x0C80	0x9805    LDR	R0, [SP, #20]
0x0C82	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0C84	0xF7FFFC2C  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0C88	0x2100    MOVS	R1, #0
0x0C8A	0xB249    SXTB	R1, R1
0x0C8C	0x480F    LDR	R0, [PC, #60]
0x0C8E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0C90	0x2101    MOVS	R1, #1
0x0C92	0xB249    SXTB	R1, R1
0x0C94	0x9804    LDR	R0, [SP, #16]
0x0C96	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0C98	0x9803    LDR	R0, [SP, #12]
0x0C9A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0C9C	0x9802    LDR	R0, [SP, #8]
0x0C9E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0CA0	0x9801    LDR	R0, [SP, #4]
0x0CA2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0CA4	0x9805    LDR	R0, [SP, #20]
0x0CA6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0CA8	0xF7FFFC1A  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0CAC	0x2100    MOVS	R1, #0
0x0CAE	0xB249    SXTB	R1, R1
0x0CB0	0x4806    LDR	R0, [PC, #24]
0x0CB2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0CB4	0xF7FFFE68  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0CB8	0x2101    MOVS	R1, #1
0x0CBA	0xB249    SXTB	R1, R1
0x0CBC	0x4809    LDR	R0, [PC, #36]
0x0CBE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0CC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC4	0xB006    ADD	SP, SP, #24
0x0CC6	0x4770    BX	LR
0x0CC8	0x00140008  	#524308
0x0CCC	0x828C4241  	LCD_EN+0
0x0CD0	0x82884241  	LCD_RS+0
0x0CD4	0x829C4241  	LCD_D7+0
0x0CD8	0x82984241  	LCD_D6+0
0x0CDC	0x82944241  	LCD_D5+0
0x0CE0	0x82904241  	LCD_D4+0
0x0CE4	0x0BE02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0988	0xF2472793  MOVW	R7, #29331
0x098C	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x0990	0x1E7F    SUBS	R7, R7, #1
0x0992	0xD1FD    BNE	L_Delay_5500us12
0x0994	0xBF00    NOP
0x0996	0xBF00    NOP
0x0998	0xBF00    NOP
0x099A	0xBF00    NOP
0x099C	0xBF00    NOP
0x099E	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x09A0	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x04E0	0xF2400703  MOVW	R7, #3
0x04E4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x04E8	0x1E7F    SUBS	R7, R7, #1
0x04EA	0xD1FD    BNE	L_Delay_1us0
0x04EC	0xBF00    NOP
0x04EE	0xBF00    NOP
0x04F0	0xBF00    NOP
0x04F2	0xBF00    NOP
0x04F4	0xBF00    NOP
0x04F6	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x04F8	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x118C	0xB088    SUB	SP, SP, #32
0x118E	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x1192	0xF3C012C0  UBFX	R2, R0, #7, #1
0x1196	0x4929    LDR	R1, [PC, #164]
0x1198	0x9107    STR	R1, [SP, #28]
0x119A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x119C	0xF3C01280  UBFX	R2, R0, #6, #1
0x11A0	0x4927    LDR	R1, [PC, #156]
0x11A2	0x9106    STR	R1, [SP, #24]
0x11A4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x11A6	0xF3C01240  UBFX	R2, R0, #5, #1
0x11AA	0x4926    LDR	R1, [PC, #152]
0x11AC	0x9105    STR	R1, [SP, #20]
0x11AE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x11B0	0xF3C01200  UBFX	R2, R0, #4, #1
0x11B4	0x4924    LDR	R1, [PC, #144]
0x11B6	0x9104    STR	R1, [SP, #16]
0x11B8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x11BA	0x4A24    LDR	R2, [PC, #144]
0x11BC	0x9203    STR	R2, [SP, #12]
0x11BE	0x6811    LDR	R1, [R2, #0]
0x11C0	0xF0810201  EOR	R2, R1, #1
0x11C4	0x4922    LDR	R1, [PC, #136]
0x11C6	0x9102    STR	R1, [SP, #8]
0x11C8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x11CA	0x2201    MOVS	R2, #1
0x11CC	0xB252    SXTB	R2, R2
0x11CE	0x4921    LDR	R1, [PC, #132]
0x11D0	0x9101    STR	R1, [SP, #4]
0x11D2	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x11D4	0xF7FFF984  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x11D8	0x2200    MOVS	R2, #0
0x11DA	0xB252    SXTB	R2, R2
0x11DC	0x491D    LDR	R1, [PC, #116]
0x11DE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x11E0	0xF3C002C0  UBFX	R2, R0, #3, #1
0x11E4	0x9907    LDR	R1, [SP, #28]
0x11E6	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x11E8	0xF3C00280  UBFX	R2, R0, #2, #1
0x11EC	0x9906    LDR	R1, [SP, #24]
0x11EE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x11F0	0xF3C00240  UBFX	R2, R0, #1, #1
0x11F4	0x9905    LDR	R1, [SP, #20]
0x11F6	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x11F8	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x11FC	0x9904    LDR	R1, [SP, #16]
0x11FE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x1200	0x9903    LDR	R1, [SP, #12]
0x1202	0x460A    MOV	R2, R1
0x1204	0x6811    LDR	R1, [R2, #0]
0x1206	0xF0810201  EOR	R2, R1, #1
0x120A	0x9902    LDR	R1, [SP, #8]
0x120C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x120E	0x2201    MOVS	R2, #1
0x1210	0xB252    SXTB	R2, R2
0x1212	0x9901    LDR	R1, [SP, #4]
0x1214	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x1216	0xF7FFF963  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x121A	0x2200    MOVS	R2, #0
0x121C	0xB252    SXTB	R2, R2
0x121E	0x490D    LDR	R1, [PC, #52]
0x1220	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x1222	0x9903    LDR	R1, [SP, #12]
0x1224	0x460A    MOV	R2, R1
0x1226	0x6811    LDR	R1, [R2, #0]
0x1228	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x122A	0xF7FFFBAD  BL	_Delay_5500us+0
0x122E	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x1230	0xF7FFF9AE  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x1234	0xF8DDE000  LDR	LR, [SP, #0]
0x1238	0xB008    ADD	SP, SP, #32
0x123A	0x4770    BX	LR
0x123C	0x829C4241  	LCD_D7+0
0x1240	0x82984241  	LCD_D6+0
0x1244	0x82944241  	LCD_D5+0
0x1248	0x82904241  	LCD_D4+0
0x124C	0x0BE02200  	__Lib_Lcd_cmd_status+0
0x1250	0x82884241  	LCD_RS+0
0x1254	0x828C4241  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0590	0xF2401709  MOVW	R7, #265
0x0594	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0598	0x1E7F    SUBS	R7, R7, #1
0x059A	0xD1FD    BNE	L_Delay_50us6
0x059C	0xBF00    NOP
0x059E	0xBF00    NOP
0x05A0	0xBF00    NOP
0x05A2	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x05A4	0x4770    BX	LR
; end of _Delay_50us
_loop:
;DemoARM.c, 280 :: 		void loop()
0x12F8	0xB081    SUB	SP, SP, #4
0x12FA	0xF8CDE000  STR	LR, [SP, #0]
;DemoARM.c, 283 :: 		multiplex();
0x12FE	0xF7FFFEB3  BL	_multiplex+0
;DemoARM.c, 284 :: 		counterSystem();
0x1302	0xF7FFFDD3  BL	_counterSystem+0
;DemoARM.c, 287 :: 		readADC1();
0x1306	0xF7FFFE5B  BL	_readADC1+0
;DemoARM.c, 288 :: 		delay_ms(1);
0x130A	0xF24147D3  MOVW	R7, #5331
0x130E	0xF2C00700  MOVT	R7, #0
L_loop46:
0x1312	0x1E7F    SUBS	R7, R7, #1
0x1314	0xD1FD    BNE	L_loop46
0x1316	0xBF00    NOP
0x1318	0xBF00    NOP
0x131A	0xBF00    NOP
0x131C	0xBF00    NOP
0x131E	0xBF00    NOP
0x1320	0xBF00    NOP
;DemoARM.c, 289 :: 		readADC2();
0x1322	0xF7FFFB4D  BL	_readADC2+0
;DemoARM.c, 290 :: 		delay_ms(1);
0x1326	0xF24147D3  MOVW	R7, #5331
0x132A	0xF2C00700  MOVT	R7, #0
0x132E	0xBF00    NOP
0x1330	0xBF00    NOP
L_loop48:
0x1332	0x1E7F    SUBS	R7, R7, #1
0x1334	0xD1FD    BNE	L_loop48
0x1336	0xBF00    NOP
0x1338	0xBF00    NOP
0x133A	0xBF00    NOP
0x133C	0xBF00    NOP
;DemoARM.c, 293 :: 		changeLEDBright();
0x133E	0xF7FFFB3D  BL	_changeLEDBright+0
;DemoARM.c, 294 :: 		}
L_end_loop:
0x1342	0xF8DDE000  LDR	LR, [SP, #0]
0x1346	0xB001    ADD	SP, SP, #4
0x1348	0x4770    BX	LR
; end of _loop
_multiplex:
;DemoARM.c, 114 :: 		void multiplex(){
0x1068	0xB081    SUB	SP, SP, #4
0x106A	0xF8CDE000  STR	LR, [SP, #0]
;DemoARM.c, 115 :: 		GPIOC_ODR.B3 = 0;
0x106E	0x2100    MOVS	R1, #0
0x1070	0xB249    SXTB	R1, R1
0x1072	0x483D    LDR	R0, [PC, #244]
0x1074	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 116 :: 		GPIOC_ODR.B2 = 0;
0x1076	0x483D    LDR	R0, [PC, #244]
0x1078	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 117 :: 		GPIOC_ODR.B1 = 0;
0x107A	0x483D    LDR	R0, [PC, #244]
0x107C	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 118 :: 		GPIOC_ODR.B0 = 1;
0x107E	0x2101    MOVS	R1, #1
0x1080	0xB249    SXTB	R1, R1
0x1082	0x483C    LDR	R0, [PC, #240]
0x1084	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 119 :: 		GPIOD_ODR = decode(unit);
0x1086	0x483C    LDR	R0, [PC, #240]
0x1088	0x7800    LDRB	R0, [R0, #0]
0x108A	0xF7FFFA53  BL	_decode+0
0x108E	0x493B    LDR	R1, [PC, #236]
0x1090	0x6008    STR	R0, [R1, #0]
;DemoARM.c, 120 :: 		delay_ms(TIME_INTERVAL);
0x1092	0xF2423753  MOVW	R7, #9043
0x1096	0xF2C00708  MOVT	R7, #8
L_multiplex23:
0x109A	0x1E7F    SUBS	R7, R7, #1
0x109C	0xD1FD    BNE	L_multiplex23
0x109E	0xBF00    NOP
0x10A0	0xBF00    NOP
0x10A2	0xBF00    NOP
0x10A4	0xBF00    NOP
0x10A6	0xBF00    NOP
0x10A8	0xBF00    NOP
;DemoARM.c, 122 :: 		GPIOC_ODR.B3 = 0;
0x10AA	0x2200    MOVS	R2, #0
0x10AC	0xB252    SXTB	R2, R2
0x10AE	0x482E    LDR	R0, [PC, #184]
0x10B0	0x6002    STR	R2, [R0, #0]
;DemoARM.c, 123 :: 		GPIOC_ODR.B2 = 0;
0x10B2	0x482E    LDR	R0, [PC, #184]
0x10B4	0x6002    STR	R2, [R0, #0]
;DemoARM.c, 124 :: 		GPIOC_ODR.B1 = 1;
0x10B6	0x2101    MOVS	R1, #1
0x10B8	0xB249    SXTB	R1, R1
0x10BA	0x482D    LDR	R0, [PC, #180]
0x10BC	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 125 :: 		GPIOC_ODR.B0 = 0;
0x10BE	0x482D    LDR	R0, [PC, #180]
0x10C0	0x6002    STR	R2, [R0, #0]
;DemoARM.c, 126 :: 		GPIOD_ODR = decode(ten);
0x10C2	0x482F    LDR	R0, [PC, #188]
0x10C4	0x7800    LDRB	R0, [R0, #0]
0x10C6	0xF7FFFA35  BL	_decode+0
0x10CA	0x492C    LDR	R1, [PC, #176]
0x10CC	0x6008    STR	R0, [R1, #0]
;DemoARM.c, 127 :: 		delay_ms(TIME_INTERVAL);
0x10CE	0xF2423753  MOVW	R7, #9043
0x10D2	0xF2C00708  MOVT	R7, #8
0x10D6	0xBF00    NOP
0x10D8	0xBF00    NOP
L_multiplex25:
0x10DA	0x1E7F    SUBS	R7, R7, #1
0x10DC	0xD1FD    BNE	L_multiplex25
0x10DE	0xBF00    NOP
0x10E0	0xBF00    NOP
0x10E2	0xBF00    NOP
0x10E4	0xBF00    NOP
;DemoARM.c, 129 :: 		GPIOC_ODR.B3 = 0;
0x10E6	0x2200    MOVS	R2, #0
0x10E8	0xB252    SXTB	R2, R2
0x10EA	0x481F    LDR	R0, [PC, #124]
0x10EC	0x6002    STR	R2, [R0, #0]
;DemoARM.c, 130 :: 		GPIOC_ODR.B2 = 1;
0x10EE	0x2101    MOVS	R1, #1
0x10F0	0xB249    SXTB	R1, R1
0x10F2	0x481E    LDR	R0, [PC, #120]
0x10F4	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 131 :: 		GPIOC_ODR.B1 = 0;
0x10F6	0x481E    LDR	R0, [PC, #120]
0x10F8	0x6002    STR	R2, [R0, #0]
;DemoARM.c, 132 :: 		GPIOC_ODR.B0 = 0;
0x10FA	0x481E    LDR	R0, [PC, #120]
0x10FC	0x6002    STR	R2, [R0, #0]
;DemoARM.c, 133 :: 		GPIOD_ODR = decode(hundred);
0x10FE	0x4821    LDR	R0, [PC, #132]
0x1100	0x7800    LDRB	R0, [R0, #0]
0x1102	0xF7FFFA17  BL	_decode+0
0x1106	0x491D    LDR	R1, [PC, #116]
0x1108	0x6008    STR	R0, [R1, #0]
;DemoARM.c, 134 :: 		delay_ms(TIME_INTERVAL);
0x110A	0xF2423753  MOVW	R7, #9043
0x110E	0xF2C00708  MOVT	R7, #8
L_multiplex27:
0x1112	0x1E7F    SUBS	R7, R7, #1
0x1114	0xD1FD    BNE	L_multiplex27
0x1116	0xBF00    NOP
0x1118	0xBF00    NOP
0x111A	0xBF00    NOP
0x111C	0xBF00    NOP
0x111E	0xBF00    NOP
0x1120	0xBF00    NOP
;DemoARM.c, 136 :: 		GPIOC_ODR.B3 = 1;
0x1122	0x2101    MOVS	R1, #1
0x1124	0xB249    SXTB	R1, R1
0x1126	0x4810    LDR	R0, [PC, #64]
0x1128	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 137 :: 		GPIOC_ODR.B2 = 0;
0x112A	0x2100    MOVS	R1, #0
0x112C	0xB249    SXTB	R1, R1
0x112E	0x480F    LDR	R0, [PC, #60]
0x1130	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 138 :: 		GPIOC_ODR.B1 = 0;
0x1132	0x480F    LDR	R0, [PC, #60]
0x1134	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 139 :: 		GPIOC_ODR.B0 = 0;
0x1136	0x480F    LDR	R0, [PC, #60]
0x1138	0x6001    STR	R1, [R0, #0]
;DemoARM.c, 140 :: 		GPIOD_ODR = decode(thousand);
0x113A	0x4813    LDR	R0, [PC, #76]
0x113C	0x7800    LDRB	R0, [R0, #0]
0x113E	0xF7FFF9F9  BL	_decode+0
0x1142	0x490E    LDR	R1, [PC, #56]
0x1144	0x6008    STR	R0, [R1, #0]
;DemoARM.c, 141 :: 		delay_ms(TIME_INTERVAL);
0x1146	0xF2423753  MOVW	R7, #9043
0x114A	0xF2C00708  MOVT	R7, #8
0x114E	0xBF00    NOP
0x1150	0xBF00    NOP
L_multiplex29:
0x1152	0x1E7F    SUBS	R7, R7, #1
0x1154	0xD1FD    BNE	L_multiplex29
0x1156	0xBF00    NOP
0x1158	0xBF00    NOP
0x115A	0xBF00    NOP
0x115C	0xBF00    NOP
;DemoARM.c, 142 :: 		}
L_end_multiplex:
0x115E	0xF8DDE000  LDR	LR, [SP, #0]
0x1162	0xB001    ADD	SP, SP, #4
0x1164	0x4770    BX	LR
0x1166	0xBF00    NOP
0x1168	0x028C4241  	GPIOC_ODR+0
0x116C	0x02884241  	GPIOC_ODR+0
0x1170	0x02844241  	GPIOC_ODR+0
0x1174	0x02804241  	GPIOC_ODR+0
0x1178	0x004C2000  	_unit+0
0x117C	0x0C144002  	GPIOD_ODR+0
0x1180	0x004D2000  	_ten+0
0x1184	0x004E2000  	_hundred+0
0x1188	0x004F2000  	_thousand+0
; end of _multiplex
_decode:
;DemoARM.c, 307 :: 		unsigned char decode(unsigned char number)
; number start address is: 0 (R0)
; number end address is: 0 (R0)
; number start address is: 0 (R0)
;DemoARM.c, 309 :: 		switch(number)
0x0534	0xE013    B	L_decode52
; number end address is: 0 (R0)
;DemoARM.c, 311 :: 		case 0: return 63;
L_decode54:
0x0536	0x203F    MOVS	R0, #63
0x0538	0xE026    B	L_end_decode
;DemoARM.c, 312 :: 		case 1: return 6;
L_decode55:
0x053A	0x2006    MOVS	R0, #6
0x053C	0xE024    B	L_end_decode
;DemoARM.c, 313 :: 		case 2: return 91;
L_decode56:
0x053E	0x205B    MOVS	R0, #91
0x0540	0xE022    B	L_end_decode
;DemoARM.c, 314 :: 		case 3: return 79;
L_decode57:
0x0542	0x204F    MOVS	R0, #79
0x0544	0xE020    B	L_end_decode
;DemoARM.c, 315 :: 		case 4: return 102;
L_decode58:
0x0546	0x2066    MOVS	R0, #102
0x0548	0xE01E    B	L_end_decode
;DemoARM.c, 316 :: 		case 5: return 109;
L_decode59:
0x054A	0x206D    MOVS	R0, #109
0x054C	0xE01C    B	L_end_decode
;DemoARM.c, 317 :: 		case 6: return 125;
L_decode60:
0x054E	0x207D    MOVS	R0, #125
0x0550	0xE01A    B	L_end_decode
;DemoARM.c, 318 :: 		case 7: return 7;
L_decode61:
0x0552	0x2007    MOVS	R0, #7
0x0554	0xE018    B	L_end_decode
;DemoARM.c, 319 :: 		case 8: return 127;
L_decode62:
0x0556	0x207F    MOVS	R0, #127
0x0558	0xE016    B	L_end_decode
;DemoARM.c, 320 :: 		case 9: return 111;
L_decode63:
0x055A	0x206F    MOVS	R0, #111
0x055C	0xE014    B	L_end_decode
;DemoARM.c, 321 :: 		}
L_decode52:
; number start address is: 0 (R0)
0x055E	0x2800    CMP	R0, #0
0x0560	0xD0E9    BEQ	L_decode54
0x0562	0x2801    CMP	R0, #1
0x0564	0xD0E9    BEQ	L_decode55
0x0566	0x2802    CMP	R0, #2
0x0568	0xD0E9    BEQ	L_decode56
0x056A	0x2803    CMP	R0, #3
0x056C	0xD0E9    BEQ	L_decode57
0x056E	0x2804    CMP	R0, #4
0x0570	0xD0E9    BEQ	L_decode58
0x0572	0x2805    CMP	R0, #5
0x0574	0xD0E9    BEQ	L_decode59
0x0576	0x2806    CMP	R0, #6
0x0578	0xD0E9    BEQ	L_decode60
0x057A	0x2807    CMP	R0, #7
0x057C	0xD0E9    BEQ	L_decode61
0x057E	0x2808    CMP	R0, #8
0x0580	0xD0E9    BEQ	L_decode62
0x0582	0x2809    CMP	R0, #9
0x0584	0xD0E9    BEQ	L_decode63
; number end address is: 0 (R0)
;DemoARM.c, 322 :: 		return 0;
0x0586	0x2000    MOVS	R0, #0
;DemoARM.c, 323 :: 		}
L_end_decode:
0x0588	0x4770    BX	LR
; end of _decode
_counterSystem:
;DemoARM.c, 216 :: 		void counterSystem()
0x0EAC	0xB081    SUB	SP, SP, #4
0x0EAE	0xF8CDE000  STR	LR, [SP, #0]
;DemoARM.c, 219 :: 		if(GPIOE_IDR.B3 == LOW)
0x0EB2	0x493D    LDR	R1, [PC, #244]
0x0EB4	0x6808    LDR	R0, [R1, #0]
0x0EB6	0x2800    CMP	R0, #0
0x0EB8	0xD139    BNE	L_counterSystem33
;DemoARM.c, 221 :: 		while(GPIOE_IDR.B3 == LOW)multiplex();
L_counterSystem34:
0x0EBA	0x493B    LDR	R1, [PC, #236]
0x0EBC	0x6808    LDR	R0, [R1, #0]
0x0EBE	0xB910    CBNZ	R0, L_counterSystem35
0x0EC0	0xF000F8D2  BL	_multiplex+0
0x0EC4	0xE7F9    B	L_counterSystem34
L_counterSystem35:
;DemoARM.c, 222 :: 		unit ++;
0x0EC6	0x4939    LDR	R1, [PC, #228]
0x0EC8	0x7808    LDRB	R0, [R1, #0]
0x0ECA	0x1C40    ADDS	R0, R0, #1
0x0ECC	0xB2C0    UXTB	R0, R0
0x0ECE	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 223 :: 		if(unit == 10)
0x0ED0	0x280A    CMP	R0, #10
0x0ED2	0xD106    BNE	L_counterSystem36
;DemoARM.c, 225 :: 		unit = 0;
0x0ED4	0x2100    MOVS	R1, #0
0x0ED6	0x4835    LDR	R0, [PC, #212]
0x0ED8	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 226 :: 		ten ++;
0x0EDA	0x4935    LDR	R1, [PC, #212]
0x0EDC	0x7808    LDRB	R0, [R1, #0]
0x0EDE	0x1C40    ADDS	R0, R0, #1
0x0EE0	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 227 :: 		}
L_counterSystem36:
;DemoARM.c, 228 :: 		if(ten == 10)
0x0EE2	0x4833    LDR	R0, [PC, #204]
0x0EE4	0x7800    LDRB	R0, [R0, #0]
0x0EE6	0x280A    CMP	R0, #10
0x0EE8	0xD106    BNE	L_counterSystem37
;DemoARM.c, 230 :: 		ten = 0;
0x0EEA	0x2100    MOVS	R1, #0
0x0EEC	0x4830    LDR	R0, [PC, #192]
0x0EEE	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 231 :: 		hundred ++;
0x0EF0	0x4930    LDR	R1, [PC, #192]
0x0EF2	0x7808    LDRB	R0, [R1, #0]
0x0EF4	0x1C40    ADDS	R0, R0, #1
0x0EF6	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 232 :: 		}
L_counterSystem37:
;DemoARM.c, 233 :: 		if(hundred == 10)
0x0EF8	0x482E    LDR	R0, [PC, #184]
0x0EFA	0x7800    LDRB	R0, [R0, #0]
0x0EFC	0x280A    CMP	R0, #10
0x0EFE	0xD106    BNE	L_counterSystem38
;DemoARM.c, 235 :: 		hundred = 0;
0x0F00	0x2100    MOVS	R1, #0
0x0F02	0x482C    LDR	R0, [PC, #176]
0x0F04	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 236 :: 		thousand ++;
0x0F06	0x492C    LDR	R1, [PC, #176]
0x0F08	0x7808    LDRB	R0, [R1, #0]
0x0F0A	0x1C40    ADDS	R0, R0, #1
0x0F0C	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 237 :: 		}
L_counterSystem38:
;DemoARM.c, 238 :: 		if(thousand == 10)
0x0F0E	0x482A    LDR	R0, [PC, #168]
0x0F10	0x7800    LDRB	R0, [R0, #0]
0x0F12	0x280A    CMP	R0, #10
0x0F14	0xD10B    BNE	L_counterSystem39
;DemoARM.c, 240 :: 		unit = 0;
0x0F16	0x2100    MOVS	R1, #0
0x0F18	0x4824    LDR	R0, [PC, #144]
0x0F1A	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 241 :: 		ten = 0;
0x0F1C	0x2100    MOVS	R1, #0
0x0F1E	0x4824    LDR	R0, [PC, #144]
0x0F20	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 242 :: 		hundred = 0;
0x0F22	0x2100    MOVS	R1, #0
0x0F24	0x4823    LDR	R0, [PC, #140]
0x0F26	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 243 :: 		thousand = 0;
0x0F28	0x2100    MOVS	R1, #0
0x0F2A	0x4823    LDR	R0, [PC, #140]
0x0F2C	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 244 :: 		}
L_counterSystem39:
;DemoARM.c, 245 :: 		}
L_counterSystem33:
;DemoARM.c, 248 :: 		if(GPIOE_IDR.B4 == LOW)
0x0F2E	0x4923    LDR	R1, [PC, #140]
0x0F30	0x6808    LDR	R0, [R1, #0]
0x0F32	0x2800    CMP	R0, #0
0x0F34	0xD134    BNE	L_counterSystem40
;DemoARM.c, 250 :: 		multiplex();
0x0F36	0xF000F897  BL	_multiplex+0
;DemoARM.c, 251 :: 		if(GPIOE_IDR.B4 == LOW)
0x0F3A	0x4920    LDR	R1, [PC, #128]
0x0F3C	0x6808    LDR	R0, [R1, #0]
0x0F3E	0x2800    CMP	R0, #0
0x0F40	0xD12E    BNE	L_counterSystem41
;DemoARM.c, 253 :: 		unit --;
0x0F42	0x491A    LDR	R1, [PC, #104]
0x0F44	0x7808    LDRB	R0, [R1, #0]
0x0F46	0x1E40    SUBS	R0, R0, #1
0x0F48	0xB2C0    UXTB	R0, R0
0x0F4A	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 254 :: 		if(unit == -1)
0x0F4C	0xF1B03FFF  CMP	R0, #-1
0x0F50	0xD106    BNE	L_counterSystem42
;DemoARM.c, 256 :: 		unit = 9;
0x0F52	0x2109    MOVS	R1, #9
0x0F54	0x4815    LDR	R0, [PC, #84]
0x0F56	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 257 :: 		ten --;
0x0F58	0x4915    LDR	R1, [PC, #84]
0x0F5A	0x7808    LDRB	R0, [R1, #0]
0x0F5C	0x1E40    SUBS	R0, R0, #1
0x0F5E	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 258 :: 		}
L_counterSystem42:
;DemoARM.c, 259 :: 		if(ten == -1)
0x0F60	0x4813    LDR	R0, [PC, #76]
0x0F62	0x7800    LDRB	R0, [R0, #0]
0x0F64	0xF1B03FFF  CMP	R0, #-1
0x0F68	0xD106    BNE	L_counterSystem43
;DemoARM.c, 261 :: 		ten = 9;
0x0F6A	0x2109    MOVS	R1, #9
0x0F6C	0x4810    LDR	R0, [PC, #64]
0x0F6E	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 262 :: 		hundred --;
0x0F70	0x4910    LDR	R1, [PC, #64]
0x0F72	0x7808    LDRB	R0, [R1, #0]
0x0F74	0x1E40    SUBS	R0, R0, #1
0x0F76	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 263 :: 		}
L_counterSystem43:
;DemoARM.c, 264 :: 		if(hundred == -1)
0x0F78	0x480E    LDR	R0, [PC, #56]
0x0F7A	0x7800    LDRB	R0, [R0, #0]
0x0F7C	0xF1B03FFF  CMP	R0, #-1
0x0F80	0xD106    BNE	L_counterSystem44
;DemoARM.c, 266 :: 		hundred = 9;
0x0F82	0x2109    MOVS	R1, #9
0x0F84	0x480B    LDR	R0, [PC, #44]
0x0F86	0x7001    STRB	R1, [R0, #0]
;DemoARM.c, 267 :: 		thousand --;
0x0F88	0x490B    LDR	R1, [PC, #44]
0x0F8A	0x7808    LDRB	R0, [R1, #0]
0x0F8C	0x1E40    SUBS	R0, R0, #1
0x0F8E	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 268 :: 		}
L_counterSystem44:
;DemoARM.c, 269 :: 		if(thousand == -1) thousand = 0;
0x0F90	0x4809    LDR	R0, [PC, #36]
0x0F92	0x7800    LDRB	R0, [R0, #0]
0x0F94	0xF1B03FFF  CMP	R0, #-1
0x0F98	0xD102    BNE	L_counterSystem45
0x0F9A	0x2100    MOVS	R1, #0
0x0F9C	0x4806    LDR	R0, [PC, #24]
0x0F9E	0x7001    STRB	R1, [R0, #0]
L_counterSystem45:
;DemoARM.c, 270 :: 		}
L_counterSystem41:
;DemoARM.c, 271 :: 		}
L_counterSystem40:
;DemoARM.c, 272 :: 		}
L_end_counterSystem:
0x0FA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA4	0xB001    ADD	SP, SP, #4
0x0FA6	0x4770    BX	LR
0x0FA8	0x020C4242  	GPIOE_IDR+0
0x0FAC	0x004C2000  	_unit+0
0x0FB0	0x004D2000  	_ten+0
0x0FB4	0x004E2000  	_hundred+0
0x0FB8	0x004F2000  	_thousand+0
0x0FBC	0x02104242  	GPIOE_IDR+0
; end of _counterSystem
_readADC1:
;DemoARM.c, 181 :: 		void readADC1()
0x0FC0	0xB081    SUB	SP, SP, #4
0x0FC2	0xF8CDE000  STR	LR, [SP, #0]
;DemoARM.c, 183 :: 		lcd_out(1,1,"V1=");
0x0FC6	0x4820    LDR	R0, [PC, #128]
0x0FC8	0x4602    MOV	R2, R0
0x0FCA	0x2101    MOVS	R1, #1
0x0FCC	0x2001    MOVS	R0, #1
0x0FCE	0xF7FFFA4B  BL	_Lcd_Out+0
;DemoARM.c, 184 :: 		value = adc1_read(1);
0x0FD2	0x2001    MOVS	R0, #1
0x0FD4	0xF7FFFA92  BL	_ADC1_Read+0
0x0FD8	0x491C    LDR	R1, [PC, #112]
0x0FDA	0x8008    STRH	R0, [R1, #0]
;DemoARM.c, 185 :: 		sum = sum + value;
0x0FDC	0xB203    SXTH	R3, R0
0x0FDE	0x4A1C    LDR	R2, [PC, #112]
0x0FE0	0x6811    LDR	R1, [R2, #0]
0x0FE2	0x18C9    ADDS	R1, R1, R3
0x0FE4	0x6011    STR	R1, [R2, #0]
;DemoARM.c, 186 :: 		inttostr(value,txt);
0x0FE6	0xB200    SXTH	R0, R0
0x0FE8	0x491A    LDR	R1, [PC, #104]
0x0FEA	0xF7FFFA05  BL	_IntToStr+0
;DemoARM.c, 187 :: 		lcd_out_cp(ltrim(txt));
0x0FEE	0x4819    LDR	R0, [PC, #100]
0x0FF0	0xF7FFFC98  BL	_Ltrim+0
0x0FF4	0xF7FFFCB2  BL	_Lcd_Out_CP+0
;DemoARM.c, 188 :: 		readingCountAdc1 ++;
0x0FF8	0x4917    LDR	R1, [PC, #92]
0x0FFA	0x7808    LDRB	R0, [R1, #0]
0x0FFC	0x1C40    ADDS	R0, R0, #1
0x0FFE	0xB2C0    UXTB	R0, R0
0x1000	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 189 :: 		if(readingCountAdc1 >= 50){
0x1002	0x2832    CMP	R0, #50
0x1004	0xD31C    BCC	L_readADC131
;DemoARM.c, 190 :: 		avg = sum / readingCountAdc1;
0x1006	0x4B14    LDR	R3, [PC, #80]
0x1008	0x7819    LDRB	R1, [R3, #0]
0x100A	0x4A11    LDR	R2, [PC, #68]
0x100C	0x6810    LDR	R0, [R2, #0]
0x100E	0xFB90F1F1  SDIV	R1, R0, R1
0x1012	0x4812    LDR	R0, [PC, #72]
0x1014	0x8001    STRH	R1, [R0, #0]
;DemoARM.c, 191 :: 		sum = 0;
0x1016	0x2000    MOVS	R0, #0
0x1018	0x6010    STR	R0, [R2, #0]
;DemoARM.c, 192 :: 		readingCountAdc1 = 0;
0x101A	0x2000    MOVS	R0, #0
0x101C	0x7018    STRB	R0, [R3, #0]
;DemoARM.c, 193 :: 		lcd_out(2,1,"M1=");
0x101E	0x4810    LDR	R0, [PC, #64]
0x1020	0x4602    MOV	R2, R0
0x1022	0x2101    MOVS	R1, #1
0x1024	0x2002    MOVS	R0, #2
0x1026	0xF7FFFA1F  BL	_Lcd_Out+0
;DemoARM.c, 194 :: 		inttostr(avg,txt_1);
0x102A	0x480C    LDR	R0, [PC, #48]
0x102C	0xF9B00000  LDRSH	R0, [R0, #0]
0x1030	0x490C    LDR	R1, [PC, #48]
0x1032	0xF7FFF9E1  BL	_IntToStr+0
;DemoARM.c, 195 :: 		lcd_out_cp(ltrim(txt_1));
0x1036	0x480B    LDR	R0, [PC, #44]
0x1038	0xF7FFFC74  BL	_Ltrim+0
0x103C	0xF7FFFC8E  BL	_Lcd_Out_CP+0
;DemoARM.c, 196 :: 		}
L_readADC131:
;DemoARM.c, 197 :: 		}
L_end_readADC1:
0x1040	0xF8DDE000  LDR	LR, [SP, #0]
0x1044	0xB001    ADD	SP, SP, #4
0x1046	0x4770    BX	LR
0x1048	0x00082000  	?lstr1_DemoARM+0
0x104C	0x00502000  	_value+0
0x1050	0x00542000  	_sum+0
0x1054	0x00582000  	_txt+0
0x1058	0x00532000  	_readingCountAdc1+0
0x105C	0x00602000  	_avg+0
0x1060	0x000C2000  	?lstr2_DemoARM+0
0x1064	0x00622000  	_txt_1+0
; end of _readADC1
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0468	0xB081    SUB	SP, SP, #4
0x046A	0xF8CDE000  STR	LR, [SP, #0]
0x046E	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x0470	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x0472	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0474	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x0476	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0478	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x047A	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x047C	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x047E	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0480	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x0482	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0484	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0486	0x2801    CMP	R0, #1
0x0488	0xD0F3    BEQ	L_Lcd_Out13
0x048A	0x2802    CMP	R0, #2
0x048C	0xD0F3    BEQ	L_Lcd_Out14
0x048E	0x2803    CMP	R0, #3
0x0490	0xD0F3    BEQ	L_Lcd_Out15
0x0492	0x2804    CMP	R0, #4
0x0494	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x0496	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x0498	0x1E4B    SUBS	R3, R1, #1
0x049A	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x049C	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x049E	0xB2D8    UXTB	R0, R3
0x04A0	0xF000FE74  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x04A4	0x2400    MOVS	R4, #0
0x04A6	0xB264    SXTB	R4, R4
0x04A8	0x4B0B    LDR	R3, [PC, #44]
0x04AA	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x04AC	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x04AE	0x462C    MOV	R4, R5
0x04B0	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x04B2	0x1963    ADDS	R3, R4, R5
0x04B4	0x781B    LDRB	R3, [R3, #0]
0x04B6	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x04B8	0x1963    ADDS	R3, R4, R5
0x04BA	0x781B    LDRB	R3, [R3, #0]
0x04BC	0xB2D8    UXTB	R0, R3
0x04BE	0xF7FFFF25  BL	_Lcd_Chr_CP+0
0x04C2	0x1C6D    ADDS	R5, R5, #1
0x04C4	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x04C6	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x04C8	0x2401    MOVS	R4, #1
0x04CA	0xB264    SXTB	R4, R4
0x04CC	0x4B02    LDR	R3, [PC, #8]
0x04CE	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x04D0	0xF8DDE000  LDR	LR, [SP, #0]
0x04D4	0xB001    ADD	SP, SP, #4
0x04D6	0x4770    BX	LR
0x04D8	0x0BE02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x030C	0xB081    SUB	SP, SP, #4
0x030E	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x0312	0x2200    MOVS	R2, #0
0x0314	0xB252    SXTB	R2, R2
0x0316	0x4906    LDR	R1, [PC, #24]
0x0318	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x031A	0xF000FF37  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x031E	0x2201    MOVS	R2, #1
0x0320	0xB252    SXTB	R2, R2
0x0322	0x4903    LDR	R1, [PC, #12]
0x0324	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x0326	0xF8DDE000  LDR	LR, [SP, #0]
0x032A	0xB001    ADD	SP, SP, #4
0x032C	0x4770    BX	LR
0x032E	0xBF00    NOP
0x0330	0x0BE02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_ADC1_Read:
;__Lib_ADC_123_32F20x_16ch.c, 246 :: 		
; channel start address is: 0 (R0)
0x04FC	0xB081    SUB	SP, SP, #4
0x04FE	0xF8CDE000  STR	LR, [SP, #0]
0x0502	0xFA1FFC80  UXTH	R12, R0
; channel end address is: 0 (R0)
; channel start address is: 48 (R12)
;__Lib_ADC_123_32F20x_16ch.c, 250 :: 		
0x0506	0x2101    MOVS	R1, #1
0x0508	0xB209    SXTH	R1, R1
0x050A	0xFA01F10C  LSL	R1, R1, R12
;__Lib_ADC_123_32F20x_16ch.c, 251 :: 		
0x050E	0xB288    UXTH	R0, R1
0x0510	0xF000FBEA  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_123_32F20x_16ch.c, 252 :: 		
0x0514	0xF000FCB0  BL	_ADC1_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 253 :: 		
0x0518	0xFA1FF08C  UXTH	R0, R12
; channel end address is: 48 (R12)
0x051C	0xF7FFFE7E  BL	_ADC1_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 255 :: 		
0x0520	0x2201    MOVS	R2, #1
0x0522	0xB252    SXTB	R2, R2
0x0524	0x4902    LDR	R1, [PC, #8]
0x0526	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 256 :: 		
;__Lib_ADC_123_32F20x_16ch.c, 257 :: 		
L_end_ADC1_Read:
0x0528	0xF8DDE000  LDR	LR, [SP, #0]
0x052C	0xB001    ADD	SP, SP, #4
0x052E	0x4770    BX	LR
0x0530	0x01004224  	ADC1_CR2bits+0
; end of _ADC1_Read
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x021C	0xB081    SUB	SP, SP, #4
0x021E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0222	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0224	0x4803    LDR	R0, [PC, #12]
0x0226	0xF7FFFFB5  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x022A	0xF8DDE000  LDR	LR, [SP, #0]
0x022E	0xB001    ADD	SP, SP, #4
0x0230	0x4770    BX	LR
0x0232	0xBF00    NOP
0x0234	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0194	0xB081    SUB	SP, SP, #4
0x0196	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x019A	0xF2000434  ADDW	R4, R0, #52
0x019E	0x090A    LSRS	R2, R1, #4
0x01A0	0xB292    UXTH	R2, R2
0x01A2	0xB293    UXTH	R3, R2
0x01A4	0x6822    LDR	R2, [R4, #0]
0x01A6	0xF3631204  BFI	R2, R3, #4, #1
0x01AA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x01AC	0xF2000434  ADDW	R4, R0, #52
0x01B0	0x08CA    LSRS	R2, R1, #3
0x01B2	0xB292    UXTH	R2, R2
0x01B4	0xB293    UXTH	R3, R2
0x01B6	0x6822    LDR	R2, [R4, #0]
0x01B8	0xF36302C3  BFI	R2, R3, #3, #1
0x01BC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x01BE	0xF2000434  ADDW	R4, R0, #52
0x01C2	0x088A    LSRS	R2, R1, #2
0x01C4	0xB292    UXTH	R2, R2
0x01C6	0xB293    UXTH	R3, R2
0x01C8	0x6822    LDR	R2, [R4, #0]
0x01CA	0xF3630282  BFI	R2, R3, #2, #1
0x01CE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x01D0	0xF2000434  ADDW	R4, R0, #52
0x01D4	0x084A    LSRS	R2, R1, #1
0x01D6	0xB292    UXTH	R2, R2
0x01D8	0xB293    UXTH	R3, R2
0x01DA	0x6822    LDR	R2, [R4, #0]
0x01DC	0xF3630241  BFI	R2, R3, #1, #1
0x01E0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x01E2	0xF2000434  ADDW	R4, R0, #52
0x01E6	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x01E8	0x6822    LDR	R2, [R4, #0]
0x01EA	0xF3630200  BFI	R2, R3, #0, #1
0x01EE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x01F0	0xF2000408  ADDW	R4, R0, #8
0x01F4	0x2301    MOVS	R3, #1
0x01F6	0x6822    LDR	R2, [R4, #0]
0x01F8	0xF363729E  BFI	R2, R3, #30, #1
0x01FC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x01FE	0xF000F96F  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0202	0x6803    LDR	R3, [R0, #0]
0x0204	0xF3C30240  UBFX	R2, R3, #1, #1
0x0208	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x020A	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x020C	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0210	0x6812    LDR	R2, [R2, #0]
0x0212	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0214	0xF8DDE000  LDR	LR, [SP, #0]
0x0218	0xB001    ADD	SP, SP, #4
0x021A	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x03F8	0xB081    SUB	SP, SP, #4
0x03FA	0xF8CDE000  STR	LR, [SP, #0]
0x03FE	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0400	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0402	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0404	0x2800    CMP	R0, #0
0x0406	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x0408	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x040A	0x4240    RSBS	R0, R0, #0
0x040C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x040E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0410	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0412	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0414	0xB298    UXTH	R0, R3
0x0416	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x0418	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x041A	0xF7FFFF4F  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x041E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0420	0x4634    MOV	R4, R6
0x0422	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0424	0x2900    CMP	R1, #0
0x0426	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x0428	0x1863    ADDS	R3, R4, R1
0x042A	0x1E4A    SUBS	R2, R1, #1
0x042C	0xB292    UXTH	R2, R2
0x042E	0x18A2    ADDS	R2, R4, R2
0x0430	0x7812    LDRB	R2, [R2, #0]
0x0432	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0434	0x1E49    SUBS	R1, R1, #1
0x0436	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x0438	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x043A	0x2220    MOVS	R2, #32
0x043C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x043E	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0440	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0442	0xB281    UXTH	R1, R0
0x0444	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x0446	0x1842    ADDS	R2, R0, R1
0x0448	0x7812    LDRB	R2, [R2, #0]
0x044A	0x2A20    CMP	R2, #32
0x044C	0xD102    BNE	L_IntToStr42
0x044E	0x1C49    ADDS	R1, R1, #1
0x0450	0xB289    UXTH	R1, R1
0x0452	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0454	0x1E4A    SUBS	R2, R1, #1
0x0456	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x0458	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x045A	0x222D    MOVS	R2, #45
0x045C	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x045E	0xF8DDE000  LDR	LR, [SP, #0]
0x0462	0xB001    ADD	SP, SP, #4
0x0464	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x02BC	0xB081    SUB	SP, SP, #4
0x02BE	0x460A    MOV	R2, R1
0x02C0	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x02C2	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x02C4	0xB28D    UXTH	R5, R1
0x02C6	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x02C8	0x2805    CMP	R0, #5
0x02CA	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x02CC	0x180B    ADDS	R3, R1, R0
0x02CE	0x2220    MOVS	R2, #32
0x02D0	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x02D2	0x1C40    ADDS	R0, R0, #1
0x02D4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x02D6	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x02D8	0x180B    ADDS	R3, R1, R0
0x02DA	0x2200    MOVS	R2, #0
0x02DC	0x701A    STRB	R2, [R3, #0]
0x02DE	0x1E40    SUBS	R0, R0, #1
0x02E0	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x02E2	0x180C    ADDS	R4, R1, R0
0x02E4	0x230A    MOVS	R3, #10
0x02E6	0xFBB5F2F3  UDIV	R2, R5, R3
0x02EA	0xFB035212  MLS	R2, R3, R2, R5
0x02EE	0xB292    UXTH	R2, R2
0x02F0	0x3230    ADDS	R2, #48
0x02F2	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x02F4	0x220A    MOVS	R2, #10
0x02F6	0xFBB5F2F2  UDIV	R2, R5, R2
0x02FA	0xB292    UXTH	R2, R2
0x02FC	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x02FE	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0300	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0302	0x1E40    SUBS	R0, R0, #1
0x0304	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0306	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0308	0xB001    ADD	SP, SP, #4
0x030A	0x4770    BX	LR
; end of _WordToStr
_Lcd_Out_CP:
;__Lib_Lcd.c, 50 :: 		
; text start address is: 0 (R0)
0x095C	0xB081    SUB	SP, SP, #4
0x095E	0xF8CDE000  STR	LR, [SP, #0]
0x0962	0x4601    MOV	R1, R0
; text end address is: 0 (R0)
; text start address is: 4 (R1)
;__Lib_Lcd.c, 52 :: 		
; i start address is: 0 (R0)
0x0964	0x2000    MOVS	R0, #0
; text end address is: 4 (R1)
; i end address is: 0 (R0)
0x0966	0x460B    MOV	R3, R1
0x0968	0xB2C4    UXTB	R4, R0
;__Lib_Lcd.c, 53 :: 		
L_Lcd_Out_CP2:
; i start address is: 16 (R4)
; text start address is: 12 (R3)
0x096A	0x1919    ADDS	R1, R3, R4
0x096C	0x7809    LDRB	R1, [R1, #0]
0x096E	0xB139    CBZ	R1, L_Lcd_Out_CP3
;__Lib_Lcd.c, 54 :: 		
0x0970	0x1919    ADDS	R1, R3, R4
0x0972	0x7809    LDRB	R1, [R1, #0]
0x0974	0xB2C8    UXTB	R0, R1
0x0976	0xF7FFFCC9  BL	_Lcd_Chr_CP+0
0x097A	0x1C64    ADDS	R4, R4, #1
0x097C	0xB2E4    UXTB	R4, R4
;__Lib_Lcd.c, 55 :: 		
; text end address is: 12 (R3)
; i end address is: 16 (R4)
0x097E	0xE7F4    B	L_Lcd_Out_CP2
L_Lcd_Out_CP3:
;__Lib_Lcd.c, 56 :: 		
L_end_Lcd_Out_CP:
0x0980	0xF8DDE000  LDR	LR, [SP, #0]
0x0984	0xB001    ADD	SP, SP, #4
0x0986	0x4770    BX	LR
; end of _Lcd_Out_CP
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x0924	0xB081    SUB	SP, SP, #4
0x0926	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x0928	0xF2400500  MOVW	R5, #0
0x092C	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x092E	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x0930	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x0932	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x0934	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x0936	0x7801    LDRB	R1, [R0, #0]
0x0938	0x2920    CMP	R1, #32
0x093A	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x093C	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x093E	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x0940	0x2501    MOVS	R5, #1
0x0942	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x0944	0x7801    LDRB	R1, [R0, #0]
0x0946	0x7021    STRB	R1, [R4, #0]
0x0948	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x094A	0x4602    MOV	R2, R0
0x094C	0x1C40    ADDS	R0, R0, #1
0x094E	0x7811    LDRB	R1, [R2, #0]
0x0950	0x2900    CMP	R1, #0
0x0952	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x0954	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x0956	0xB001    ADD	SP, SP, #4
0x0958	0x4770    BX	LR
; end of _Ltrim
_readADC2:
;DemoARM.c, 198 :: 		void readADC2()
0x09C0	0xB081    SUB	SP, SP, #4
0x09C2	0xF8CDE000  STR	LR, [SP, #0]
;DemoARM.c, 200 :: 		lcd_out(1,10,"V2=");
0x09C6	0x4820    LDR	R0, [PC, #128]
0x09C8	0x4602    MOV	R2, R0
0x09CA	0x210A    MOVS	R1, #10
0x09CC	0x2001    MOVS	R0, #1
0x09CE	0xF7FFFD4B  BL	_Lcd_Out+0
;DemoARM.c, 201 :: 		value = adc2_read(2);
0x09D2	0x2002    MOVS	R0, #2
0x09D4	0xF7FFFF8A  BL	_ADC2_Read+0
0x09D8	0x491C    LDR	R1, [PC, #112]
0x09DA	0x8008    STRH	R0, [R1, #0]
;DemoARM.c, 202 :: 		sum = sum + value;
0x09DC	0xB203    SXTH	R3, R0
0x09DE	0x4A1C    LDR	R2, [PC, #112]
0x09E0	0x6811    LDR	R1, [R2, #0]
0x09E2	0x18C9    ADDS	R1, R1, R3
0x09E4	0x6011    STR	R1, [R2, #0]
;DemoARM.c, 203 :: 		inttostr(value,txt);
0x09E6	0xB200    SXTH	R0, R0
0x09E8	0x491A    LDR	R1, [PC, #104]
0x09EA	0xF7FFFD05  BL	_IntToStr+0
;DemoARM.c, 204 :: 		lcd_out_cp(ltrim(txt));
0x09EE	0x4819    LDR	R0, [PC, #100]
0x09F0	0xF7FFFF98  BL	_Ltrim+0
0x09F4	0xF7FFFFB2  BL	_Lcd_Out_CP+0
;DemoARM.c, 205 :: 		readingCountAdc2 ++;
0x09F8	0x4917    LDR	R1, [PC, #92]
0x09FA	0x7808    LDRB	R0, [R1, #0]
0x09FC	0x1C40    ADDS	R0, R0, #1
0x09FE	0xB2C0    UXTB	R0, R0
0x0A00	0x7008    STRB	R0, [R1, #0]
;DemoARM.c, 206 :: 		if(readingCountAdc2 >= 50){
0x0A02	0x2832    CMP	R0, #50
0x0A04	0xD31C    BCC	L_readADC232
;DemoARM.c, 207 :: 		avg = sum / readingCountAdc2;
0x0A06	0x4B14    LDR	R3, [PC, #80]
0x0A08	0x7819    LDRB	R1, [R3, #0]
0x0A0A	0x4A11    LDR	R2, [PC, #68]
0x0A0C	0x6810    LDR	R0, [R2, #0]
0x0A0E	0xFB90F1F1  SDIV	R1, R0, R1
0x0A12	0x4812    LDR	R0, [PC, #72]
0x0A14	0x8001    STRH	R1, [R0, #0]
;DemoARM.c, 208 :: 		sum = 0;
0x0A16	0x2000    MOVS	R0, #0
0x0A18	0x6010    STR	R0, [R2, #0]
;DemoARM.c, 209 :: 		readingCountAdc2 = 0;
0x0A1A	0x2000    MOVS	R0, #0
0x0A1C	0x7018    STRB	R0, [R3, #0]
;DemoARM.c, 210 :: 		lcd_out(2,10,"M2=");
0x0A1E	0x4810    LDR	R0, [PC, #64]
0x0A20	0x4602    MOV	R2, R0
0x0A22	0x210A    MOVS	R1, #10
0x0A24	0x2002    MOVS	R0, #2
0x0A26	0xF7FFFD1F  BL	_Lcd_Out+0
;DemoARM.c, 211 :: 		inttostr(avg,txt_1);
0x0A2A	0x480C    LDR	R0, [PC, #48]
0x0A2C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0A30	0x490C    LDR	R1, [PC, #48]
0x0A32	0xF7FFFCE1  BL	_IntToStr+0
;DemoARM.c, 212 :: 		lcd_out_cp(ltrim(txt_1));
0x0A36	0x480B    LDR	R0, [PC, #44]
0x0A38	0xF7FFFF74  BL	_Ltrim+0
0x0A3C	0xF7FFFF8E  BL	_Lcd_Out_CP+0
;DemoARM.c, 213 :: 		}
L_readADC232:
;DemoARM.c, 214 :: 		}
L_end_readADC2:
0x0A40	0xF8DDE000  LDR	LR, [SP, #0]
0x0A44	0xB001    ADD	SP, SP, #4
0x0A46	0x4770    BX	LR
0x0A48	0x00002000  	?lstr3_DemoARM+0
0x0A4C	0x00502000  	_value+0
0x0A50	0x00542000  	_sum+0
0x0A54	0x00582000  	_txt+0
0x0A58	0x00522000  	_readingCountAdc2+0
0x0A5C	0x00602000  	_avg+0
0x0A60	0x00042000  	?lstr4_DemoARM+0
0x0A64	0x00622000  	_txt_1+0
; end of _readADC2
_ADC2_Read:
;__Lib_ADC_123_32F20x_16ch.c, 330 :: 		
; channel start address is: 0 (R0)
0x08EC	0xB081    SUB	SP, SP, #4
0x08EE	0xF8CDE000  STR	LR, [SP, #0]
0x08F2	0xFA1FFC80  UXTH	R12, R0
; channel end address is: 0 (R0)
; channel start address is: 48 (R12)
;__Lib_ADC_123_32F20x_16ch.c, 334 :: 		
0x08F6	0x2101    MOVS	R1, #1
0x08F8	0xB209    SXTH	R1, R1
0x08FA	0xFA01F10C  LSL	R1, R1, R12
;__Lib_ADC_123_32F20x_16ch.c, 335 :: 		
0x08FE	0xB288    UXTH	R0, R1
0x0900	0xF000F9F2  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_123_32F20x_16ch.c, 336 :: 		
0x0904	0xF000F8B0  BL	_ADC2_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 337 :: 		
0x0908	0xFA1FF08C  UXTH	R0, R12
; channel end address is: 48 (R12)
0x090C	0xF7FFFD12  BL	_ADC2_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 339 :: 		
0x0910	0x2201    MOVS	R2, #1
0x0912	0xB252    SXTB	R2, R2
0x0914	0x4902    LDR	R1, [PC, #8]
0x0916	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 340 :: 		
;__Lib_ADC_123_32F20x_16ch.c, 341 :: 		
L_end_ADC2_Read:
0x0918	0xF8DDE000  LDR	LR, [SP, #0]
0x091C	0xB001    ADD	SP, SP, #4
0x091E	0x4770    BX	LR
0x0920	0x21004224  	ADC2_CR2bits+0
; end of _ADC2_Read
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x0334	0xB081    SUB	SP, SP, #4
0x0336	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x033A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x033C	0x4803    LDR	R0, [PC, #12]
0x033E	0xF7FFFF29  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x0342	0xF8DDE000  LDR	LR, [SP, #0]
0x0346	0xB001    ADD	SP, SP, #4
0x0348	0x4770    BX	LR
0x034A	0xBF00    NOP
0x034C	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_changeLEDBright:
;DemoARM.c, 275 :: 		void changeLEDBright()
;DemoARM.c, 278 :: 		}
L_end_changeLEDBright:
0x09BC	0x4770    BX	LR
; end of _changeLEDBright
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1258	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x125A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x125E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x1262	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x1266	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1268	0xB001    ADD	SP, SP, #4
0x126A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x126C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x126E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x1272	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x1276	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x127A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x127C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1280	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x1282	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1284	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x1286	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x128A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x128E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1290	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1294	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x1296	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1298	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x129C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x12A0	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x12A2	0xB001    ADD	SP, SP, #4
0x12A4	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1428	0xB082    SUB	SP, SP, #8
0x142A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x142E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1430	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1432	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1434	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1436	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1438	0x2803    CMP	R0, #3
0x143A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x143E	0x4893    LDR	R0, [PC, #588]
0x1440	0x4281    CMP	R1, R0
0x1442	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1444	0x4892    LDR	R0, [PC, #584]
0x1446	0x6800    LDR	R0, [R0, #0]
0x1448	0xF0400105  ORR	R1, R0, #5
0x144C	0x4890    LDR	R0, [PC, #576]
0x144E	0x6001    STR	R1, [R0, #0]
0x1450	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1452	0x4890    LDR	R0, [PC, #576]
0x1454	0x4281    CMP	R1, R0
0x1456	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1458	0x488D    LDR	R0, [PC, #564]
0x145A	0x6800    LDR	R0, [R0, #0]
0x145C	0xF0400104  ORR	R1, R0, #4
0x1460	0x488B    LDR	R0, [PC, #556]
0x1462	0x6001    STR	R1, [R0, #0]
0x1464	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1466	0x488C    LDR	R0, [PC, #560]
0x1468	0x4281    CMP	R1, R0
0x146A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x146C	0x4888    LDR	R0, [PC, #544]
0x146E	0x6800    LDR	R0, [R0, #0]
0x1470	0xF0400103  ORR	R1, R0, #3
0x1474	0x4886    LDR	R0, [PC, #536]
0x1476	0x6001    STR	R1, [R0, #0]
0x1478	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x147A	0xF64E2060  MOVW	R0, #60000
0x147E	0x4281    CMP	R1, R0
0x1480	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x1482	0x4883    LDR	R0, [PC, #524]
0x1484	0x6800    LDR	R0, [R0, #0]
0x1486	0xF0400102  ORR	R1, R0, #2
0x148A	0x4881    LDR	R0, [PC, #516]
0x148C	0x6001    STR	R1, [R0, #0]
0x148E	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1490	0xF2475030  MOVW	R0, #30000
0x1494	0x4281    CMP	R1, R0
0x1496	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1498	0x487D    LDR	R0, [PC, #500]
0x149A	0x6800    LDR	R0, [R0, #0]
0x149C	0xF0400101  ORR	R1, R0, #1
0x14A0	0x487B    LDR	R0, [PC, #492]
0x14A2	0x6001    STR	R1, [R0, #0]
0x14A4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x14A6	0x487A    LDR	R0, [PC, #488]
0x14A8	0x6801    LDR	R1, [R0, #0]
0x14AA	0xF06F0007  MVN	R0, #7
0x14AE	0x4001    ANDS	R1, R0
0x14B0	0x4877    LDR	R0, [PC, #476]
0x14B2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x14B4	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x14B6	0x2802    CMP	R0, #2
0x14B8	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x14BC	0x4877    LDR	R0, [PC, #476]
0x14BE	0x4281    CMP	R1, R0
0x14C0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x14C2	0x4873    LDR	R0, [PC, #460]
0x14C4	0x6800    LDR	R0, [R0, #0]
0x14C6	0xF0400106  ORR	R1, R0, #6
0x14CA	0x4871    LDR	R0, [PC, #452]
0x14CC	0x6001    STR	R1, [R0, #0]
0x14CE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14D0	0x4870    LDR	R0, [PC, #448]
0x14D2	0x4281    CMP	R1, R0
0x14D4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x14D6	0x486E    LDR	R0, [PC, #440]
0x14D8	0x6800    LDR	R0, [R0, #0]
0x14DA	0xF0400105  ORR	R1, R0, #5
0x14DE	0x486C    LDR	R0, [PC, #432]
0x14E0	0x6001    STR	R1, [R0, #0]
0x14E2	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14E4	0x486E    LDR	R0, [PC, #440]
0x14E6	0x4281    CMP	R1, R0
0x14E8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x14EA	0x4869    LDR	R0, [PC, #420]
0x14EC	0x6800    LDR	R0, [R0, #0]
0x14EE	0xF0400104  ORR	R1, R0, #4
0x14F2	0x4867    LDR	R0, [PC, #412]
0x14F4	0x6001    STR	R1, [R0, #0]
0x14F6	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14F8	0x486A    LDR	R0, [PC, #424]
0x14FA	0x4281    CMP	R1, R0
0x14FC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x14FE	0x4864    LDR	R0, [PC, #400]
0x1500	0x6800    LDR	R0, [R0, #0]
0x1502	0xF0400103  ORR	R1, R0, #3
0x1506	0x4862    LDR	R0, [PC, #392]
0x1508	0x6001    STR	R1, [R0, #0]
0x150A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x150C	0xF64B3080  MOVW	R0, #48000
0x1510	0x4281    CMP	R1, R0
0x1512	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1514	0x485E    LDR	R0, [PC, #376]
0x1516	0x6800    LDR	R0, [R0, #0]
0x1518	0xF0400102  ORR	R1, R0, #2
0x151C	0x485C    LDR	R0, [PC, #368]
0x151E	0x6001    STR	R1, [R0, #0]
0x1520	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1522	0xF64550C0  MOVW	R0, #24000
0x1526	0x4281    CMP	R1, R0
0x1528	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x152A	0x4859    LDR	R0, [PC, #356]
0x152C	0x6800    LDR	R0, [R0, #0]
0x152E	0xF0400101  ORR	R1, R0, #1
0x1532	0x4857    LDR	R0, [PC, #348]
0x1534	0x6001    STR	R1, [R0, #0]
0x1536	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1538	0x4855    LDR	R0, [PC, #340]
0x153A	0x6801    LDR	R1, [R0, #0]
0x153C	0xF06F0007  MVN	R0, #7
0x1540	0x4001    ANDS	R1, R0
0x1542	0x4853    LDR	R0, [PC, #332]
0x1544	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1546	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1548	0x2801    CMP	R0, #1
0x154A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x154E	0x4851    LDR	R0, [PC, #324]
0x1550	0x4281    CMP	R1, R0
0x1552	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1554	0x484E    LDR	R0, [PC, #312]
0x1556	0x6800    LDR	R0, [R0, #0]
0x1558	0xF0400107  ORR	R1, R0, #7
0x155C	0x484C    LDR	R0, [PC, #304]
0x155E	0x6001    STR	R1, [R0, #0]
0x1560	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1562	0x4851    LDR	R0, [PC, #324]
0x1564	0x4281    CMP	R1, R0
0x1566	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1568	0x4849    LDR	R0, [PC, #292]
0x156A	0x6800    LDR	R0, [R0, #0]
0x156C	0xF0400106  ORR	R1, R0, #6
0x1570	0x4847    LDR	R0, [PC, #284]
0x1572	0x6001    STR	R1, [R0, #0]
0x1574	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1576	0x4848    LDR	R0, [PC, #288]
0x1578	0x4281    CMP	R1, R0
0x157A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x157C	0x4844    LDR	R0, [PC, #272]
0x157E	0x6800    LDR	R0, [R0, #0]
0x1580	0xF0400105  ORR	R1, R0, #5
0x1584	0x4842    LDR	R0, [PC, #264]
0x1586	0x6001    STR	R1, [R0, #0]
0x1588	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x158A	0x4846    LDR	R0, [PC, #280]
0x158C	0x4281    CMP	R1, R0
0x158E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1590	0x483F    LDR	R0, [PC, #252]
0x1592	0x6800    LDR	R0, [R0, #0]
0x1594	0xF0400104  ORR	R1, R0, #4
0x1598	0x483D    LDR	R0, [PC, #244]
0x159A	0x6001    STR	R1, [R0, #0]
0x159C	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x159E	0xF24D20F0  MOVW	R0, #54000
0x15A2	0x4281    CMP	R1, R0
0x15A4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x15A6	0x483A    LDR	R0, [PC, #232]
0x15A8	0x6800    LDR	R0, [R0, #0]
0x15AA	0xF0400103  ORR	R1, R0, #3
0x15AE	0x4838    LDR	R0, [PC, #224]
0x15B0	0x6001    STR	R1, [R0, #0]
0x15B2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x15B4	0xF64840A0  MOVW	R0, #36000
0x15B8	0x4281    CMP	R1, R0
0x15BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x15BC	0x4834    LDR	R0, [PC, #208]
0x15BE	0x6800    LDR	R0, [R0, #0]
0x15C0	0xF0400102  ORR	R1, R0, #2
0x15C4	0x4832    LDR	R0, [PC, #200]
0x15C6	0x6001    STR	R1, [R0, #0]
0x15C8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x15CA	0xF2446050  MOVW	R0, #18000
0x15CE	0x4281    CMP	R1, R0
0x15D0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x15D2	0x482F    LDR	R0, [PC, #188]
0x15D4	0x6800    LDR	R0, [R0, #0]
0x15D6	0xF0400101  ORR	R1, R0, #1
0x15DA	0x482D    LDR	R0, [PC, #180]
0x15DC	0x6001    STR	R1, [R0, #0]
0x15DE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x15E0	0x482B    LDR	R0, [PC, #172]
0x15E2	0x6801    LDR	R1, [R0, #0]
0x15E4	0xF06F0007  MVN	R0, #7
0x15E8	0x4001    ANDS	R1, R0
0x15EA	0x4829    LDR	R0, [PC, #164]
0x15EC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x15EE	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x15F0	0x2800    CMP	R0, #0
0x15F2	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x15F6	0x482D    LDR	R0, [PC, #180]
0x15F8	0x4281    CMP	R1, R0
0x15FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x15FC	0x4824    LDR	R0, [PC, #144]
0x15FE	0x6800    LDR	R0, [R0, #0]
0x1600	0xF0400107  ORR	R1, R0, #7
0x1604	0x4822    LDR	R0, [PC, #136]
0x1606	0x6001    STR	R1, [R0, #0]
0x1608	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x160A	0x4825    LDR	R0, [PC, #148]
0x160C	0x4281    CMP	R1, R0
0x160E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1610	0x481F    LDR	R0, [PC, #124]
0x1612	0x6800    LDR	R0, [R0, #0]
0x1614	0xF0400106  ORR	R1, R0, #6
0x1618	0x481D    LDR	R0, [PC, #116]
0x161A	0x6001    STR	R1, [R0, #0]
0x161C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x161E	0x4824    LDR	R0, [PC, #144]
0x1620	0x4281    CMP	R1, R0
0x1622	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1624	0x481A    LDR	R0, [PC, #104]
0x1626	0x6800    LDR	R0, [R0, #0]
0x1628	0xF0400105  ORR	R1, R0, #5
0x162C	0x4818    LDR	R0, [PC, #96]
0x162E	0x6001    STR	R1, [R0, #0]
0x1630	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1632	0xF5B14F7A  CMP	R1, #64000
0x1636	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1638	0x4815    LDR	R0, [PC, #84]
0x163A	0x6800    LDR	R0, [R0, #0]
0x163C	0xF0400104  ORR	R1, R0, #4
0x1640	0x4813    LDR	R0, [PC, #76]
0x1642	0x6001    STR	R1, [R0, #0]
0x1644	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1646	0xF64B3080  MOVW	R0, #48000
0x164A	0x4281    CMP	R1, R0
0x164C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x164E	0x4810    LDR	R0, [PC, #64]
0x1650	0x6800    LDR	R0, [R0, #0]
0x1652	0xF0400103  ORR	R1, R0, #3
0x1656	0x480E    LDR	R0, [PC, #56]
0x1658	0x6001    STR	R1, [R0, #0]
0x165A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x165C	0xF5B14FFA  CMP	R1, #32000
0x1660	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1662	0x480B    LDR	R0, [PC, #44]
0x1664	0x6800    LDR	R0, [R0, #0]
0x1666	0xF0400102  ORR	R1, R0, #2
0x166A	0x4809    LDR	R0, [PC, #36]
0x166C	0x6001    STR	R1, [R0, #0]
0x166E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1670	0xF5B15F7A  CMP	R1, #16000
0x1674	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1676	0xE01D    B	#58
0x1678	0x00810000  	#129
0x167C	0x00100400  	#67108880
0x1680	0x00000000  	#0
0x1684	0x00030000  	#3
0x1688	0x3E800000  	#16000
0x168C	0x49F00002  	#150000
0x1690	0x3C004002  	FLASH_ACR+0
0x1694	0xD4C00001  	#120000
0x1698	0x5F900001  	#90000
0x169C	0x32800002  	#144000
0x16A0	0x77000001  	#96000
0x16A4	0x19400001  	#72000
0x16A8	0xA5E00001  	#108000
0x16AC	0xB5800001  	#112000
0x16B0	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x16B4	0x482D    LDR	R0, [PC, #180]
0x16B6	0x6800    LDR	R0, [R0, #0]
0x16B8	0xF0400101  ORR	R1, R0, #1
0x16BC	0x482B    LDR	R0, [PC, #172]
0x16BE	0x6001    STR	R1, [R0, #0]
0x16C0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x16C2	0x482A    LDR	R0, [PC, #168]
0x16C4	0x6801    LDR	R1, [R0, #0]
0x16C6	0xF06F0007  MVN	R0, #7
0x16CA	0x4001    ANDS	R1, R0
0x16CC	0x4827    LDR	R0, [PC, #156]
0x16CE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x16D0	0x2101    MOVS	R1, #1
0x16D2	0xB249    SXTB	R1, R1
0x16D4	0x4826    LDR	R0, [PC, #152]
0x16D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x16D8	0x4826    LDR	R0, [PC, #152]
0x16DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x16DC	0xF7FFFDE4  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x16E0	0x4825    LDR	R0, [PC, #148]
0x16E2	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x16E4	0x4825    LDR	R0, [PC, #148]
0x16E6	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x16E8	0x4825    LDR	R0, [PC, #148]
0x16EA	0xEA020100  AND	R1, R2, R0, LSL #0
0x16EE	0x4825    LDR	R0, [PC, #148]
0x16F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x16F2	0xF0020001  AND	R0, R2, #1
0x16F6	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x16F8	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x16FA	0x4822    LDR	R0, [PC, #136]
0x16FC	0x6800    LDR	R0, [R0, #0]
0x16FE	0xF0000002  AND	R0, R0, #2
0x1702	0x2800    CMP	R0, #0
0x1704	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1706	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1708	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x170A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x170C	0xF4023080  AND	R0, R2, #65536
0x1710	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1712	0x481C    LDR	R0, [PC, #112]
0x1714	0x6800    LDR	R0, [R0, #0]
0x1716	0xF4003000  AND	R0, R0, #131072
0x171A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x171C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x171E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1720	0x460A    MOV	R2, R1
0x1722	0x9901    LDR	R1, [SP, #4]
0x1724	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1726	0x9101    STR	R1, [SP, #4]
0x1728	0x4611    MOV	R1, R2
0x172A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x172C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1730	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1732	0x4814    LDR	R0, [PC, #80]
0x1734	0x6800    LDR	R0, [R0, #0]
0x1736	0xF0407180  ORR	R1, R0, #16777216
0x173A	0x4812    LDR	R0, [PC, #72]
0x173C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x173E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1740	0x4810    LDR	R0, [PC, #64]
0x1742	0x6800    LDR	R0, [R0, #0]
0x1744	0xF0007000  AND	R0, R0, #33554432
0x1748	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x174A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x174C	0x460A    MOV	R2, R1
0x174E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1750	0x480A    LDR	R0, [PC, #40]
0x1752	0x6800    LDR	R0, [R0, #0]
0x1754	0xF000010C  AND	R1, R0, #12
0x1758	0x0090    LSLS	R0, R2, #2
0x175A	0xF000000C  AND	R0, R0, #12
0x175E	0x4281    CMP	R1, R0
0x1760	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1762	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1764	0xF8DDE000  LDR	LR, [SP, #0]
0x1768	0xB002    ADD	SP, SP, #8
0x176A	0x4770    BX	LR
0x176C	0x3C004002  	FLASH_ACR+0
0x1770	0x80204247  	FLASH_ACR+0
0x1774	0x80244247  	FLASH_ACR+0
0x1778	0x38044002  	RCC_PLLCFGR+0
0x177C	0x38084002  	RCC_CFGR+0
0x1780	0xFFFF000F  	#1048575
0x1784	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x12A8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x12AA	0x480D    LDR	R0, [PC, #52]
0x12AC	0x6800    LDR	R0, [R0, #0]
0x12AE	0xF0400101  ORR	R1, R0, #1
0x12B2	0x480B    LDR	R0, [PC, #44]
0x12B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x12B6	0x2100    MOVS	R1, #0
0x12B8	0x480A    LDR	R0, [PC, #40]
0x12BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x12BC	0x4808    LDR	R0, [PC, #32]
0x12BE	0x6801    LDR	R1, [R0, #0]
0x12C0	0x4809    LDR	R0, [PC, #36]
0x12C2	0x4001    ANDS	R1, R0
0x12C4	0x4806    LDR	R0, [PC, #24]
0x12C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x12C8	0x4908    LDR	R1, [PC, #32]
0x12CA	0x4809    LDR	R0, [PC, #36]
0x12CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x12CE	0x4804    LDR	R0, [PC, #16]
0x12D0	0x6801    LDR	R1, [R0, #0]
0x12D2	0xF46F2080  MVN	R0, #262144
0x12D6	0x4001    ANDS	R1, R0
0x12D8	0x4801    LDR	R0, [PC, #4]
0x12DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x12DC	0xB001    ADD	SP, SP, #4
0x12DE	0x4770    BX	LR
0x12E0	0x38004002  	RCC_CR+0
0x12E4	0x38084002  	RCC_CFGR+0
0x12E8	0xFFFFFEF6  	#-17367041
0x12EC	0x30102400  	#603992080
0x12F0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x13E4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x13E6	0x4904    LDR	R1, [PC, #16]
0x13E8	0x4804    LDR	R0, [PC, #16]
0x13EA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x13EC	0x4904    LDR	R1, [PC, #16]
0x13EE	0x4805    LDR	R0, [PC, #20]
0x13F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x13F2	0xB001    ADD	SP, SP, #4
0x13F4	0x4770    BX	LR
0x13F6	0xBF00    NOP
0x13F8	0x3E800000  	#16000
0x13FC	0x00702000  	___System_CLOCK_IN_KHZ+0
0x1400	0x00030000  	#3
0x1404	0x00742000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x13DC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x13DE	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x13E0	0xB001    ADD	SP, SP, #4
0x13E2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x13B0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x13B2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x13B6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x13BA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x13BC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x13C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x13C2	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x13C4	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x13C6	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x13C8	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x13CA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x13CE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x13D2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x13D6	0xB001    ADD	SP, SP, #4
0x13D8	0x4770    BX	LR
; end of ___EnableFPU
0x17D4	0xB500    PUSH	(R14)
0x17D6	0xF8DFB014  LDR	R11, [PC, #20]
0x17DA	0xF8DFA014  LDR	R10, [PC, #20]
0x17DE	0xF8DFC014  LDR	R12, [PC, #20]
0x17E2	0xF7FFFD39  BL	4696
0x17E6	0xBD00    POP	(R15)
0x17E8	0x4770    BX	LR
0x17EA	0xBF00    NOP
0x17EC	0x00002000  	#536870912
0x17F0	0x004C2000  	#536870988
0x17F4	0x17880000  	#6024
0x1854	0xB500    PUSH	(R14)
0x1856	0xF8DFB010  LDR	R11, [PC, #16]
0x185A	0xF8DFA010  LDR	R10, [PC, #16]
0x185E	0xF7FFFD05  BL	4716
0x1862	0xBD00    POP	(R15)
0x1864	0x4770    BX	LR
0x1866	0xBF00    NOP
0x1868	0x00002000  	#536870912
0x186C	0x00782000  	#536871032
;DemoARM.c,0 :: ?ICS?lstr3_DemoARM [4]
0x1788	0x003D3256 ;?ICS?lstr3_DemoARM+0
; end of ?ICS?lstr3_DemoARM
;DemoARM.c,0 :: ?ICS?lstr4_DemoARM [4]
0x178C	0x003D324D ;?ICS?lstr4_DemoARM+0
; end of ?ICS?lstr4_DemoARM
;DemoARM.c,0 :: ?ICS?lstr1_DemoARM [4]
0x1790	0x003D3156 ;?ICS?lstr1_DemoARM+0
; end of ?ICS?lstr1_DemoARM
;DemoARM.c,0 :: ?ICS?lstr2_DemoARM [4]
0x1794	0x003D314D ;?ICS?lstr2_DemoARM+0
; end of ?ICS?lstr2_DemoARM
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1798	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x179C	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x17A0	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x17A4	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x17A8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x17AC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x17B0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x17B4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x17B8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x17BC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x17C0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x17C4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x17C8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x17CC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x17D0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x021C      [28]    _ADC1_Get_Sample
0x0238     [132]    _RCC_GetClocksFrequency
0x02BC      [80]    _WordToStr
0x030C      [40]    _Lcd_Chr_CP
0x0334      [28]    _ADC2_Get_Sample
0x0350     [168]    _GPIO_Clk_Enable
0x03F8     [110]    _IntToStr
0x0468     [116]    _Lcd_Out
0x04E0      [26]    _Delay_1us
0x04FC      [56]    _ADC1_Read
0x0534      [86]    _decode
0x0590      [22]    _Delay_50us
0x05A8     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x06BC     [560]    _GPIO_Config
0x08EC      [56]    _ADC2_Read
0x0924      [54]    _Ltrim
0x095C      [44]    _Lcd_Out_CP
0x0988      [26]    _Delay_5500us
0x09A4      [24]    _GPIO_Analog_Input
0x09BC       [2]    _changeLEDBright
0x09C0     [168]    _readADC2
0x0A68      [52]    _ADC2_Init
0x0A9C     [588]    _Lcd_Init
0x0CE8     [372]    _ADC_Set_Input_Channel
0x0E5C      [28]    _GPIO_Digital_Output
0x0E78      [52]    _ADC1_Init
0x0EAC     [276]    _counterSystem
0x0FC0     [168]    _readADC1
0x1068     [292]    _multiplex
0x118C     [204]    _Lcd_Cmd
0x1258      [20]    ___CC2DW
0x126C      [58]    ___FillZeros
0x12A8      [76]    __Lib_System_4XX_SystemClockSetDefault
0x12F8      [82]    _loop
0x134C     [100]    _setup
0x13B0      [42]    ___EnableFPU
0x13DC       [8]    ___GenExcept
0x13E4      [36]    __Lib_System_4XX_InitialSetUpFosc
0x1408      [32]    _main
0x1428     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_modf_val
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [4]    ?lstr3_DemoARM
0x20000004       [4]    ?lstr4_DemoARM
0x20000008       [4]    ?lstr1_DemoARM
0x2000000C       [4]    ?lstr2_DemoARM
0x20000010      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000020      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x2000004C       [1]    _unit
0x2000004D       [1]    _ten
0x2000004E       [1]    _hundred
0x2000004F       [1]    _thousand
0x20000050       [2]    _value
0x20000052       [1]    _readingCountAdc2
0x20000053       [1]    _readingCountAdc1
0x20000054       [4]    _sum
0x20000058       [7]    _txt
0x2000005F       [0]    __Lib_Lcd_cmd_status
0x20000060       [2]    _avg
0x20000062       [7]    _txt_1
0x2000006C       [4]    _ADC_Get_Sample_Ptr
0x20000070       [4]    ___System_CLOCK_IN_KHZ
0x20000074       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1788       [4]    ?ICS?lstr3_DemoARM
0x178C       [4]    ?ICS?lstr4_DemoARM
0x1790       [4]    ?ICS?lstr1_DemoARM
0x1794       [4]    ?ICS?lstr2_DemoARM
0x1798      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x17A8      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
