// Seed: 1623472755
module module_0 (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2#(
        .id_4(1),
        .id_5(1'd0)
    )
);
  id_6(
      .id_0((id_5)), .id_1(id_2++), .id_2({1'b0, id_2})
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output wire id_6
    , id_15,
    output wor id_7,
    input wire id_8,
    input wire id_9,
    output tri1 id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13
);
  id_16 :
  assert property (@(posedge id_13) id_2)
  else id_5 = id_16;
  module_0(
      id_6, id_9, id_2
  );
  wire id_17;
endmodule
