<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p375" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_375{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_375{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_375{left:570px;bottom:1141px;letter-spacing:-0.14px;}
#t4_375{left:70px;bottom:1084px;}
#t5_375{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#t6_375{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_375{left:70px;bottom:1045px;}
#t8_375{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_375{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_375{left:70px;bottom:1005px;}
#tb_375{left:96px;bottom:1008px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tc_375{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_375{left:70px;bottom:957px;}
#te_375{left:96px;bottom:961px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_375{left:70px;bottom:935px;}
#tg_375{left:96px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_375{left:70px;bottom:912px;}
#ti_375{left:96px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_375{left:70px;bottom:865px;letter-spacing:-0.1px;}
#tk_375{left:156px;bottom:865px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tl_375{left:70px;bottom:841px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#tm_375{left:70px;bottom:824px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_375{left:70px;bottom:807px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_375{left:70px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_375{left:70px;bottom:741px;letter-spacing:-0.09px;}
#tq_375{left:156px;bottom:741px;letter-spacing:-0.11px;}
#tr_375{left:70px;bottom:716px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#ts_375{left:70px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_375{left:70px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tu_375{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tv_375{left:70px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_375{left:70px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_375{left:70px;bottom:582px;letter-spacing:-0.09px;}
#ty_375{left:156px;bottom:582px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tz_375{left:70px;bottom:558px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t10_375{left:70px;bottom:542px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t11_375{left:70px;bottom:525px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t12_375{left:70px;bottom:508px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t13_375{left:70px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_375{left:70px;bottom:474px;letter-spacing:-0.14px;}
#t15_375{left:70px;bottom:424px;letter-spacing:-0.1px;}
#t16_375{left:156px;bottom:424px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t17_375{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t18_375{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t19_375{left:70px;bottom:367px;letter-spacing:-0.28px;word-spacing:-0.27px;}
#t1a_375{left:70px;bottom:342px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1b_375{left:70px;bottom:325px;letter-spacing:-0.15px;}
#t1c_375{left:70px;bottom:275px;letter-spacing:-0.09px;}
#t1d_375{left:156px;bottom:275px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1e_375{left:70px;bottom:251px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t1f_375{left:70px;bottom:234px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_375{left:70px;bottom:208px;}
#t1h_375{left:96px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_375{left:96px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_375{left:96px;bottom:178px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t1k_375{left:96px;bottom:161px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_375{left:96px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_375{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_375{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_375{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_375{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_375{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts375" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg375Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg375" style="-webkit-user-select: none;"><object width="935" height="1210" data="375/375.svg" type="image/svg+xml" id="pdf375" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_375" class="t s1_375">Vol. 3A </span><span id="t2_375" class="t s1_375">10-35 </span>
<span id="t3_375" class="t s2_375">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_375" class="t s3_375">• </span><span id="t5_375" class="t s4_375">In 64-bit mode, EAX contains the lower 32-bits of the microcode update linear address. In protected mode, EAX </span>
<span id="t6_375" class="t s4_375">contains the full 32-bit linear address of the microcode update. </span>
<span id="t7_375" class="t s3_375">• </span><span id="t8_375" class="t s4_375">In 64-bit mode, EDX contains the upper 32-bits of the microcode update linear address. In protected mode, </span>
<span id="t9_375" class="t s4_375">EDX equals zero. </span>
<span id="ta_375" class="t s3_375">• </span><span id="tb_375" class="t s4_375">ECX contains 79H (address of IA32_BIOS_UPDT_TRIG). </span>
<span id="tc_375" class="t s4_375">Other requirements are: </span>
<span id="td_375" class="t s3_375">• </span><span id="te_375" class="t s4_375">The addresses for the microcode update data must be in canonical form. </span>
<span id="tf_375" class="t s3_375">• </span><span id="tg_375" class="t s4_375">If paging is enabled, the microcode update data must map that data as present. </span>
<span id="th_375" class="t s3_375">• </span><span id="ti_375" class="t s4_375">The microcode update data must start at a 16-byte aligned linear address. </span>
<span id="tj_375" class="t s5_375">10.11.6.1 </span><span id="tk_375" class="t s5_375">Hard Resets in Update Loading </span>
<span id="tl_375" class="t s4_375">The effects of a loaded update are cleared from the processor upon a hard reset. Therefore, each time a hard reset </span>
<span id="tm_375" class="t s4_375">is asserted during the BIOS POST, the update must be reloaded on all processors that observed the reset. The </span>
<span id="tn_375" class="t s4_375">effects of a loaded update are, however, maintained across a processor INIT. There are no side effects caused by </span>
<span id="to_375" class="t s4_375">loading an update into a processor multiple times. </span>
<span id="tp_375" class="t s5_375">10.11.6.2 </span><span id="tq_375" class="t s5_375">Update in a Multiprocessor System </span>
<span id="tr_375" class="t s4_375">A multiprocessor (MP) system requires loading each processor with update data appropriate for its CPUID and plat- </span>
<span id="ts_375" class="t s4_375">form ID bits. The BIOS is responsible for ensuring that this requirement is met and that the loader is located in a </span>
<span id="tt_375" class="t s4_375">module executed by all processors in the system. If a system design permits multiple steppings of Pentium 4, Intel </span>
<span id="tu_375" class="t s4_375">Xeon, and P6 family processors to exist concurrently; then the BIOS must verify individual processors against the </span>
<span id="tv_375" class="t s4_375">update header information to ensure appropriate loading. Given these considerations, it is most practical to load </span>
<span id="tw_375" class="t s4_375">the update during MP initialization. </span>
<span id="tx_375" class="t s5_375">10.11.6.3 </span><span id="ty_375" class="t s5_375">Update in a System Supporting Intel Hyper-Threading Technology </span>
<span id="tz_375" class="t s4_375">Intel Hyper-Threading Technology has implications on the loading of the microcode update. The update must be </span>
<span id="t10_375" class="t s4_375">loaded for each core in a physical processor. Thus, for a processor supporting Intel Hyper-Threading Technology, </span>
<span id="t11_375" class="t s4_375">only one logical processor per core is required to load the microcode update. Each individual logical processor can </span>
<span id="t12_375" class="t s4_375">independently load the update. However, MP initialization must provide some mechanism (e.g., a software sema- </span>
<span id="t13_375" class="t s4_375">phore) to force serialization of microcode update loads and to prevent simultaneous load attempts to the same </span>
<span id="t14_375" class="t s4_375">core. </span>
<span id="t15_375" class="t s5_375">10.11.6.4 </span><span id="t16_375" class="t s5_375">Update in a System Supporting Dual-Core Technology </span>
<span id="t17_375" class="t s4_375">Dual-core technology has implications on the loading of the microcode update. The microcode update facility is not </span>
<span id="t18_375" class="t s4_375">shared between processor cores in the same physical package. The update must be loaded for each core in a phys- </span>
<span id="t19_375" class="t s4_375">ical processor. </span>
<span id="t1a_375" class="t s4_375">If processor core supports Intel Hyper-Threading Technology, the guideline described in Section 10.11.6.3 also </span>
<span id="t1b_375" class="t s4_375">applies. </span>
<span id="t1c_375" class="t s5_375">10.11.6.5 </span><span id="t1d_375" class="t s5_375">Update Loader Enhancements </span>
<span id="t1e_375" class="t s4_375">The update loader presented in Section 10.11.6, “Microcode Update Loader,” is a minimal implementation that can </span>
<span id="t1f_375" class="t s4_375">be enhanced to provide additional functionality. Potential enhancements are described below: </span>
<span id="t1g_375" class="t s3_375">• </span><span id="t1h_375" class="t s4_375">BIOS can incorporate multiple updates to support multiple steppings of the Pentium 4, Intel Xeon, and P6 </span>
<span id="t1i_375" class="t s4_375">family processors. This feature provides for operating in a mixed stepping environment on an MP system and </span>
<span id="t1j_375" class="t s4_375">enables a user to upgrade to a later version of the processor. In this case, modify the loader to check the CPUID </span>
<span id="t1k_375" class="t s4_375">and platform ID bits of the processor that it is running on against the available headers before loading a </span>
<span id="t1l_375" class="t s4_375">particular update. The number of updates is only limited by available BIOS space. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
