
2025_STM32F407_ButtonChallenge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009110  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009298  08009298  0000a298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092b4  080092b4  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092b4  080092b4  0000a2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092bc  080092bc  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092bc  080092bc  0000a2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092c0  080092c0  0000a2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080092c4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a64  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ae0  20000ae0  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000192f3  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e07  00000000  00000000  0002439f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  000281a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000117d  00000000  00000000  00029848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024392  00000000  00000000  0002a9c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ce5d  00000000  00000000  0004ed57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d40b6  00000000  00000000  0006bbb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013fc6a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006370  00000000  00000000  0013fcb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00146020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009280 	.word	0x08009280

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009280 	.word	0x08009280

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fca6 	bl	8000e48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f81a 	bl	8000534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f968 	bl	80007d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f880 	bl	8000608 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8ac 	bl	8000664 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8da 	bl	80006c4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f008 fa60 	bl	80089d4 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000514:	f000 f90c 	bl	8000730 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(3000);
 8000518:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800051c:	f000 fd06 	bl	8000f2c <HAL_Delay>
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000520:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000524:	4802      	ldr	r0, [pc, #8]	@ (8000530 <main+0x3c>)
 8000526:	f001 f804 	bl	8001532 <HAL_GPIO_TogglePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800052a:	f008 fa79 	bl	8008a20 <MX_USB_HOST_Process>
 800052e:	e7fc      	b.n	800052a <main+0x36>
 8000530:	40020c00 	.word	0x40020c00

08000534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b094      	sub	sp, #80	@ 0x50
 8000538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053a:	f107 0320 	add.w	r3, r7, #32
 800053e:	2230      	movs	r2, #48	@ 0x30
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f008 fe0e 	bl	8009164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000548:	f107 030c 	add.w	r3, r7, #12
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
 8000556:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000558:	2300      	movs	r3, #0
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	4b28      	ldr	r3, [pc, #160]	@ (8000600 <SystemClock_Config+0xcc>)
 800055e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000560:	4a27      	ldr	r2, [pc, #156]	@ (8000600 <SystemClock_Config+0xcc>)
 8000562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000566:	6413      	str	r3, [r2, #64]	@ 0x40
 8000568:	4b25      	ldr	r3, [pc, #148]	@ (8000600 <SystemClock_Config+0xcc>)
 800056a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800056c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000570:	60bb      	str	r3, [r7, #8]
 8000572:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	2300      	movs	r3, #0
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	4b22      	ldr	r3, [pc, #136]	@ (8000604 <SystemClock_Config+0xd0>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a21      	ldr	r2, [pc, #132]	@ (8000604 <SystemClock_Config+0xd0>)
 800057e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4b1f      	ldr	r3, [pc, #124]	@ (8000604 <SystemClock_Config+0xd0>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800058c:	607b      	str	r3, [r7, #4]
 800058e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000590:	2301      	movs	r3, #1
 8000592:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000594:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000598:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059a:	2302      	movs	r3, #2
 800059c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005a4:	2308      	movs	r3, #8
 80005a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005b2:	2307      	movs	r3, #7
 80005b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 ff04 	bl	80043c8 <HAL_RCC_OscConfig>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005c6:	f000 fa2d 	bl	8000a24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ca:	230f      	movs	r3, #15
 80005cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ce:	2302      	movs	r3, #2
 80005d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	2105      	movs	r1, #5
 80005e8:	4618      	mov	r0, r3
 80005ea:	f004 f965 	bl	80048b8 <HAL_RCC_ClockConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005f4:	f000 fa16 	bl	8000a24 <Error_Handler>
  }
}
 80005f8:	bf00      	nop
 80005fa:	3750      	adds	r7, #80	@ 0x50
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40023800 	.word	0x40023800
 8000604:	40007000 	.word	0x40007000

08000608 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800060c:	4b12      	ldr	r3, [pc, #72]	@ (8000658 <MX_I2C1_Init+0x50>)
 800060e:	4a13      	ldr	r2, [pc, #76]	@ (800065c <MX_I2C1_Init+0x54>)
 8000610:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000612:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000614:	4a12      	ldr	r2, [pc, #72]	@ (8000660 <MX_I2C1_Init+0x58>)
 8000616:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000618:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <MX_I2C1_Init+0x50>)
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800061e:	4b0e      	ldr	r3, [pc, #56]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000620:	2200      	movs	r2, #0
 8000622:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000624:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000626:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800062a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800062c:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <MX_I2C1_Init+0x50>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000634:	2200      	movs	r2, #0
 8000636:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000638:	4b07      	ldr	r3, [pc, #28]	@ (8000658 <MX_I2C1_Init+0x50>)
 800063a:	2200      	movs	r2, #0
 800063c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000640:	2200      	movs	r2, #0
 8000642:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000644:	4804      	ldr	r0, [pc, #16]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000646:	f003 f8db 	bl	8003800 <HAL_I2C_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000650:	f000 f9e8 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000098 	.word	0x20000098
 800065c:	40005400 	.word	0x40005400
 8000660:	000186a0 	.word	0x000186a0

08000664 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000668:	4b13      	ldr	r3, [pc, #76]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800066a:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <MX_I2S3_Init+0x58>)
 800066c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800066e:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000670:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000674:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800067c:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000682:	4b0d      	ldr	r3, [pc, #52]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000684:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000688:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800068a:	4b0b      	ldr	r3, [pc, #44]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800068c:	4a0c      	ldr	r2, [pc, #48]	@ (80006c0 <MX_I2S3_Init+0x5c>)
 800068e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000690:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800069e:	2200      	movs	r2, #0
 80006a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <MX_I2S3_Init+0x54>)
 80006a4:	f003 f9f0 	bl	8003a88 <HAL_I2S_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006ae:	f000 f9b9 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	200000ec 	.word	0x200000ec
 80006bc:	40003c00 	.word	0x40003c00
 80006c0:	00017700 	.word	0x00017700

080006c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c8:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006ca:	4a18      	ldr	r2, [pc, #96]	@ (800072c <MX_SPI1_Init+0x68>)
 80006cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006ce:	4b16      	ldr	r3, [pc, #88]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006d6:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006dc:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006e2:	4b11      	ldr	r3, [pc, #68]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006fe:	2200      	movs	r2, #0
 8000700:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000702:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <MX_SPI1_Init+0x64>)
 8000704:	2200      	movs	r2, #0
 8000706:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000708:	4b07      	ldr	r3, [pc, #28]	@ (8000728 <MX_SPI1_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800070e:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <MX_SPI1_Init+0x64>)
 8000710:	220a      	movs	r2, #10
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000714:	4804      	ldr	r0, [pc, #16]	@ (8000728 <MX_SPI1_Init+0x64>)
 8000716:	f004 fc1d 	bl	8004f54 <HAL_SPI_Init>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000720:	f000 f980 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000134 	.word	0x20000134
 800072c:	40013000 	.word	0x40013000

08000730 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000736:	f107 030c 	add.w	r3, r7, #12
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800074e:	4b1f      	ldr	r3, [pc, #124]	@ (80007cc <MX_TIM1_Init+0x9c>)
 8000750:	4a1f      	ldr	r2, [pc, #124]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000752:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000754:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <MX_TIM1_Init+0x9c>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075a:	4b1c      	ldr	r3, [pc, #112]	@ (80007cc <MX_TIM1_Init+0x9c>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000760:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <MX_TIM1_Init+0x9c>)
 8000762:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000766:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000768:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <MX_TIM1_Init+0x9c>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800076e:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <MX_TIM1_Init+0x9c>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <MX_TIM1_Init+0x9c>)
 8000776:	2200      	movs	r2, #0
 8000778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800077a:	4814      	ldr	r0, [pc, #80]	@ (80007cc <MX_TIM1_Init+0x9c>)
 800077c:	f004 fc73 	bl	8005066 <HAL_TIM_Base_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000786:	f000 f94d 	bl	8000a24 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800078a:	2300      	movs	r3, #0
 800078c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000792:	f107 030c 	add.w	r3, r7, #12
 8000796:	4619      	mov	r1, r3
 8000798:	480c      	ldr	r0, [pc, #48]	@ (80007cc <MX_TIM1_Init+0x9c>)
 800079a:	f004 fcb3 	bl	8005104 <HAL_TIM_SlaveConfigSynchro>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80007a4:	f000 f93e 	bl	8000a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	4619      	mov	r1, r3
 80007b4:	4805      	ldr	r0, [pc, #20]	@ (80007cc <MX_TIM1_Init+0x9c>)
 80007b6:	f004 fea3 	bl	8005500 <HAL_TIMEx_MasterConfigSynchronization>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80007c0:	f000 f930 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80007c4:	bf00      	nop
 80007c6:	3720      	adds	r7, #32
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	2000018c 	.word	0x2000018c
 80007d0:	40010000 	.word	0x40010000

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08c      	sub	sp, #48	@ 0x30
 80007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	61bb      	str	r3, [r7, #24]
 80007ee:	4b76      	ldr	r3, [pc, #472]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a75      	ldr	r2, [pc, #468]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 80007f4:	f043 0310 	orr.w	r3, r3, #16
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b73      	ldr	r3, [pc, #460]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0310 	and.w	r3, r3, #16
 8000802:	61bb      	str	r3, [r7, #24]
 8000804:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
 800080a:	4b6f      	ldr	r3, [pc, #444]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a6e      	ldr	r2, [pc, #440]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b6c      	ldr	r3, [pc, #432]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	617b      	str	r3, [r7, #20]
 8000820:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
 8000826:	4b68      	ldr	r3, [pc, #416]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a67      	ldr	r2, [pc, #412]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b65      	ldr	r3, [pc, #404]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	4b61      	ldr	r3, [pc, #388]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a60      	ldr	r2, [pc, #384]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b5e      	ldr	r3, [pc, #376]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	4b5a      	ldr	r3, [pc, #360]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a59      	ldr	r2, [pc, #356]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b57      	ldr	r3, [pc, #348]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	4b53      	ldr	r3, [pc, #332]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a52      	ldr	r2, [pc, #328]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000880:	f043 0308 	orr.w	r3, r3, #8
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b50      	ldr	r3, [pc, #320]	@ (80009c8 <MX_GPIO_Init+0x1f4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0308 	and.w	r3, r3, #8
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	2108      	movs	r1, #8
 8000896:	484d      	ldr	r0, [pc, #308]	@ (80009cc <MX_GPIO_Init+0x1f8>)
 8000898:	f000 fe32 	bl	8001500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	2101      	movs	r1, #1
 80008a0:	484b      	ldr	r0, [pc, #300]	@ (80009d0 <MX_GPIO_Init+0x1fc>)
 80008a2:	f000 fe2d 	bl	8001500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008a6:	2200      	movs	r2, #0
 80008a8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008ac:	4849      	ldr	r0, [pc, #292]	@ (80009d4 <MX_GPIO_Init+0x200>)
 80008ae:	f000 fe27 	bl	8001500 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008b2:	2308      	movs	r3, #8
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b6:	2301      	movs	r3, #1
 80008b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008c2:	f107 031c 	add.w	r3, r7, #28
 80008c6:	4619      	mov	r1, r3
 80008c8:	4840      	ldr	r0, [pc, #256]	@ (80009cc <MX_GPIO_Init+0x1f8>)
 80008ca:	f000 fc65 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008ce:	2301      	movs	r3, #1
 80008d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d2:	2301      	movs	r3, #1
 80008d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008da:	2300      	movs	r3, #0
 80008dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	4619      	mov	r1, r3
 80008e4:	483a      	ldr	r0, [pc, #232]	@ (80009d0 <MX_GPIO_Init+0x1fc>)
 80008e6:	f000 fc57 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008ea:	2308      	movs	r3, #8
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008fa:	2305      	movs	r3, #5
 80008fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008fe:	f107 031c 	add.w	r3, r7, #28
 8000902:	4619      	mov	r1, r3
 8000904:	4832      	ldr	r0, [pc, #200]	@ (80009d0 <MX_GPIO_Init+0x1fc>)
 8000906:	f000 fc47 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800090a:	2301      	movs	r3, #1
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800090e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000914:	2302      	movs	r3, #2
 8000916:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	482e      	ldr	r0, [pc, #184]	@ (80009d8 <MX_GPIO_Init+0x204>)
 8000920:	f000 fc3a 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000924:	2304      	movs	r3, #4
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4829      	ldr	r0, [pc, #164]	@ (80009dc <MX_GPIO_Init+0x208>)
 8000938:	f000 fc2e 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800093c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800094e:	2305      	movs	r3, #5
 8000950:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	4820      	ldr	r0, [pc, #128]	@ (80009dc <MX_GPIO_Init+0x208>)
 800095a:	f000 fc1d 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800095e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000962:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000964:	2301      	movs	r3, #1
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2300      	movs	r3, #0
 800096e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	4817      	ldr	r0, [pc, #92]	@ (80009d4 <MX_GPIO_Init+0x200>)
 8000978:	f000 fc0e 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800097c:	2320      	movs	r3, #32
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000980:	2300      	movs	r3, #0
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 031c 	add.w	r3, r7, #28
 800098c:	4619      	mov	r1, r3
 800098e:	4811      	ldr	r0, [pc, #68]	@ (80009d4 <MX_GPIO_Init+0x200>)
 8000990:	f000 fc02 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000994:	2302      	movs	r3, #2
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000998:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	4808      	ldr	r0, [pc, #32]	@ (80009cc <MX_GPIO_Init+0x1f8>)
 80009aa:	f000 fbf5 	bl	8001198 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2100      	movs	r1, #0
 80009b2:	2006      	movs	r0, #6
 80009b4:	f000 fbb9 	bl	800112a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009b8:	2006      	movs	r0, #6
 80009ba:	f000 fbd2 	bl	8001162 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009be:	bf00      	nop
 80009c0:	3730      	adds	r7, #48	@ 0x30
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40020800 	.word	0x40020800
 80009d4:	40020c00 	.word	0x40020c00
 80009d8:	40020000 	.word	0x40020000
 80009dc:	40020400 	.word	0x40020400

080009e0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	80fb      	strh	r3, [r7, #6]


	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 80009ea:	2101      	movs	r1, #1
 80009ec:	480b      	ldr	r0, [pc, #44]	@ (8000a1c <HAL_GPIO_EXTI_Callback+0x3c>)
 80009ee:	f000 fd6f 	bl	80014d0 <HAL_GPIO_ReadPin>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d106      	bne.n	8000a06 <HAL_GPIO_EXTI_Callback+0x26>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80009f8:	2201      	movs	r2, #1
 80009fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009fe:	4808      	ldr	r0, [pc, #32]	@ (8000a20 <HAL_GPIO_EXTI_Callback+0x40>)
 8000a00:	f000 fd7e 	bl	8001500 <HAL_GPIO_WritePin>
	   else
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);

}
 8000a04:	e005      	b.n	8000a12 <HAL_GPIO_EXTI_Callback+0x32>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a0c:	4804      	ldr	r0, [pc, #16]	@ (8000a20 <HAL_GPIO_EXTI_Callback+0x40>)
 8000a0e:	f000 fd77 	bl	8001500 <HAL_GPIO_WritePin>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40020000 	.word	0x40020000
 8000a20:	40020c00 	.word	0x40020c00

08000a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a28:	b672      	cpsid	i
}
 8000a2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <Error_Handler+0x8>

08000a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	607b      	str	r3, [r7, #4]
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <HAL_MspInit+0x4c>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a7c <HAL_MspInit+0x4c>)
 8000a40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a44:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a46:	4b0d      	ldr	r3, [pc, #52]	@ (8000a7c <HAL_MspInit+0x4c>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	603b      	str	r3, [r7, #0]
 8000a56:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <HAL_MspInit+0x4c>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	4a08      	ldr	r2, [pc, #32]	@ (8000a7c <HAL_MspInit+0x4c>)
 8000a5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_MspInit+0x4c>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a6e:	2007      	movs	r0, #7
 8000a70:	f000 fb50 	bl	8001114 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a74:	bf00      	nop
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40023800 	.word	0x40023800

08000a80 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08a      	sub	sp, #40	@ 0x28
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 0314 	add.w	r3, r7, #20
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a19      	ldr	r2, [pc, #100]	@ (8000b04 <HAL_I2C_MspInit+0x84>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d12c      	bne.n	8000afc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <HAL_I2C_MspInit+0x88>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	4a17      	ldr	r2, [pc, #92]	@ (8000b08 <HAL_I2C_MspInit+0x88>)
 8000aac:	f043 0302 	orr.w	r3, r3, #2
 8000ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab2:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <HAL_I2C_MspInit+0x88>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	f003 0302 	and.w	r3, r3, #2
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000abe:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac4:	2312      	movs	r3, #18
 8000ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480c      	ldr	r0, [pc, #48]	@ (8000b0c <HAL_I2C_MspInit+0x8c>)
 8000adc:	f000 fb5c 	bl	8001198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <HAL_I2C_MspInit+0x88>)
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae8:	4a07      	ldr	r2, [pc, #28]	@ (8000b08 <HAL_I2C_MspInit+0x88>)
 8000aea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000af0:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <HAL_I2C_MspInit+0x88>)
 8000af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000afc:	bf00      	nop
 8000afe:	3728      	adds	r7, #40	@ 0x28
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40005400 	.word	0x40005400
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	40020400 	.word	0x40020400

08000b10 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08e      	sub	sp, #56	@ 0x38
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a31      	ldr	r2, [pc, #196]	@ (8000c00 <HAL_I2S_MspInit+0xf0>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d15a      	bne.n	8000bf6 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b40:	2301      	movs	r3, #1
 8000b42:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b44:	23c0      	movs	r3, #192	@ 0xc0
 8000b46:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4618      	mov	r0, r3
 8000b52:	f004 f8bd 	bl	8004cd0 <HAL_RCCEx_PeriphCLKConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b5c:	f7ff ff62 	bl	8000a24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b60:	2300      	movs	r3, #0
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	4b27      	ldr	r3, [pc, #156]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	4a26      	ldr	r2, [pc, #152]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b70:	4b24      	ldr	r3, [pc, #144]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b78:	613b      	str	r3, [r7, #16]
 8000b7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b84:	4a1f      	ldr	r2, [pc, #124]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b86:	f043 0301 	orr.w	r3, r3, #1
 8000b8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b90:	f003 0301 	and.w	r3, r3, #1
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60bb      	str	r3, [r7, #8]
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba0:	4a18      	ldr	r2, [pc, #96]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba8:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <HAL_I2S_MspInit+0xf4>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bb4:	2310      	movs	r3, #16
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bc4:	2306      	movs	r3, #6
 8000bc6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480e      	ldr	r0, [pc, #56]	@ (8000c08 <HAL_I2S_MspInit+0xf8>)
 8000bd0:	f000 fae2 	bl	8001198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bd4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000be6:	2306      	movs	r3, #6
 8000be8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4806      	ldr	r0, [pc, #24]	@ (8000c0c <HAL_I2S_MspInit+0xfc>)
 8000bf2:	f000 fad1 	bl	8001198 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000bf6:	bf00      	nop
 8000bf8:	3738      	adds	r7, #56	@ 0x38
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40003c00 	.word	0x40003c00
 8000c04:	40023800 	.word	0x40023800
 8000c08:	40020000 	.word	0x40020000
 8000c0c:	40020800 	.word	0x40020800

08000c10 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	@ 0x28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a19      	ldr	r2, [pc, #100]	@ (8000c94 <HAL_SPI_MspInit+0x84>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d12b      	bne.n	8000c8a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b18      	ldr	r3, [pc, #96]	@ (8000c98 <HAL_SPI_MspInit+0x88>)
 8000c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c3a:	4a17      	ldr	r2, [pc, #92]	@ (8000c98 <HAL_SPI_MspInit+0x88>)
 8000c3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c42:	4b15      	ldr	r3, [pc, #84]	@ (8000c98 <HAL_SPI_MspInit+0x88>)
 8000c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <HAL_SPI_MspInit+0x88>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a10      	ldr	r2, [pc, #64]	@ (8000c98 <HAL_SPI_MspInit+0x88>)
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c98 <HAL_SPI_MspInit+0x88>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c6a:	23e0      	movs	r3, #224	@ 0xe0
 8000c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	2300      	movs	r3, #0
 8000c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c7a:	2305      	movs	r3, #5
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7e:	f107 0314 	add.w	r3, r7, #20
 8000c82:	4619      	mov	r1, r3
 8000c84:	4805      	ldr	r0, [pc, #20]	@ (8000c9c <HAL_SPI_MspInit+0x8c>)
 8000c86:	f000 fa87 	bl	8001198 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c8a:	bf00      	nop
 8000c8c:	3728      	adds	r7, #40	@ 0x28
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40013000 	.word	0x40013000
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	40020000 	.word	0x40020000

08000ca0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a0b      	ldr	r2, [pc, #44]	@ (8000cdc <HAL_TIM_Base_MspInit+0x3c>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d10d      	bne.n	8000cce <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <HAL_TIM_Base_MspInit+0x40>)
 8000cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cba:	4a09      	ldr	r2, [pc, #36]	@ (8000ce0 <HAL_TIM_Base_MspInit+0x40>)
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <HAL_TIM_Base_MspInit+0x40>)
 8000cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000cce:	bf00      	nop
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	40010000 	.word	0x40010000
 8000ce0:	40023800 	.word	0x40023800

08000ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <NMI_Handler+0x4>

08000cec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <HardFault_Handler+0x4>

08000cf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <MemManage_Handler+0x4>

08000cfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <BusFault_Handler+0x4>

08000d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <UsageFault_Handler+0x4>

08000d0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr

08000d36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d3a:	f000 f8d7 	bl	8000eec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d46:	2001      	movs	r0, #1
 8000d48:	f000 fc0e 	bl	8001568 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d54:	4802      	ldr	r0, [pc, #8]	@ (8000d60 <OTG_FS_IRQHandler+0x10>)
 8000d56:	f000 feff 	bl	8001b58 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	200005b8 	.word	0x200005b8

08000d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d6c:	4a14      	ldr	r2, [pc, #80]	@ (8000dc0 <_sbrk+0x5c>)
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <_sbrk+0x60>)
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d78:	4b13      	ldr	r3, [pc, #76]	@ (8000dc8 <_sbrk+0x64>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d102      	bne.n	8000d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d80:	4b11      	ldr	r3, [pc, #68]	@ (8000dc8 <_sbrk+0x64>)
 8000d82:	4a12      	ldr	r2, [pc, #72]	@ (8000dcc <_sbrk+0x68>)
 8000d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d86:	4b10      	ldr	r3, [pc, #64]	@ (8000dc8 <_sbrk+0x64>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d207      	bcs.n	8000da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d94:	f008 f9fe 	bl	8009194 <__errno>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000da2:	e009      	b.n	8000db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da4:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <_sbrk+0x64>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000daa:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <_sbrk+0x64>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4413      	add	r3, r2
 8000db2:	4a05      	ldr	r2, [pc, #20]	@ (8000dc8 <_sbrk+0x64>)
 8000db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000db6:	68fb      	ldr	r3, [r7, #12]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3718      	adds	r7, #24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20020000 	.word	0x20020000
 8000dc4:	00000400 	.word	0x00000400
 8000dc8:	200001d4 	.word	0x200001d4
 8000dcc:	20000ae0 	.word	0x20000ae0

08000dd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <SystemInit+0x20>)
 8000dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <SystemInit+0x20>)
 8000ddc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000de0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000df4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e2c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000df8:	f7ff ffea 	bl	8000dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dfc:	480c      	ldr	r0, [pc, #48]	@ (8000e30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dfe:	490d      	ldr	r1, [pc, #52]	@ (8000e34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e00:	4a0d      	ldr	r2, [pc, #52]	@ (8000e38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e04:	e002      	b.n	8000e0c <LoopCopyDataInit>

08000e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e0a:	3304      	adds	r3, #4

08000e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e10:	d3f9      	bcc.n	8000e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e14:	4c0a      	ldr	r4, [pc, #40]	@ (8000e40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e18:	e001      	b.n	8000e1e <LoopFillZerobss>

08000e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e1c:	3204      	adds	r2, #4

08000e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e20:	d3fb      	bcc.n	8000e1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e22:	f008 f9bd 	bl	80091a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e26:	f7ff fb65 	bl	80004f4 <main>
  bx  lr    
 8000e2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e34:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e38:	080092c4 	.word	0x080092c4
  ldr r2, =_sbss
 8000e3c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e40:	20000ae0 	.word	0x20000ae0

08000e44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e44:	e7fe      	b.n	8000e44 <ADC_IRQHandler>
	...

08000e48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <HAL_Init+0x40>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a0d      	ldr	r2, [pc, #52]	@ (8000e88 <HAL_Init+0x40>)
 8000e52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <HAL_Init+0x40>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <HAL_Init+0x40>)
 8000e5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <HAL_Init+0x40>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a07      	ldr	r2, [pc, #28]	@ (8000e88 <HAL_Init+0x40>)
 8000e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e70:	2003      	movs	r0, #3
 8000e72:	f000 f94f 	bl	8001114 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e76:	2000      	movs	r0, #0
 8000e78:	f000 f808 	bl	8000e8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e7c:	f7ff fdd8 	bl	8000a30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023c00 	.word	0x40023c00

08000e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e94:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <HAL_InitTick+0x54>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <HAL_InitTick+0x58>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 f967 	bl	800117e <HAL_SYSTICK_Config>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e00e      	b.n	8000ed8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2b0f      	cmp	r3, #15
 8000ebe:	d80a      	bhi.n	8000ed6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	6879      	ldr	r1, [r7, #4]
 8000ec4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ec8:	f000 f92f 	bl	800112a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ecc:	4a06      	ldr	r2, [pc, #24]	@ (8000ee8 <HAL_InitTick+0x5c>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	e000      	b.n	8000ed8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20000000 	.word	0x20000000
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	20000004 	.word	0x20000004

08000eec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ef0:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_IncTick+0x20>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <HAL_IncTick+0x24>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4413      	add	r3, r2
 8000efc:	4a04      	ldr	r2, [pc, #16]	@ (8000f10 <HAL_IncTick+0x24>)
 8000efe:	6013      	str	r3, [r2, #0]
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20000008 	.word	0x20000008
 8000f10:	200001d8 	.word	0x200001d8

08000f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return uwTick;
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <HAL_GetTick+0x14>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	200001d8 	.word	0x200001d8

08000f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f34:	f7ff ffee 	bl	8000f14 <HAL_GetTick>
 8000f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f44:	d005      	beq.n	8000f52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f46:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <HAL_Delay+0x44>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	4413      	add	r3, r2
 8000f50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f52:	bf00      	nop
 8000f54:	f7ff ffde 	bl	8000f14 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	68fa      	ldr	r2, [r7, #12]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d8f7      	bhi.n	8000f54 <HAL_Delay+0x28>
  {
  }
}
 8000f64:	bf00      	nop
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000008 	.word	0x20000008

08000f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f90:	4013      	ands	r3, r2
 8000f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fa6:	4a04      	ldr	r2, [pc, #16]	@ (8000fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	60d3      	str	r3, [r2, #12]
}
 8000fac:	bf00      	nop
 8000fae:	3714      	adds	r7, #20
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc0:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	0a1b      	lsrs	r3, r3, #8
 8000fc6:	f003 0307 	and.w	r3, r3, #7
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	db0b      	blt.n	8001002 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	f003 021f 	and.w	r2, r3, #31
 8000ff0:	4907      	ldr	r1, [pc, #28]	@ (8001010 <__NVIC_EnableIRQ+0x38>)
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	095b      	lsrs	r3, r3, #5
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8000ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	e000e100 	.word	0xe000e100

08001014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	6039      	str	r1, [r7, #0]
 800101e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	db0a      	blt.n	800103e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	b2da      	uxtb	r2, r3
 800102c:	490c      	ldr	r1, [pc, #48]	@ (8001060 <__NVIC_SetPriority+0x4c>)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	0112      	lsls	r2, r2, #4
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	440b      	add	r3, r1
 8001038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800103c:	e00a      	b.n	8001054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	b2da      	uxtb	r2, r3
 8001042:	4908      	ldr	r1, [pc, #32]	@ (8001064 <__NVIC_SetPriority+0x50>)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	f003 030f 	and.w	r3, r3, #15
 800104a:	3b04      	subs	r3, #4
 800104c:	0112      	lsls	r2, r2, #4
 800104e:	b2d2      	uxtb	r2, r2
 8001050:	440b      	add	r3, r1
 8001052:	761a      	strb	r2, [r3, #24]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001068:	b480      	push	{r7}
 800106a:	b089      	sub	sp, #36	@ 0x24
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f1c3 0307 	rsb	r3, r3, #7
 8001082:	2b04      	cmp	r3, #4
 8001084:	bf28      	it	cs
 8001086:	2304      	movcs	r3, #4
 8001088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	3304      	adds	r3, #4
 800108e:	2b06      	cmp	r3, #6
 8001090:	d902      	bls.n	8001098 <NVIC_EncodePriority+0x30>
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3b03      	subs	r3, #3
 8001096:	e000      	b.n	800109a <NVIC_EncodePriority+0x32>
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43da      	mvns	r2, r3
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	401a      	ands	r2, r3
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ba:	43d9      	mvns	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c0:	4313      	orrs	r3, r2
         );
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3724      	adds	r7, #36	@ 0x24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3b01      	subs	r3, #1
 80010dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010e0:	d301      	bcc.n	80010e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e2:	2301      	movs	r3, #1
 80010e4:	e00f      	b.n	8001106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <SysTick_Config+0x40>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ee:	210f      	movs	r1, #15
 80010f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010f4:	f7ff ff8e 	bl	8001014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f8:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <SysTick_Config+0x40>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fe:	4b04      	ldr	r3, [pc, #16]	@ (8001110 <SysTick_Config+0x40>)
 8001100:	2207      	movs	r2, #7
 8001102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	e000e010 	.word	0xe000e010

08001114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff29 	bl	8000f74 <__NVIC_SetPriorityGrouping>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800113c:	f7ff ff3e 	bl	8000fbc <__NVIC_GetPriorityGrouping>
 8001140:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	68b9      	ldr	r1, [r7, #8]
 8001146:	6978      	ldr	r0, [r7, #20]
 8001148:	f7ff ff8e 	bl	8001068 <NVIC_EncodePriority>
 800114c:	4602      	mov	r2, r0
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff5d 	bl	8001014 <__NVIC_SetPriority>
}
 800115a:	bf00      	nop
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff31 	bl	8000fd8 <__NVIC_EnableIRQ>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffa2 	bl	80010d0 <SysTick_Config>
 800118c:	4603      	mov	r3, r0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001198:	b480      	push	{r7}
 800119a:	b089      	sub	sp, #36	@ 0x24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ae:	2300      	movs	r3, #0
 80011b0:	61fb      	str	r3, [r7, #28]
 80011b2:	e16b      	b.n	800148c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011b4:	2201      	movs	r2, #1
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	4013      	ands	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	f040 815a 	bne.w	8001486 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f003 0303 	and.w	r3, r3, #3
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d005      	beq.n	80011ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d130      	bne.n	800124c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	2203      	movs	r2, #3
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	68da      	ldr	r2, [r3, #12]
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001220:	2201      	movs	r2, #1
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	43db      	mvns	r3, r3
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4013      	ands	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	091b      	lsrs	r3, r3, #4
 8001236:	f003 0201 	and.w	r2, r3, #1
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4313      	orrs	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 0303 	and.w	r3, r3, #3
 8001254:	2b03      	cmp	r3, #3
 8001256:	d017      	beq.n	8001288 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	2203      	movs	r2, #3
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d123      	bne.n	80012dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	08da      	lsrs	r2, r3, #3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	3208      	adds	r2, #8
 800129c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	f003 0307 	and.w	r3, r3, #7
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	220f      	movs	r2, #15
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	691a      	ldr	r2, [r3, #16]
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	08da      	lsrs	r2, r3, #3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3208      	adds	r2, #8
 80012d6:	69b9      	ldr	r1, [r7, #24]
 80012d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	2203      	movs	r2, #3
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4013      	ands	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 0203 	and.w	r2, r3, #3
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001318:	2b00      	cmp	r3, #0
 800131a:	f000 80b4 	beq.w	8001486 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	4b60      	ldr	r3, [pc, #384]	@ (80014a4 <HAL_GPIO_Init+0x30c>)
 8001324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001326:	4a5f      	ldr	r2, [pc, #380]	@ (80014a4 <HAL_GPIO_Init+0x30c>)
 8001328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800132c:	6453      	str	r3, [r2, #68]	@ 0x44
 800132e:	4b5d      	ldr	r3, [pc, #372]	@ (80014a4 <HAL_GPIO_Init+0x30c>)
 8001330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800133a:	4a5b      	ldr	r2, [pc, #364]	@ (80014a8 <HAL_GPIO_Init+0x310>)
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	089b      	lsrs	r3, r3, #2
 8001340:	3302      	adds	r3, #2
 8001342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	f003 0303 	and.w	r3, r3, #3
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	220f      	movs	r2, #15
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43db      	mvns	r3, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4013      	ands	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a52      	ldr	r2, [pc, #328]	@ (80014ac <HAL_GPIO_Init+0x314>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d02b      	beq.n	80013be <HAL_GPIO_Init+0x226>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a51      	ldr	r2, [pc, #324]	@ (80014b0 <HAL_GPIO_Init+0x318>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d025      	beq.n	80013ba <HAL_GPIO_Init+0x222>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a50      	ldr	r2, [pc, #320]	@ (80014b4 <HAL_GPIO_Init+0x31c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d01f      	beq.n	80013b6 <HAL_GPIO_Init+0x21e>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a4f      	ldr	r2, [pc, #316]	@ (80014b8 <HAL_GPIO_Init+0x320>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d019      	beq.n	80013b2 <HAL_GPIO_Init+0x21a>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a4e      	ldr	r2, [pc, #312]	@ (80014bc <HAL_GPIO_Init+0x324>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d013      	beq.n	80013ae <HAL_GPIO_Init+0x216>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a4d      	ldr	r2, [pc, #308]	@ (80014c0 <HAL_GPIO_Init+0x328>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d00d      	beq.n	80013aa <HAL_GPIO_Init+0x212>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a4c      	ldr	r2, [pc, #304]	@ (80014c4 <HAL_GPIO_Init+0x32c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d007      	beq.n	80013a6 <HAL_GPIO_Init+0x20e>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a4b      	ldr	r2, [pc, #300]	@ (80014c8 <HAL_GPIO_Init+0x330>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d101      	bne.n	80013a2 <HAL_GPIO_Init+0x20a>
 800139e:	2307      	movs	r3, #7
 80013a0:	e00e      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013a2:	2308      	movs	r3, #8
 80013a4:	e00c      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013a6:	2306      	movs	r3, #6
 80013a8:	e00a      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013aa:	2305      	movs	r3, #5
 80013ac:	e008      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013ae:	2304      	movs	r3, #4
 80013b0:	e006      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013b2:	2303      	movs	r3, #3
 80013b4:	e004      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013b6:	2302      	movs	r3, #2
 80013b8:	e002      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013ba:	2301      	movs	r3, #1
 80013bc:	e000      	b.n	80013c0 <HAL_GPIO_Init+0x228>
 80013be:	2300      	movs	r3, #0
 80013c0:	69fa      	ldr	r2, [r7, #28]
 80013c2:	f002 0203 	and.w	r2, r2, #3
 80013c6:	0092      	lsls	r2, r2, #2
 80013c8:	4093      	lsls	r3, r2
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d0:	4935      	ldr	r1, [pc, #212]	@ (80014a8 <HAL_GPIO_Init+0x310>)
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	3302      	adds	r3, #2
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013de:	4b3b      	ldr	r3, [pc, #236]	@ (80014cc <HAL_GPIO_Init+0x334>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4013      	ands	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4313      	orrs	r3, r2
 8001400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001402:	4a32      	ldr	r2, [pc, #200]	@ (80014cc <HAL_GPIO_Init+0x334>)
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001408:	4b30      	ldr	r3, [pc, #192]	@ (80014cc <HAL_GPIO_Init+0x334>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	43db      	mvns	r3, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4013      	ands	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d003      	beq.n	800142c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	4313      	orrs	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800142c:	4a27      	ldr	r2, [pc, #156]	@ (80014cc <HAL_GPIO_Init+0x334>)
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001432:	4b26      	ldr	r3, [pc, #152]	@ (80014cc <HAL_GPIO_Init+0x334>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4313      	orrs	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001456:	4a1d      	ldr	r2, [pc, #116]	@ (80014cc <HAL_GPIO_Init+0x334>)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <HAL_GPIO_Init+0x334>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	43db      	mvns	r3, r3
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4013      	ands	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d003      	beq.n	8001480 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	4313      	orrs	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001480:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <HAL_GPIO_Init+0x334>)
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3301      	adds	r3, #1
 800148a:	61fb      	str	r3, [r7, #28]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	2b0f      	cmp	r3, #15
 8001490:	f67f ae90 	bls.w	80011b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3724      	adds	r7, #36	@ 0x24
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40013800 	.word	0x40013800
 80014ac:	40020000 	.word	0x40020000
 80014b0:	40020400 	.word	0x40020400
 80014b4:	40020800 	.word	0x40020800
 80014b8:	40020c00 	.word	0x40020c00
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40021400 	.word	0x40021400
 80014c4:	40021800 	.word	0x40021800
 80014c8:	40021c00 	.word	0x40021c00
 80014cc:	40013c00 	.word	0x40013c00

080014d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	691a      	ldr	r2, [r3, #16]
 80014e0:	887b      	ldrh	r3, [r7, #2]
 80014e2:	4013      	ands	r3, r2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d002      	beq.n	80014ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014e8:	2301      	movs	r3, #1
 80014ea:	73fb      	strb	r3, [r7, #15]
 80014ec:	e001      	b.n	80014f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014ee:	2300      	movs	r3, #0
 80014f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	807b      	strh	r3, [r7, #2]
 800150c:	4613      	mov	r3, r2
 800150e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001510:	787b      	ldrb	r3, [r7, #1]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001516:	887a      	ldrh	r2, [r7, #2]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800151c:	e003      	b.n	8001526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800151e:	887b      	ldrh	r3, [r7, #2]
 8001520:	041a      	lsls	r2, r3, #16
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	619a      	str	r2, [r3, #24]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001532:	b480      	push	{r7}
 8001534:	b085      	sub	sp, #20
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
 800153a:	460b      	mov	r3, r1
 800153c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001544:	887a      	ldrh	r2, [r7, #2]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4013      	ands	r3, r2
 800154a:	041a      	lsls	r2, r3, #16
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	43d9      	mvns	r1, r3
 8001550:	887b      	ldrh	r3, [r7, #2]
 8001552:	400b      	ands	r3, r1
 8001554:	431a      	orrs	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	619a      	str	r2, [r3, #24]
}
 800155a:	bf00      	nop
 800155c:	3714      	adds	r7, #20
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
	...

08001568 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001572:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001574:	695a      	ldr	r2, [r3, #20]
 8001576:	88fb      	ldrh	r3, [r7, #6]
 8001578:	4013      	ands	r3, r2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d006      	beq.n	800158c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800157e:	4a05      	ldr	r2, [pc, #20]	@ (8001594 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001584:	88fb      	ldrh	r3, [r7, #6]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fa2a 	bl	80009e0 <HAL_GPIO_EXTI_Callback>
  }
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40013c00 	.word	0x40013c00

08001598 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af02      	add	r7, sp, #8
 800159e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d101      	bne.n	80015aa <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e059      	b.n	800165e <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d106      	bne.n	80015ca <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f007 fa63 	bl	8008a90 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2203      	movs	r2, #3
 80015ce:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015d8:	d102      	bne.n	80015e0 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f004 f87c 	bl	80056e2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6818      	ldr	r0, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7c1a      	ldrb	r2, [r3, #16]
 80015f2:	f88d 2000 	strb.w	r2, [sp]
 80015f6:	3304      	adds	r3, #4
 80015f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015fa:	f003 fffd 	bl	80055f8 <USB_CoreInit>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d005      	beq.n	8001610 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e026      	b.n	800165e <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2101      	movs	r1, #1
 8001616:	4618      	mov	r0, r3
 8001618:	f004 f874 	bl	8005704 <USB_SetCurrentMode>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d005      	beq.n	800162e <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2202      	movs	r2, #2
 8001626:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e017      	b.n	800165e <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6818      	ldr	r0, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	7c1a      	ldrb	r2, [r3, #16]
 8001636:	f88d 2000 	strb.w	r2, [sp]
 800163a:	3304      	adds	r3, #4
 800163c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800163e:	f004 fa17 	bl	8005a70 <USB_HostInit>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d005      	beq.n	8001654 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2202      	movs	r2, #2
 800164c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e004      	b.n	800165e <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001666:	b590      	push	{r4, r7, lr}
 8001668:	b08b      	sub	sp, #44	@ 0x2c
 800166a:	af04      	add	r7, sp, #16
 800166c:	6078      	str	r0, [r7, #4]
 800166e:	4608      	mov	r0, r1
 8001670:	4611      	mov	r1, r2
 8001672:	461a      	mov	r2, r3
 8001674:	4603      	mov	r3, r0
 8001676:	70fb      	strb	r3, [r7, #3]
 8001678:	460b      	mov	r3, r1
 800167a:	70bb      	strb	r3, [r7, #2]
 800167c:	4613      	mov	r3, r2
 800167e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001680:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001682:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800168a:	2b01      	cmp	r3, #1
 800168c:	d101      	bne.n	8001692 <HAL_HCD_HC_Init+0x2c>
 800168e:	2302      	movs	r3, #2
 8001690:	e09d      	b.n	80017ce <HAL_HCD_HC_Init+0x168>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2201      	movs	r2, #1
 8001696:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800169a:	78fa      	ldrb	r2, [r7, #3]
 800169c:	6879      	ldr	r1, [r7, #4]
 800169e:	4613      	mov	r3, r2
 80016a0:	011b      	lsls	r3, r3, #4
 80016a2:	1a9b      	subs	r3, r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	440b      	add	r3, r1
 80016a8:	3319      	adds	r3, #25
 80016aa:	2200      	movs	r2, #0
 80016ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80016ae:	78fa      	ldrb	r2, [r7, #3]
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	4613      	mov	r3, r2
 80016b4:	011b      	lsls	r3, r3, #4
 80016b6:	1a9b      	subs	r3, r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	440b      	add	r3, r1
 80016bc:	3314      	adds	r3, #20
 80016be:	787a      	ldrb	r2, [r7, #1]
 80016c0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80016c2:	78fa      	ldrb	r2, [r7, #3]
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	4613      	mov	r3, r2
 80016c8:	011b      	lsls	r3, r3, #4
 80016ca:	1a9b      	subs	r3, r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	440b      	add	r3, r1
 80016d0:	3315      	adds	r3, #21
 80016d2:	78fa      	ldrb	r2, [r7, #3]
 80016d4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80016d6:	78fa      	ldrb	r2, [r7, #3]
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	4613      	mov	r3, r2
 80016dc:	011b      	lsls	r3, r3, #4
 80016de:	1a9b      	subs	r3, r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	3326      	adds	r3, #38	@ 0x26
 80016e6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80016ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80016ec:	78fa      	ldrb	r2, [r7, #3]
 80016ee:	78bb      	ldrb	r3, [r7, #2]
 80016f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80016f4:	b2d8      	uxtb	r0, r3
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	4613      	mov	r3, r2
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	1a9b      	subs	r3, r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	3316      	adds	r3, #22
 8001704:	4602      	mov	r2, r0
 8001706:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001708:	78fb      	ldrb	r3, [r7, #3]
 800170a:	4619      	mov	r1, r3
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f000 fbc7 	bl	8001ea0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001712:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001716:	2b00      	cmp	r3, #0
 8001718:	da0a      	bge.n	8001730 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800171a:	78fa      	ldrb	r2, [r7, #3]
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	4613      	mov	r3, r2
 8001720:	011b      	lsls	r3, r3, #4
 8001722:	1a9b      	subs	r3, r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	440b      	add	r3, r1
 8001728:	3317      	adds	r3, #23
 800172a:	2201      	movs	r2, #1
 800172c:	701a      	strb	r2, [r3, #0]
 800172e:	e009      	b.n	8001744 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001730:	78fa      	ldrb	r2, [r7, #3]
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	4613      	mov	r3, r2
 8001736:	011b      	lsls	r3, r3, #4
 8001738:	1a9b      	subs	r3, r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	440b      	add	r3, r1
 800173e:	3317      	adds	r3, #23
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f004 faf5 	bl	8005d38 <USB_GetHostSpeed>
 800174e:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001750:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001754:	2b01      	cmp	r3, #1
 8001756:	d10b      	bne.n	8001770 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001758:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800175c:	2b01      	cmp	r3, #1
 800175e:	d107      	bne.n	8001770 <HAL_HCD_HC_Init+0x10a>
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d104      	bne.n	8001770 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	2bbc      	cmp	r3, #188	@ 0xbc
 800176a:	d901      	bls.n	8001770 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800176c:	23bc      	movs	r3, #188	@ 0xbc
 800176e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001770:	78fa      	ldrb	r2, [r7, #3]
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	1a9b      	subs	r3, r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	3318      	adds	r3, #24
 8001780:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001784:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001786:	78fa      	ldrb	r2, [r7, #3]
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	b298      	uxth	r0, r3
 800178c:	6879      	ldr	r1, [r7, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	011b      	lsls	r3, r3, #4
 8001792:	1a9b      	subs	r3, r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	440b      	add	r3, r1
 8001798:	3328      	adds	r3, #40	@ 0x28
 800179a:	4602      	mov	r2, r0
 800179c:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	787c      	ldrb	r4, [r7, #1]
 80017a8:	78ba      	ldrb	r2, [r7, #2]
 80017aa:	78f9      	ldrb	r1, [r7, #3]
 80017ac:	9302      	str	r3, [sp, #8]
 80017ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	4623      	mov	r3, r4
 80017bc:	f004 fae4 	bl	8005d88 <USB_HC_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	371c      	adds	r7, #28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd90      	pop	{r4, r7, pc}

080017d6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b084      	sub	sp, #16
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	460b      	mov	r3, r1
 80017e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d101      	bne.n	80017f4 <HAL_HCD_HC_Halt+0x1e>
 80017f0:	2302      	movs	r3, #2
 80017f2:	e00f      	b.n	8001814 <HAL_HCD_HC_Halt+0x3e>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	78fa      	ldrb	r2, [r7, #3]
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f004 fe76 	bl	80064f6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001812:	7bfb      	ldrb	r3, [r7, #15]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	4608      	mov	r0, r1
 8001826:	4611      	mov	r1, r2
 8001828:	461a      	mov	r2, r3
 800182a:	4603      	mov	r3, r0
 800182c:	70fb      	strb	r3, [r7, #3]
 800182e:	460b      	mov	r3, r1
 8001830:	70bb      	strb	r3, [r7, #2]
 8001832:	4613      	mov	r3, r2
 8001834:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001836:	78fa      	ldrb	r2, [r7, #3]
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	4613      	mov	r3, r2
 800183c:	011b      	lsls	r3, r3, #4
 800183e:	1a9b      	subs	r3, r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	440b      	add	r3, r1
 8001844:	3317      	adds	r3, #23
 8001846:	78ba      	ldrb	r2, [r7, #2]
 8001848:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800184a:	78fa      	ldrb	r2, [r7, #3]
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	011b      	lsls	r3, r3, #4
 8001852:	1a9b      	subs	r3, r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	440b      	add	r3, r1
 8001858:	3326      	adds	r3, #38	@ 0x26
 800185a:	787a      	ldrb	r2, [r7, #1]
 800185c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800185e:	7c3b      	ldrb	r3, [r7, #16]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d114      	bne.n	800188e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001864:	78fa      	ldrb	r2, [r7, #3]
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	4613      	mov	r3, r2
 800186a:	011b      	lsls	r3, r3, #4
 800186c:	1a9b      	subs	r3, r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	440b      	add	r3, r1
 8001872:	332a      	adds	r3, #42	@ 0x2a
 8001874:	2203      	movs	r2, #3
 8001876:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001878:	78fa      	ldrb	r2, [r7, #3]
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	4613      	mov	r3, r2
 800187e:	011b      	lsls	r3, r3, #4
 8001880:	1a9b      	subs	r3, r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	440b      	add	r3, r1
 8001886:	3319      	adds	r3, #25
 8001888:	7f3a      	ldrb	r2, [r7, #28]
 800188a:	701a      	strb	r2, [r3, #0]
 800188c:	e009      	b.n	80018a2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800188e:	78fa      	ldrb	r2, [r7, #3]
 8001890:	6879      	ldr	r1, [r7, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	011b      	lsls	r3, r3, #4
 8001896:	1a9b      	subs	r3, r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	440b      	add	r3, r1
 800189c:	332a      	adds	r3, #42	@ 0x2a
 800189e:	2202      	movs	r2, #2
 80018a0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80018a2:	787b      	ldrb	r3, [r7, #1]
 80018a4:	2b03      	cmp	r3, #3
 80018a6:	f200 8102 	bhi.w	8001aae <HAL_HCD_HC_SubmitRequest+0x292>
 80018aa:	a201      	add	r2, pc, #4	@ (adr r2, 80018b0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80018ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b0:	080018c1 	.word	0x080018c1
 80018b4:	08001a99 	.word	0x08001a99
 80018b8:	08001985 	.word	0x08001985
 80018bc:	08001a0f 	.word	0x08001a0f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80018c0:	7c3b      	ldrb	r3, [r7, #16]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	f040 80f5 	bne.w	8001ab2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80018c8:	78bb      	ldrb	r3, [r7, #2]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d12d      	bne.n	800192a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80018ce:	8b3b      	ldrh	r3, [r7, #24]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d109      	bne.n	80018e8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80018d4:	78fa      	ldrb	r2, [r7, #3]
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	4613      	mov	r3, r2
 80018da:	011b      	lsls	r3, r3, #4
 80018dc:	1a9b      	subs	r3, r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	440b      	add	r3, r1
 80018e2:	333d      	adds	r3, #61	@ 0x3d
 80018e4:	2201      	movs	r2, #1
 80018e6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80018e8:	78fa      	ldrb	r2, [r7, #3]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	333d      	adds	r3, #61	@ 0x3d
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10a      	bne.n	8001914 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018fe:	78fa      	ldrb	r2, [r7, #3]
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	332a      	adds	r3, #42	@ 0x2a
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001912:	e0ce      	b.n	8001ab2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001914:	78fa      	ldrb	r2, [r7, #3]
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	4613      	mov	r3, r2
 800191a:	011b      	lsls	r3, r3, #4
 800191c:	1a9b      	subs	r3, r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	332a      	adds	r3, #42	@ 0x2a
 8001924:	2202      	movs	r2, #2
 8001926:	701a      	strb	r2, [r3, #0]
      break;
 8001928:	e0c3      	b.n	8001ab2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800192a:	78fa      	ldrb	r2, [r7, #3]
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	011b      	lsls	r3, r3, #4
 8001932:	1a9b      	subs	r3, r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	331a      	adds	r3, #26
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b01      	cmp	r3, #1
 800193e:	f040 80b8 	bne.w	8001ab2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001942:	78fa      	ldrb	r2, [r7, #3]
 8001944:	6879      	ldr	r1, [r7, #4]
 8001946:	4613      	mov	r3, r2
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	1a9b      	subs	r3, r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	333c      	adds	r3, #60	@ 0x3c
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10a      	bne.n	800196e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001958:	78fa      	ldrb	r2, [r7, #3]
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	4613      	mov	r3, r2
 800195e:	011b      	lsls	r3, r3, #4
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	332a      	adds	r3, #42	@ 0x2a
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
      break;
 800196c:	e0a1      	b.n	8001ab2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800196e:	78fa      	ldrb	r2, [r7, #3]
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	4613      	mov	r3, r2
 8001974:	011b      	lsls	r3, r3, #4
 8001976:	1a9b      	subs	r3, r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	440b      	add	r3, r1
 800197c:	332a      	adds	r3, #42	@ 0x2a
 800197e:	2202      	movs	r2, #2
 8001980:	701a      	strb	r2, [r3, #0]
      break;
 8001982:	e096      	b.n	8001ab2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001984:	78bb      	ldrb	r3, [r7, #2]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d120      	bne.n	80019cc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800198a:	78fa      	ldrb	r2, [r7, #3]
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	011b      	lsls	r3, r3, #4
 8001992:	1a9b      	subs	r3, r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	440b      	add	r3, r1
 8001998:	333d      	adds	r3, #61	@ 0x3d
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10a      	bne.n	80019b6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019a0:	78fa      	ldrb	r2, [r7, #3]
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	4613      	mov	r3, r2
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	1a9b      	subs	r3, r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	332a      	adds	r3, #42	@ 0x2a
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80019b4:	e07e      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019b6:	78fa      	ldrb	r2, [r7, #3]
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	4613      	mov	r3, r2
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	1a9b      	subs	r3, r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	440b      	add	r3, r1
 80019c4:	332a      	adds	r3, #42	@ 0x2a
 80019c6:	2202      	movs	r2, #2
 80019c8:	701a      	strb	r2, [r3, #0]
      break;
 80019ca:	e073      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019cc:	78fa      	ldrb	r2, [r7, #3]
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	4613      	mov	r3, r2
 80019d2:	011b      	lsls	r3, r3, #4
 80019d4:	1a9b      	subs	r3, r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	333c      	adds	r3, #60	@ 0x3c
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d10a      	bne.n	80019f8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019e2:	78fa      	ldrb	r2, [r7, #3]
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	4613      	mov	r3, r2
 80019e8:	011b      	lsls	r3, r3, #4
 80019ea:	1a9b      	subs	r3, r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	440b      	add	r3, r1
 80019f0:	332a      	adds	r3, #42	@ 0x2a
 80019f2:	2200      	movs	r2, #0
 80019f4:	701a      	strb	r2, [r3, #0]
      break;
 80019f6:	e05d      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019f8:	78fa      	ldrb	r2, [r7, #3]
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	4613      	mov	r3, r2
 80019fe:	011b      	lsls	r3, r3, #4
 8001a00:	1a9b      	subs	r3, r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	440b      	add	r3, r1
 8001a06:	332a      	adds	r3, #42	@ 0x2a
 8001a08:	2202      	movs	r2, #2
 8001a0a:	701a      	strb	r2, [r3, #0]
      break;
 8001a0c:	e052      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a0e:	78bb      	ldrb	r3, [r7, #2]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d120      	bne.n	8001a56 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a14:	78fa      	ldrb	r2, [r7, #3]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	011b      	lsls	r3, r3, #4
 8001a1c:	1a9b      	subs	r3, r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	333d      	adds	r3, #61	@ 0x3d
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10a      	bne.n	8001a40 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	1a9b      	subs	r3, r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	440b      	add	r3, r1
 8001a38:	332a      	adds	r3, #42	@ 0x2a
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a3e:	e039      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a40:	78fa      	ldrb	r2, [r7, #3]
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	1a9b      	subs	r3, r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	332a      	adds	r3, #42	@ 0x2a
 8001a50:	2202      	movs	r2, #2
 8001a52:	701a      	strb	r2, [r3, #0]
      break;
 8001a54:	e02e      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a56:	78fa      	ldrb	r2, [r7, #3]
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	1a9b      	subs	r3, r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	333c      	adds	r3, #60	@ 0x3c
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d10a      	bne.n	8001a82 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	1a9b      	subs	r3, r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	332a      	adds	r3, #42	@ 0x2a
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
      break;
 8001a80:	e018      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a82:	78fa      	ldrb	r2, [r7, #3]
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	4613      	mov	r3, r2
 8001a88:	011b      	lsls	r3, r3, #4
 8001a8a:	1a9b      	subs	r3, r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	440b      	add	r3, r1
 8001a90:	332a      	adds	r3, #42	@ 0x2a
 8001a92:	2202      	movs	r2, #2
 8001a94:	701a      	strb	r2, [r3, #0]
      break;
 8001a96:	e00d      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a98:	78fa      	ldrb	r2, [r7, #3]
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	011b      	lsls	r3, r3, #4
 8001aa0:	1a9b      	subs	r3, r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	332a      	adds	r3, #42	@ 0x2a
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
      break;
 8001aac:	e002      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001aae:	bf00      	nop
 8001ab0:	e000      	b.n	8001ab4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001ab2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001ab4:	78fa      	ldrb	r2, [r7, #3]
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	1a9b      	subs	r3, r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	440b      	add	r3, r1
 8001ac2:	332c      	adds	r3, #44	@ 0x2c
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001ac8:	78fa      	ldrb	r2, [r7, #3]
 8001aca:	8b39      	ldrh	r1, [r7, #24]
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	011b      	lsls	r3, r3, #4
 8001ad2:	1a9b      	subs	r3, r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4403      	add	r3, r0
 8001ad8:	3334      	adds	r3, #52	@ 0x34
 8001ada:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	1a9b      	subs	r3, r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	440b      	add	r3, r1
 8001aea:	334c      	adds	r3, #76	@ 0x4c
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001af0:	78fa      	ldrb	r2, [r7, #3]
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	011b      	lsls	r3, r3, #4
 8001af8:	1a9b      	subs	r3, r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	3338      	adds	r3, #56	@ 0x38
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	1a9b      	subs	r3, r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	3315      	adds	r3, #21
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b18:	78fa      	ldrb	r2, [r7, #3]
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	011b      	lsls	r3, r3, #4
 8001b20:	1a9b      	subs	r3, r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	440b      	add	r3, r1
 8001b26:	334d      	adds	r3, #77	@ 0x4d
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6818      	ldr	r0, [r3, #0]
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	4613      	mov	r3, r2
 8001b34:	011b      	lsls	r3, r3, #4
 8001b36:	1a9b      	subs	r3, r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	3310      	adds	r3, #16
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	4413      	add	r3, r2
 8001b40:	1d19      	adds	r1, r3, #4
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	799b      	ldrb	r3, [r3, #6]
 8001b46:	461a      	mov	r2, r3
 8001b48:	f004 fa4a 	bl	8005fe0 <USB_HC_StartXfer>
 8001b4c:	4603      	mov	r3, r0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop

08001b58 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f003 ff3e 	bl	80059f0 <USB_GetMode>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	f040 80fb 	bne.w	8001d72 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f003 ff01 	bl	8005988 <USB_ReadInterrupts>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 80f1 	beq.w	8001d70 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f003 fef8 	bl	8005988 <USB_ReadInterrupts>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001ba2:	d104      	bne.n	8001bae <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001bac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f003 fee8 	bl	8005988 <USB_ReadInterrupts>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001bc2:	d104      	bne.n	8001bce <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001bcc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f003 fed8 	bl	8005988 <USB_ReadInterrupts>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001be2:	d104      	bne.n	8001bee <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001bec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f003 fec8 	bl	8005988 <USB_ReadInterrupts>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d103      	bne.n	8001c0a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2202      	movs	r2, #2
 8001c08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 feba 	bl	8005988 <USB_ReadInterrupts>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c1e:	d120      	bne.n	8001c62 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001c28:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d113      	bne.n	8001c62 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001c3a:	2110      	movs	r1, #16
 8001c3c:	6938      	ldr	r0, [r7, #16]
 8001c3e:	f003 fdad 	bl	800579c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001c42:	6938      	ldr	r0, [r7, #16]
 8001c44:	f003 fddc 	bl	8005800 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	7a5b      	ldrb	r3, [r3, #9]
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d105      	bne.n	8001c5c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2101      	movs	r1, #1
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 ffce 	bl	8005bf8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f006 ff95 	bl	8008b8c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f003 fe8e 	bl	8005988 <USB_ReadInterrupts>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c76:	d102      	bne.n	8001c7e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f001 fd4d 	bl	8003718 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f003 fe80 	bl	8005988 <USB_ReadInterrupts>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d106      	bne.n	8001ca0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f006 ff5e 	bl	8008b54 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2208      	movs	r2, #8
 8001c9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f003 fe6f 	bl	8005988 <USB_ReadInterrupts>
 8001caa:	4603      	mov	r3, r0
 8001cac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001cb4:	d139      	bne.n	8001d2a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f004 fc0a 	bl	80064d4 <USB_HC_ReadInterrupt>
 8001cc0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	e025      	b.n	8001d14 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 030f 	and.w	r3, r3, #15
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d018      	beq.n	8001d0e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	015a      	lsls	r2, r3, #5
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001cf2:	d106      	bne.n	8001d02 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f905 	bl	8001f0a <HCD_HC_IN_IRQHandler>
 8001d00:	e005      	b.n	8001d0e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	4619      	mov	r1, r3
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 ff67 	bl	8002bdc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	795b      	ldrb	r3, [r3, #5]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d3d3      	bcc.n	8001cc8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f003 fe2a 	bl	8005988 <USB_ReadInterrupts>
 8001d34:	4603      	mov	r3, r0
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	2b10      	cmp	r3, #16
 8001d3c:	d101      	bne.n	8001d42 <HAL_HCD_IRQHandler+0x1ea>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <HAL_HCD_IRQHandler+0x1ec>
 8001d42:	2300      	movs	r3, #0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d014      	beq.n	8001d72 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699a      	ldr	r2, [r3, #24]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 0210 	bic.w	r2, r2, #16
 8001d56:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f001 fbfe 	bl	800355a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699a      	ldr	r2, [r3, #24]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f042 0210 	orr.w	r2, r2, #16
 8001d6c:	619a      	str	r2, [r3, #24]
 8001d6e:	e000      	b.n	8001d72 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001d70:	bf00      	nop
    }
  }
}
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d101      	bne.n	8001d8e <HAL_HCD_Start+0x16>
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	e013      	b.n	8001db6 <HAL_HCD_Start+0x3e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f003 ff92 	bl	8005cc6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f003 fc8a 	bl	80056c0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_HCD_Stop+0x16>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e00d      	b.n	8001df0 <HAL_HCD_Stop+0x32>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f004 fce5 	bl	80067b0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f003 ff34 	bl	8005c72 <USB_ResetPort>
 8001e0a:	4603      	mov	r3, r0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e20:	78fa      	ldrb	r2, [r7, #3]
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	4613      	mov	r3, r2
 8001e26:	011b      	lsls	r3, r3, #4
 8001e28:	1a9b      	subs	r3, r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	334c      	adds	r3, #76	@ 0x4c
 8001e30:	781b      	ldrb	r3, [r3, #0]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	460b      	mov	r3, r1
 8001e48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001e4a:	78fa      	ldrb	r2, [r7, #3]
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	1a9b      	subs	r3, r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	3338      	adds	r3, #56	@ 0x38
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f003 ff76 	bl	8005d66 <USB_GetCurrentFrame>
 8001e7a:	4603      	mov	r3, r0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f003 ff51 	bl	8005d38 <USB_GetHostSpeed>
 8001e96:	4603      	mov	r3, r0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001eac:	78fa      	ldrb	r2, [r7, #3]
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	331a      	adds	r3, #26
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001ec0:	78fa      	ldrb	r2, [r7, #3]
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	1a9b      	subs	r3, r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	331b      	adds	r3, #27
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	440b      	add	r3, r1
 8001ee2:	3325      	adds	r3, #37	@ 0x25
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001ee8:	78fa      	ldrb	r2, [r7, #3]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	4613      	mov	r3, r2
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	1a9b      	subs	r3, r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	3324      	adds	r3, #36	@ 0x24
 8001ef8:	2200      	movs	r2, #0
 8001efa:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	460b      	mov	r3, r1
 8001f14:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	78fa      	ldrb	r2, [r7, #3]
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f003 fd40 	bl	80059ae <USB_ReadChInterrupts>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d11a      	bne.n	8001f6e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f38:	78fb      	ldrb	r3, [r7, #3]
 8001f3a:	015a      	lsls	r2, r3, #5
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	4413      	add	r3, r2
 8001f40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f44:	461a      	mov	r2, r3
 8001f46:	2304      	movs	r3, #4
 8001f48:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f4a:	78fa      	ldrb	r2, [r7, #3]
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	011b      	lsls	r3, r3, #4
 8001f52:	1a9b      	subs	r3, r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	440b      	add	r3, r1
 8001f58:	334d      	adds	r3, #77	@ 0x4d
 8001f5a:	2207      	movs	r2, #7
 8001f5c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	78fa      	ldrb	r2, [r7, #3]
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f004 fac5 	bl	80064f6 <USB_HC_Halt>
 8001f6c:	e09e      	b.n	80020ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	78fa      	ldrb	r2, [r7, #3]
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 fd19 	bl	80059ae <USB_ReadChInterrupts>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f86:	d11b      	bne.n	8001fc0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001f88:	78fb      	ldrb	r3, [r7, #3]
 8001f8a:	015a      	lsls	r2, r3, #5
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4413      	add	r3, r2
 8001f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f94:	461a      	mov	r2, r3
 8001f96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f9c:	78fa      	ldrb	r2, [r7, #3]
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	011b      	lsls	r3, r3, #4
 8001fa4:	1a9b      	subs	r3, r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	334d      	adds	r3, #77	@ 0x4d
 8001fac:	2208      	movs	r2, #8
 8001fae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f004 fa9c 	bl	80064f6 <USB_HC_Halt>
 8001fbe:	e075      	b.n	80020ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	78fa      	ldrb	r2, [r7, #3]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f003 fcf0 	bl	80059ae <USB_ReadChInterrupts>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b08      	cmp	r3, #8
 8001fd6:	d11a      	bne.n	800200e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001fd8:	78fb      	ldrb	r3, [r7, #3]
 8001fda:	015a      	lsls	r2, r3, #5
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	4413      	add	r3, r2
 8001fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	2308      	movs	r3, #8
 8001fe8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001fea:	78fa      	ldrb	r2, [r7, #3]
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	011b      	lsls	r3, r3, #4
 8001ff2:	1a9b      	subs	r3, r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	334d      	adds	r3, #77	@ 0x4d
 8001ffa:	2206      	movs	r2, #6
 8001ffc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	78fa      	ldrb	r2, [r7, #3]
 8002004:	4611      	mov	r1, r2
 8002006:	4618      	mov	r0, r3
 8002008:	f004 fa75 	bl	80064f6 <USB_HC_Halt>
 800200c:	e04e      	b.n	80020ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	78fa      	ldrb	r2, [r7, #3]
 8002014:	4611      	mov	r1, r2
 8002016:	4618      	mov	r0, r3
 8002018:	f003 fcc9 	bl	80059ae <USB_ReadChInterrupts>
 800201c:	4603      	mov	r3, r0
 800201e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002022:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002026:	d11b      	bne.n	8002060 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002028:	78fb      	ldrb	r3, [r7, #3]
 800202a:	015a      	lsls	r2, r3, #5
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4413      	add	r3, r2
 8002030:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002034:	461a      	mov	r2, r3
 8002036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800203a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800203c:	78fa      	ldrb	r2, [r7, #3]
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	011b      	lsls	r3, r3, #4
 8002044:	1a9b      	subs	r3, r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	334d      	adds	r3, #77	@ 0x4d
 800204c:	2209      	movs	r2, #9
 800204e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	78fa      	ldrb	r2, [r7, #3]
 8002056:	4611      	mov	r1, r2
 8002058:	4618      	mov	r0, r3
 800205a:	f004 fa4c 	bl	80064f6 <USB_HC_Halt>
 800205e:	e025      	b.n	80020ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f003 fca0 	bl	80059ae <USB_ReadChInterrupts>
 800206e:	4603      	mov	r3, r0
 8002070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002074:	2b80      	cmp	r3, #128	@ 0x80
 8002076:	d119      	bne.n	80020ac <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002078:	78fb      	ldrb	r3, [r7, #3]
 800207a:	015a      	lsls	r2, r3, #5
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4413      	add	r3, r2
 8002080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002084:	461a      	mov	r2, r3
 8002086:	2380      	movs	r3, #128	@ 0x80
 8002088:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800208a:	78fa      	ldrb	r2, [r7, #3]
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	011b      	lsls	r3, r3, #4
 8002092:	1a9b      	subs	r3, r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	334d      	adds	r3, #77	@ 0x4d
 800209a:	2207      	movs	r2, #7
 800209c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	78fa      	ldrb	r2, [r7, #3]
 80020a4:	4611      	mov	r1, r2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f004 fa25 	bl	80064f6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	78fa      	ldrb	r2, [r7, #3]
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f003 fc7a 	bl	80059ae <USB_ReadChInterrupts>
 80020ba:	4603      	mov	r3, r0
 80020bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020c4:	d112      	bne.n	80020ec <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	78fa      	ldrb	r2, [r7, #3]
 80020cc:	4611      	mov	r1, r2
 80020ce:	4618      	mov	r0, r3
 80020d0:	f004 fa11 	bl	80064f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	015a      	lsls	r2, r3, #5
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4413      	add	r3, r2
 80020dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020e0:	461a      	mov	r2, r3
 80020e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020e6:	6093      	str	r3, [r2, #8]
 80020e8:	f000 bd75 	b.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	78fa      	ldrb	r2, [r7, #3]
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f003 fc5a 	bl	80059ae <USB_ReadChInterrupts>
 80020fa:	4603      	mov	r3, r0
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b01      	cmp	r3, #1
 8002102:	f040 8128 	bne.w	8002356 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002106:	78fb      	ldrb	r3, [r7, #3]
 8002108:	015a      	lsls	r2, r3, #5
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	4413      	add	r3, r2
 800210e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002112:	461a      	mov	r2, r3
 8002114:	2320      	movs	r3, #32
 8002116:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	011b      	lsls	r3, r3, #4
 8002120:	1a9b      	subs	r3, r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	440b      	add	r3, r1
 8002126:	331b      	adds	r3, #27
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d119      	bne.n	8002162 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800212e:	78fa      	ldrb	r2, [r7, #3]
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	011b      	lsls	r3, r3, #4
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	440b      	add	r3, r1
 800213c:	331b      	adds	r3, #27
 800213e:	2200      	movs	r2, #0
 8002140:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002142:	78fb      	ldrb	r3, [r7, #3]
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	4413      	add	r3, r2
 800214a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	78fa      	ldrb	r2, [r7, #3]
 8002152:	0151      	lsls	r1, r2, #5
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	440a      	add	r2, r1
 8002158:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800215c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002160:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	799b      	ldrb	r3, [r3, #6]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d01b      	beq.n	80021a2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800216a:	78fa      	ldrb	r2, [r7, #3]
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	011b      	lsls	r3, r3, #4
 8002172:	1a9b      	subs	r3, r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	440b      	add	r3, r1
 8002178:	3330      	adds	r3, #48	@ 0x30
 800217a:	6819      	ldr	r1, [r3, #0]
 800217c:	78fb      	ldrb	r3, [r7, #3]
 800217e:	015a      	lsls	r2, r3, #5
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4413      	add	r3, r2
 8002184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	1ac9      	subs	r1, r1, r3
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	011b      	lsls	r3, r3, #4
 8002198:	1a9b      	subs	r3, r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4403      	add	r3, r0
 800219e:	3338      	adds	r3, #56	@ 0x38
 80021a0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80021a2:	78fa      	ldrb	r2, [r7, #3]
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	4613      	mov	r3, r2
 80021a8:	011b      	lsls	r3, r3, #4
 80021aa:	1a9b      	subs	r3, r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	440b      	add	r3, r1
 80021b0:	334d      	adds	r3, #77	@ 0x4d
 80021b2:	2201      	movs	r2, #1
 80021b4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80021b6:	78fa      	ldrb	r2, [r7, #3]
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	4613      	mov	r3, r2
 80021bc:	011b      	lsls	r3, r3, #4
 80021be:	1a9b      	subs	r3, r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	440b      	add	r3, r1
 80021c4:	3344      	adds	r3, #68	@ 0x44
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80021ca:	78fb      	ldrb	r3, [r7, #3]
 80021cc:	015a      	lsls	r2, r3, #5
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4413      	add	r3, r2
 80021d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021d6:	461a      	mov	r2, r3
 80021d8:	2301      	movs	r3, #1
 80021da:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	4613      	mov	r3, r2
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	1a9b      	subs	r3, r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	3326      	adds	r3, #38	@ 0x26
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00a      	beq.n	8002208 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3326      	adds	r3, #38	@ 0x26
 8002202:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002204:	2b02      	cmp	r3, #2
 8002206:	d110      	bne.n	800222a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	4611      	mov	r1, r2
 8002210:	4618      	mov	r0, r3
 8002212:	f004 f970 	bl	80064f6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002216:	78fb      	ldrb	r3, [r7, #3]
 8002218:	015a      	lsls	r2, r3, #5
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4413      	add	r3, r2
 800221e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002222:	461a      	mov	r2, r3
 8002224:	2310      	movs	r3, #16
 8002226:	6093      	str	r3, [r2, #8]
 8002228:	e03d      	b.n	80022a6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800222a:	78fa      	ldrb	r2, [r7, #3]
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	1a9b      	subs	r3, r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	3326      	adds	r3, #38	@ 0x26
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b03      	cmp	r3, #3
 800223e:	d00a      	beq.n	8002256 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002240:	78fa      	ldrb	r2, [r7, #3]
 8002242:	6879      	ldr	r1, [r7, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	1a9b      	subs	r3, r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	3326      	adds	r3, #38	@ 0x26
 8002250:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002252:	2b01      	cmp	r3, #1
 8002254:	d127      	bne.n	80022a6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002256:	78fb      	ldrb	r3, [r7, #3]
 8002258:	015a      	lsls	r2, r3, #5
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4413      	add	r3, r2
 800225e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	78fa      	ldrb	r2, [r7, #3]
 8002266:	0151      	lsls	r1, r2, #5
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	440a      	add	r2, r1
 800226c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002270:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002274:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	334c      	adds	r3, #76	@ 0x4c
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800228a:	78fa      	ldrb	r2, [r7, #3]
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	440b      	add	r3, r1
 8002298:	334c      	adds	r3, #76	@ 0x4c
 800229a:	781a      	ldrb	r2, [r3, #0]
 800229c:	78fb      	ldrb	r3, [r7, #3]
 800229e:	4619      	mov	r1, r3
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f006 fc81 	bl	8008ba8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	799b      	ldrb	r3, [r3, #6]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d13b      	bne.n	8002326 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80022ae:	78fa      	ldrb	r2, [r7, #3]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	1a9b      	subs	r3, r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	3338      	adds	r3, #56	@ 0x38
 80022be:	6819      	ldr	r1, [r3, #0]
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	1a9b      	subs	r3, r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4403      	add	r3, r0
 80022ce:	3328      	adds	r3, #40	@ 0x28
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	440b      	add	r3, r1
 80022d4:	1e59      	subs	r1, r3, #1
 80022d6:	78fa      	ldrb	r2, [r7, #3]
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	1a9b      	subs	r3, r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4403      	add	r3, r0
 80022e4:	3328      	adds	r3, #40	@ 0x28
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 8470 	beq.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80022f6:	78fa      	ldrb	r2, [r7, #3]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	011b      	lsls	r3, r3, #4
 80022fe:	1a9b      	subs	r3, r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	333c      	adds	r3, #60	@ 0x3c
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	78fa      	ldrb	r2, [r7, #3]
 800230a:	f083 0301 	eor.w	r3, r3, #1
 800230e:	b2d8      	uxtb	r0, r3
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	333c      	adds	r3, #60	@ 0x3c
 800231e:	4602      	mov	r2, r0
 8002320:	701a      	strb	r2, [r3, #0]
 8002322:	f000 bc58 	b.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002326:	78fa      	ldrb	r2, [r7, #3]
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	1a9b      	subs	r3, r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	333c      	adds	r3, #60	@ 0x3c
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	f083 0301 	eor.w	r3, r3, #1
 800233e:	b2d8      	uxtb	r0, r3
 8002340:	6879      	ldr	r1, [r7, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	011b      	lsls	r3, r3, #4
 8002346:	1a9b      	subs	r3, r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	440b      	add	r3, r1
 800234c:	333c      	adds	r3, #60	@ 0x3c
 800234e:	4602      	mov	r2, r0
 8002350:	701a      	strb	r2, [r3, #0]
 8002352:	f000 bc40 	b.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	4611      	mov	r1, r2
 800235e:	4618      	mov	r0, r3
 8002360:	f003 fb25 	bl	80059ae <USB_ReadChInterrupts>
 8002364:	4603      	mov	r3, r0
 8002366:	f003 0320 	and.w	r3, r3, #32
 800236a:	2b20      	cmp	r3, #32
 800236c:	d131      	bne.n	80023d2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800236e:	78fb      	ldrb	r3, [r7, #3]
 8002370:	015a      	lsls	r2, r3, #5
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4413      	add	r3, r2
 8002376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800237a:	461a      	mov	r2, r3
 800237c:	2320      	movs	r3, #32
 800237e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	1a9b      	subs	r3, r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	331a      	adds	r3, #26
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b01      	cmp	r3, #1
 8002394:	f040 841f 	bne.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	331b      	adds	r3, #27
 80023a8:	2201      	movs	r2, #1
 80023aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80023ac:	78fa      	ldrb	r2, [r7, #3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	334d      	adds	r3, #77	@ 0x4d
 80023bc:	2203      	movs	r2, #3
 80023be:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	78fa      	ldrb	r2, [r7, #3]
 80023c6:	4611      	mov	r1, r2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f004 f894 	bl	80064f6 <USB_HC_Halt>
 80023ce:	f000 bc02 	b.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	4611      	mov	r1, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	f003 fae7 	bl	80059ae <USB_ReadChInterrupts>
 80023e0:	4603      	mov	r3, r0
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	f040 8305 	bne.w	80029f6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80023ec:	78fb      	ldrb	r3, [r7, #3]
 80023ee:	015a      	lsls	r2, r3, #5
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4413      	add	r3, r2
 80023f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023f8:	461a      	mov	r2, r3
 80023fa:	2302      	movs	r3, #2
 80023fc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80023fe:	78fa      	ldrb	r2, [r7, #3]
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	011b      	lsls	r3, r3, #4
 8002406:	1a9b      	subs	r3, r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	440b      	add	r3, r1
 800240c:	334d      	adds	r3, #77	@ 0x4d
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d114      	bne.n	800243e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002414:	78fa      	ldrb	r2, [r7, #3]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	334d      	adds	r3, #77	@ 0x4d
 8002424:	2202      	movs	r2, #2
 8002426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	334c      	adds	r3, #76	@ 0x4c
 8002438:	2201      	movs	r2, #1
 800243a:	701a      	strb	r2, [r3, #0]
 800243c:	e2cc      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800243e:	78fa      	ldrb	r2, [r7, #3]
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	440b      	add	r3, r1
 800244c:	334d      	adds	r3, #77	@ 0x4d
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b06      	cmp	r3, #6
 8002452:	d114      	bne.n	800247e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	1a9b      	subs	r3, r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	334d      	adds	r3, #77	@ 0x4d
 8002464:	2202      	movs	r2, #2
 8002466:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002468:	78fa      	ldrb	r2, [r7, #3]
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	011b      	lsls	r3, r3, #4
 8002470:	1a9b      	subs	r3, r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	334c      	adds	r3, #76	@ 0x4c
 8002478:	2205      	movs	r2, #5
 800247a:	701a      	strb	r2, [r3, #0]
 800247c:	e2ac      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800247e:	78fa      	ldrb	r2, [r7, #3]
 8002480:	6879      	ldr	r1, [r7, #4]
 8002482:	4613      	mov	r3, r2
 8002484:	011b      	lsls	r3, r3, #4
 8002486:	1a9b      	subs	r3, r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	440b      	add	r3, r1
 800248c:	334d      	adds	r3, #77	@ 0x4d
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b07      	cmp	r3, #7
 8002492:	d00b      	beq.n	80024ac <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002494:	78fa      	ldrb	r2, [r7, #3]
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	1a9b      	subs	r3, r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	440b      	add	r3, r1
 80024a2:	334d      	adds	r3, #77	@ 0x4d
 80024a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80024a6:	2b09      	cmp	r3, #9
 80024a8:	f040 80a6 	bne.w	80025f8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	4613      	mov	r3, r2
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	1a9b      	subs	r3, r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	334d      	adds	r3, #77	@ 0x4d
 80024bc:	2202      	movs	r2, #2
 80024be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80024c0:	78fa      	ldrb	r2, [r7, #3]
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	4613      	mov	r3, r2
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	1a9b      	subs	r3, r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	440b      	add	r3, r1
 80024ce:	3344      	adds	r3, #68	@ 0x44
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	1c59      	adds	r1, r3, #1
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	4613      	mov	r3, r2
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	1a9b      	subs	r3, r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4403      	add	r3, r0
 80024e0:	3344      	adds	r3, #68	@ 0x44
 80024e2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	6879      	ldr	r1, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	3344      	adds	r3, #68	@ 0x44
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d943      	bls.n	8002582 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80024fa:	78fa      	ldrb	r2, [r7, #3]
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	4613      	mov	r3, r2
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	1a9b      	subs	r3, r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	440b      	add	r3, r1
 8002508:	3344      	adds	r3, #68	@ 0x44
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800250e:	78fa      	ldrb	r2, [r7, #3]
 8002510:	6879      	ldr	r1, [r7, #4]
 8002512:	4613      	mov	r3, r2
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	1a9b      	subs	r3, r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	440b      	add	r3, r1
 800251c:	331a      	adds	r3, #26
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d123      	bne.n	800256c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002524:	78fa      	ldrb	r2, [r7, #3]
 8002526:	6879      	ldr	r1, [r7, #4]
 8002528:	4613      	mov	r3, r2
 800252a:	011b      	lsls	r3, r3, #4
 800252c:	1a9b      	subs	r3, r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	440b      	add	r3, r1
 8002532:	331b      	adds	r3, #27
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002538:	78fa      	ldrb	r2, [r7, #3]
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	1a9b      	subs	r3, r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	331c      	adds	r3, #28
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	015a      	lsls	r2, r3, #5
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4413      	add	r3, r2
 8002554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	78fa      	ldrb	r2, [r7, #3]
 800255c:	0151      	lsls	r1, r2, #5
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	440a      	add	r2, r1
 8002562:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002566:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800256a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800256c:	78fa      	ldrb	r2, [r7, #3]
 800256e:	6879      	ldr	r1, [r7, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	011b      	lsls	r3, r3, #4
 8002574:	1a9b      	subs	r3, r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	440b      	add	r3, r1
 800257a:	334c      	adds	r3, #76	@ 0x4c
 800257c:	2204      	movs	r2, #4
 800257e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002580:	e229      	b.n	80029d6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002582:	78fa      	ldrb	r2, [r7, #3]
 8002584:	6879      	ldr	r1, [r7, #4]
 8002586:	4613      	mov	r3, r2
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	1a9b      	subs	r3, r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	440b      	add	r3, r1
 8002590:	334c      	adds	r3, #76	@ 0x4c
 8002592:	2202      	movs	r2, #2
 8002594:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002596:	78fa      	ldrb	r2, [r7, #3]
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	440b      	add	r3, r1
 80025a4:	3326      	adds	r3, #38	@ 0x26
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00b      	beq.n	80025c4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	3326      	adds	r3, #38	@ 0x26
 80025bc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025be:	2b02      	cmp	r3, #2
 80025c0:	f040 8209 	bne.w	80029d6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	015a      	lsls	r2, r3, #5
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4413      	add	r3, r2
 80025cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025da:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025e2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80025e4:	78fb      	ldrb	r3, [r7, #3]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025f0:	461a      	mov	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025f6:	e1ee      	b.n	80029d6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	1a9b      	subs	r3, r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	334d      	adds	r3, #77	@ 0x4d
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b05      	cmp	r3, #5
 800260c:	f040 80c8 	bne.w	80027a0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	334d      	adds	r3, #77	@ 0x4d
 8002620:	2202      	movs	r2, #2
 8002622:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	331b      	adds	r3, #27
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b01      	cmp	r3, #1
 8002638:	f040 81ce 	bne.w	80029d8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800263c:	78fa      	ldrb	r2, [r7, #3]
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	440b      	add	r3, r1
 800264a:	3326      	adds	r3, #38	@ 0x26
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b03      	cmp	r3, #3
 8002650:	d16b      	bne.n	800272a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002652:	78fa      	ldrb	r2, [r7, #3]
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	1a9b      	subs	r3, r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	440b      	add	r3, r1
 8002660:	3348      	adds	r3, #72	@ 0x48
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	1c59      	adds	r1, r3, #1
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	1a9b      	subs	r3, r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4403      	add	r3, r0
 8002672:	3348      	adds	r3, #72	@ 0x48
 8002674:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002676:	78fa      	ldrb	r2, [r7, #3]
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	4613      	mov	r3, r2
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	1a9b      	subs	r3, r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	440b      	add	r3, r1
 8002684:	3348      	adds	r3, #72	@ 0x48
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d943      	bls.n	8002714 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	3348      	adds	r3, #72	@ 0x48
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80026a0:	78fa      	ldrb	r2, [r7, #3]
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	331b      	adds	r3, #27
 80026b0:	2200      	movs	r2, #0
 80026b2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80026b4:	78fa      	ldrb	r2, [r7, #3]
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	4613      	mov	r3, r2
 80026ba:	011b      	lsls	r3, r3, #4
 80026bc:	1a9b      	subs	r3, r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	440b      	add	r3, r1
 80026c2:	3344      	adds	r3, #68	@ 0x44
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d809      	bhi.n	80026de <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80026ca:	78fa      	ldrb	r2, [r7, #3]
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	4613      	mov	r3, r2
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	1a9b      	subs	r3, r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	331c      	adds	r3, #28
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	015a      	lsls	r2, r3, #5
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	4413      	add	r3, r2
 80026e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	78fa      	ldrb	r2, [r7, #3]
 80026ee:	0151      	lsls	r1, r2, #5
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	440a      	add	r2, r1
 80026f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80026f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026fc:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80026fe:	78fa      	ldrb	r2, [r7, #3]
 8002700:	6879      	ldr	r1, [r7, #4]
 8002702:	4613      	mov	r3, r2
 8002704:	011b      	lsls	r3, r3, #4
 8002706:	1a9b      	subs	r3, r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	440b      	add	r3, r1
 800270c:	334c      	adds	r3, #76	@ 0x4c
 800270e:	2204      	movs	r2, #4
 8002710:	701a      	strb	r2, [r3, #0]
 8002712:	e014      	b.n	800273e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002714:	78fa      	ldrb	r2, [r7, #3]
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	4613      	mov	r3, r2
 800271a:	011b      	lsls	r3, r3, #4
 800271c:	1a9b      	subs	r3, r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	334c      	adds	r3, #76	@ 0x4c
 8002724:	2202      	movs	r2, #2
 8002726:	701a      	strb	r2, [r3, #0]
 8002728:	e009      	b.n	800273e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800272a:	78fa      	ldrb	r2, [r7, #3]
 800272c:	6879      	ldr	r1, [r7, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	011b      	lsls	r3, r3, #4
 8002732:	1a9b      	subs	r3, r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	440b      	add	r3, r1
 8002738:	334c      	adds	r3, #76	@ 0x4c
 800273a:	2202      	movs	r2, #2
 800273c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800273e:	78fa      	ldrb	r2, [r7, #3]
 8002740:	6879      	ldr	r1, [r7, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	1a9b      	subs	r3, r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	440b      	add	r3, r1
 800274c:	3326      	adds	r3, #38	@ 0x26
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00b      	beq.n	800276c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002754:	78fa      	ldrb	r2, [r7, #3]
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	1a9b      	subs	r3, r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	3326      	adds	r3, #38	@ 0x26
 8002764:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002766:	2b02      	cmp	r3, #2
 8002768:	f040 8136 	bne.w	80029d8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800276c:	78fb      	ldrb	r3, [r7, #3]
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	4413      	add	r3, r2
 8002774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002782:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800278a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800278c:	78fb      	ldrb	r3, [r7, #3]
 800278e:	015a      	lsls	r2, r3, #5
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	4413      	add	r3, r2
 8002794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002798:	461a      	mov	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	e11b      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	334d      	adds	r3, #77	@ 0x4d
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	f040 8081 	bne.w	80028ba <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027b8:	78fa      	ldrb	r2, [r7, #3]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	1a9b      	subs	r3, r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	334d      	adds	r3, #77	@ 0x4d
 80027c8:	2202      	movs	r2, #2
 80027ca:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	1a9b      	subs	r3, r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	331b      	adds	r3, #27
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	f040 80fa 	bne.w	80029d8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027e4:	78fa      	ldrb	r2, [r7, #3]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	011b      	lsls	r3, r3, #4
 80027ec:	1a9b      	subs	r3, r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	334c      	adds	r3, #76	@ 0x4c
 80027f4:	2202      	movs	r2, #2
 80027f6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80027f8:	78fb      	ldrb	r3, [r7, #3]
 80027fa:	015a      	lsls	r2, r3, #5
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	4413      	add	r3, r2
 8002800:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	78fa      	ldrb	r2, [r7, #3]
 8002808:	0151      	lsls	r1, r2, #5
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	440a      	add	r2, r1
 800280e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002812:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002816:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002818:	78fb      	ldrb	r3, [r7, #3]
 800281a:	015a      	lsls	r2, r3, #5
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4413      	add	r3, r2
 8002820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	78fa      	ldrb	r2, [r7, #3]
 8002828:	0151      	lsls	r1, r2, #5
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	440a      	add	r2, r1
 800282e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002836:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002838:	78fb      	ldrb	r3, [r7, #3]
 800283a:	015a      	lsls	r2, r3, #5
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	4413      	add	r3, r2
 8002840:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	78fa      	ldrb	r2, [r7, #3]
 8002848:	0151      	lsls	r1, r2, #5
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	440a      	add	r2, r1
 800284e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002852:	f023 0320 	bic.w	r3, r3, #32
 8002856:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002858:	78fa      	ldrb	r2, [r7, #3]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	1a9b      	subs	r3, r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	3326      	adds	r3, #38	@ 0x26
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00b      	beq.n	8002886 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800286e:	78fa      	ldrb	r2, [r7, #3]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	440b      	add	r3, r1
 800287c:	3326      	adds	r3, #38	@ 0x26
 800287e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002880:	2b02      	cmp	r3, #2
 8002882:	f040 80a9 	bne.w	80029d8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002886:	78fb      	ldrb	r3, [r7, #3]
 8002888:	015a      	lsls	r2, r3, #5
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	4413      	add	r3, r2
 800288e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800289c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028a4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	015a      	lsls	r2, r3, #5
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	4413      	add	r3, r2
 80028ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028b2:	461a      	mov	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	e08e      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80028ba:	78fa      	ldrb	r2, [r7, #3]
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	4613      	mov	r3, r2
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	1a9b      	subs	r3, r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	334d      	adds	r3, #77	@ 0x4d
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d143      	bne.n	8002958 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028d0:	78fa      	ldrb	r2, [r7, #3]
 80028d2:	6879      	ldr	r1, [r7, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	1a9b      	subs	r3, r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	334d      	adds	r3, #77	@ 0x4d
 80028e0:	2202      	movs	r2, #2
 80028e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028e4:	78fa      	ldrb	r2, [r7, #3]
 80028e6:	6879      	ldr	r1, [r7, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	440b      	add	r3, r1
 80028f2:	334c      	adds	r3, #76	@ 0x4c
 80028f4:	2202      	movs	r2, #2
 80028f6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028f8:	78fa      	ldrb	r2, [r7, #3]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	3326      	adds	r3, #38	@ 0x26
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00a      	beq.n	8002924 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800290e:	78fa      	ldrb	r2, [r7, #3]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	1a9b      	subs	r3, r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	3326      	adds	r3, #38	@ 0x26
 800291e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002920:	2b02      	cmp	r3, #2
 8002922:	d159      	bne.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002924:	78fb      	ldrb	r3, [r7, #3]
 8002926:	015a      	lsls	r2, r3, #5
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	4413      	add	r3, r2
 800292c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800293a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002942:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002944:	78fb      	ldrb	r3, [r7, #3]
 8002946:	015a      	lsls	r2, r3, #5
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	4413      	add	r3, r2
 800294c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002950:	461a      	mov	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	e03f      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002958:	78fa      	ldrb	r2, [r7, #3]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	334d      	adds	r3, #77	@ 0x4d
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b08      	cmp	r3, #8
 800296c:	d126      	bne.n	80029bc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800296e:	78fa      	ldrb	r2, [r7, #3]
 8002970:	6879      	ldr	r1, [r7, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	1a9b      	subs	r3, r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	334d      	adds	r3, #77	@ 0x4d
 800297e:	2202      	movs	r2, #2
 8002980:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002982:	78fa      	ldrb	r2, [r7, #3]
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	3344      	adds	r3, #68	@ 0x44
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	1c59      	adds	r1, r3, #1
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4403      	add	r3, r0
 80029a2:	3344      	adds	r3, #68	@ 0x44
 80029a4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80029a6:	78fa      	ldrb	r2, [r7, #3]
 80029a8:	6879      	ldr	r1, [r7, #4]
 80029aa:	4613      	mov	r3, r2
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	1a9b      	subs	r3, r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	440b      	add	r3, r1
 80029b4:	334c      	adds	r3, #76	@ 0x4c
 80029b6:	2204      	movs	r2, #4
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	e00d      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80029bc:	78fa      	ldrb	r2, [r7, #3]
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	4613      	mov	r3, r2
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	1a9b      	subs	r3, r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	334d      	adds	r3, #77	@ 0x4d
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	f000 8100 	beq.w	8002bd4 <HCD_HC_IN_IRQHandler+0xcca>
 80029d4:	e000      	b.n	80029d8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80029d6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	1a9b      	subs	r3, r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	334c      	adds	r3, #76	@ 0x4c
 80029e8:	781a      	ldrb	r2, [r3, #0]
 80029ea:	78fb      	ldrb	r3, [r7, #3]
 80029ec:	4619      	mov	r1, r3
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f006 f8da 	bl	8008ba8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80029f4:	e0ef      	b.n	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	78fa      	ldrb	r2, [r7, #3]
 80029fc:	4611      	mov	r1, r2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f002 ffd5 	bl	80059ae <USB_ReadChInterrupts>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a0a:	2b40      	cmp	r3, #64	@ 0x40
 8002a0c:	d12f      	bne.n	8002a6e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a0e:	78fb      	ldrb	r3, [r7, #3]
 8002a10:	015a      	lsls	r2, r3, #5
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	4413      	add	r3, r2
 8002a16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	2340      	movs	r3, #64	@ 0x40
 8002a1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	334d      	adds	r3, #77	@ 0x4d
 8002a30:	2205      	movs	r2, #5
 8002a32:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	1a9b      	subs	r3, r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	331a      	adds	r3, #26
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d109      	bne.n	8002a5e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a4a:	78fa      	ldrb	r2, [r7, #3]
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	1a9b      	subs	r3, r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	440b      	add	r3, r1
 8002a58:	3344      	adds	r3, #68	@ 0x44
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	78fa      	ldrb	r2, [r7, #3]
 8002a64:	4611      	mov	r1, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	f003 fd45 	bl	80064f6 <USB_HC_Halt>
 8002a6c:	e0b3      	b.n	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	78fa      	ldrb	r2, [r7, #3]
 8002a74:	4611      	mov	r1, r2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f002 ff99 	bl	80059ae <USB_ReadChInterrupts>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b10      	cmp	r3, #16
 8002a84:	f040 80a7 	bne.w	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	1a9b      	subs	r3, r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	3326      	adds	r3, #38	@ 0x26
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d11b      	bne.n	8002ad6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a9e:	78fa      	ldrb	r2, [r7, #3]
 8002aa0:	6879      	ldr	r1, [r7, #4]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	1a9b      	subs	r3, r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	3344      	adds	r3, #68	@ 0x44
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002ab2:	78fa      	ldrb	r2, [r7, #3]
 8002ab4:	6879      	ldr	r1, [r7, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	1a9b      	subs	r3, r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	440b      	add	r3, r1
 8002ac0:	334d      	adds	r3, #77	@ 0x4d
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	78fa      	ldrb	r2, [r7, #3]
 8002acc:	4611      	mov	r1, r2
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f003 fd11 	bl	80064f6 <USB_HC_Halt>
 8002ad4:	e03f      	b.n	8002b56 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ad6:	78fa      	ldrb	r2, [r7, #3]
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	1a9b      	subs	r3, r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	3326      	adds	r3, #38	@ 0x26
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00a      	beq.n	8002b02 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002aec:	78fa      	ldrb	r2, [r7, #3]
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	1a9b      	subs	r3, r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	3326      	adds	r3, #38	@ 0x26
 8002afc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d129      	bne.n	8002b56 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b02:	78fa      	ldrb	r2, [r7, #3]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	1a9b      	subs	r3, r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	3344      	adds	r3, #68	@ 0x44
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	799b      	ldrb	r3, [r3, #6]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00a      	beq.n	8002b34 <HCD_HC_IN_IRQHandler+0xc2a>
 8002b1e:	78fa      	ldrb	r2, [r7, #3]
 8002b20:	6879      	ldr	r1, [r7, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	011b      	lsls	r3, r3, #4
 8002b26:	1a9b      	subs	r3, r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	331b      	adds	r3, #27
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d110      	bne.n	8002b56 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002b34:	78fa      	ldrb	r2, [r7, #3]
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	011b      	lsls	r3, r3, #4
 8002b3c:	1a9b      	subs	r3, r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	334d      	adds	r3, #77	@ 0x4d
 8002b44:	2204      	movs	r2, #4
 8002b46:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	78fa      	ldrb	r2, [r7, #3]
 8002b4e:	4611      	mov	r1, r2
 8002b50:	4618      	mov	r0, r3
 8002b52:	f003 fcd0 	bl	80064f6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002b56:	78fa      	ldrb	r2, [r7, #3]
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	1a9b      	subs	r3, r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	440b      	add	r3, r1
 8002b64:	331b      	adds	r3, #27
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d129      	bne.n	8002bc0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b6c:	78fa      	ldrb	r2, [r7, #3]
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	4613      	mov	r3, r2
 8002b72:	011b      	lsls	r3, r3, #4
 8002b74:	1a9b      	subs	r3, r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	331b      	adds	r3, #27
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	015a      	lsls	r2, r3, #5
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	4413      	add	r3, r2
 8002b88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	0151      	lsls	r1, r2, #5
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	440a      	add	r2, r1
 8002b96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b9e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002ba0:	78fb      	ldrb	r3, [r7, #3]
 8002ba2:	015a      	lsls	r2, r3, #5
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	0151      	lsls	r1, r2, #5
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	440a      	add	r2, r1
 8002bb6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002bba:	f043 0320 	orr.w	r3, r3, #32
 8002bbe:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002bc0:	78fb      	ldrb	r3, [r7, #3]
 8002bc2:	015a      	lsls	r2, r3, #5
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bcc:	461a      	mov	r2, r3
 8002bce:	2310      	movs	r3, #16
 8002bd0:	6093      	str	r3, [r2, #8]
 8002bd2:	e000      	b.n	8002bd6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002bd4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f002 fed7 	bl	80059ae <USB_ReadChInterrupts>
 8002c00:	4603      	mov	r3, r0
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d11b      	bne.n	8002c42 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c0a:	78fb      	ldrb	r3, [r7, #3]
 8002c0c:	015a      	lsls	r2, r3, #5
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	4413      	add	r3, r2
 8002c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c16:	461a      	mov	r2, r3
 8002c18:	2304      	movs	r3, #4
 8002c1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	334d      	adds	r3, #77	@ 0x4d
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	4611      	mov	r1, r2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f003 fc5c 	bl	80064f6 <USB_HC_Halt>
 8002c3e:	f000 bc89 	b.w	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	78fa      	ldrb	r2, [r7, #3]
 8002c48:	4611      	mov	r1, r2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f002 feaf 	bl	80059ae <USB_ReadChInterrupts>
 8002c50:	4603      	mov	r3, r0
 8002c52:	f003 0320 	and.w	r3, r3, #32
 8002c56:	2b20      	cmp	r3, #32
 8002c58:	f040 8082 	bne.w	8002d60 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	015a      	lsls	r2, r3, #5
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4413      	add	r3, r2
 8002c64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c68:	461a      	mov	r2, r3
 8002c6a:	2320      	movs	r3, #32
 8002c6c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002c6e:	78fa      	ldrb	r2, [r7, #3]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	3319      	adds	r3, #25
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d124      	bne.n	8002cce <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	3319      	adds	r3, #25
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	334c      	adds	r3, #76	@ 0x4c
 8002ca8:	2202      	movs	r2, #2
 8002caa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002cac:	78fa      	ldrb	r2, [r7, #3]
 8002cae:	6879      	ldr	r1, [r7, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	1a9b      	subs	r3, r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	334d      	adds	r3, #77	@ 0x4d
 8002cbc:	2203      	movs	r2, #3
 8002cbe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	78fa      	ldrb	r2, [r7, #3]
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f003 fc14 	bl	80064f6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002cce:	78fa      	ldrb	r2, [r7, #3]
 8002cd0:	6879      	ldr	r1, [r7, #4]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	011b      	lsls	r3, r3, #4
 8002cd6:	1a9b      	subs	r3, r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	440b      	add	r3, r1
 8002cdc:	331a      	adds	r3, #26
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	f040 8437 	bne.w	8003554 <HCD_HC_OUT_IRQHandler+0x978>
 8002ce6:	78fa      	ldrb	r2, [r7, #3]
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	1a9b      	subs	r3, r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	440b      	add	r3, r1
 8002cf4:	331b      	adds	r3, #27
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f040 842b 	bne.w	8003554 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002cfe:	78fa      	ldrb	r2, [r7, #3]
 8002d00:	6879      	ldr	r1, [r7, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	1a9b      	subs	r3, r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	3326      	adds	r3, #38	@ 0x26
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d009      	beq.n	8002d28 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002d14:	78fa      	ldrb	r2, [r7, #3]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	331b      	adds	r3, #27
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002d28:	78fa      	ldrb	r2, [r7, #3]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	1a9b      	subs	r3, r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	334d      	adds	r3, #77	@ 0x4d
 8002d38:	2203      	movs	r2, #3
 8002d3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f003 fbd6 	bl	80064f6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	3344      	adds	r3, #68	@ 0x44
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	e3f9      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f002 fe20 	bl	80059ae <USB_ReadChInterrupts>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d78:	d111      	bne.n	8002d9e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002d7a:	78fb      	ldrb	r3, [r7, #3]
 8002d7c:	015a      	lsls	r2, r3, #5
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	4413      	add	r3, r2
 8002d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d86:	461a      	mov	r2, r3
 8002d88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d8c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	78fa      	ldrb	r2, [r7, #3]
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f003 fbad 	bl	80064f6 <USB_HC_Halt>
 8002d9c:	e3da      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	78fa      	ldrb	r2, [r7, #3]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f002 fe01 	bl	80059ae <USB_ReadChInterrupts>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d168      	bne.n	8002e88 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	6879      	ldr	r1, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	1a9b      	subs	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	3344      	adds	r3, #68	@ 0x44
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f002 fdeb 	bl	80059ae <USB_ReadChInterrupts>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dde:	2b40      	cmp	r3, #64	@ 0x40
 8002de0:	d112      	bne.n	8002e08 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002de2:	78fa      	ldrb	r2, [r7, #3]
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	1a9b      	subs	r3, r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	440b      	add	r3, r1
 8002df0:	3319      	adds	r3, #25
 8002df2:	2201      	movs	r2, #1
 8002df4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002df6:	78fb      	ldrb	r3, [r7, #3]
 8002df8:	015a      	lsls	r2, r3, #5
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e02:	461a      	mov	r2, r3
 8002e04:	2340      	movs	r3, #64	@ 0x40
 8002e06:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	331b      	adds	r3, #27
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d019      	beq.n	8002e52 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e1e:	78fa      	ldrb	r2, [r7, #3]
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	1a9b      	subs	r3, r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	331b      	adds	r3, #27
 8002e2e:	2200      	movs	r2, #0
 8002e30:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e32:	78fb      	ldrb	r3, [r7, #3]
 8002e34:	015a      	lsls	r2, r3, #5
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	4413      	add	r3, r2
 8002e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	78fa      	ldrb	r2, [r7, #3]
 8002e42:	0151      	lsls	r1, r2, #5
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	440a      	add	r2, r1
 8002e48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e50:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	015a      	lsls	r2, r3, #5
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	4413      	add	r3, r2
 8002e5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e5e:	461a      	mov	r2, r3
 8002e60:	2301      	movs	r3, #1
 8002e62:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	334d      	adds	r3, #77	@ 0x4d
 8002e74:	2201      	movs	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f003 fb38 	bl	80064f6 <USB_HC_Halt>
 8002e86:	e365      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f002 fd8c 	bl	80059ae <USB_ReadChInterrupts>
 8002e96:	4603      	mov	r3, r0
 8002e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9c:	2b40      	cmp	r3, #64	@ 0x40
 8002e9e:	d139      	bne.n	8002f14 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	1a9b      	subs	r3, r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	440b      	add	r3, r1
 8002eae:	334d      	adds	r3, #77	@ 0x4d
 8002eb0:	2205      	movs	r2, #5
 8002eb2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002eb4:	78fa      	ldrb	r2, [r7, #3]
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	331a      	adds	r3, #26
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	6879      	ldr	r1, [r7, #4]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	011b      	lsls	r3, r3, #4
 8002ed2:	1a9b      	subs	r3, r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	3319      	adds	r3, #25
 8002eda:	2201      	movs	r2, #1
 8002edc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	1a9b      	subs	r3, r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	440b      	add	r3, r1
 8002eec:	3344      	adds	r3, #68	@ 0x44
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	4611      	mov	r1, r2
 8002efa:	4618      	mov	r0, r3
 8002efc:	f003 fafb 	bl	80064f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f00:	78fb      	ldrb	r3, [r7, #3]
 8002f02:	015a      	lsls	r2, r3, #5
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4413      	add	r3, r2
 8002f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	2340      	movs	r3, #64	@ 0x40
 8002f10:	6093      	str	r3, [r2, #8]
 8002f12:	e31f      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	78fa      	ldrb	r2, [r7, #3]
 8002f1a:	4611      	mov	r1, r2
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f002 fd46 	bl	80059ae <USB_ReadChInterrupts>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	d11a      	bne.n	8002f62 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	015a      	lsls	r2, r3, #5
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	4413      	add	r3, r2
 8002f34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f38:	461a      	mov	r2, r3
 8002f3a:	2308      	movs	r3, #8
 8002f3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	011b      	lsls	r3, r3, #4
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	334d      	adds	r3, #77	@ 0x4d
 8002f4e:	2206      	movs	r2, #6
 8002f50:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	4611      	mov	r1, r2
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f003 facb 	bl	80064f6 <USB_HC_Halt>
 8002f60:	e2f8      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	78fa      	ldrb	r2, [r7, #3]
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f002 fd1f 	bl	80059ae <USB_ReadChInterrupts>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f003 0310 	and.w	r3, r3, #16
 8002f76:	2b10      	cmp	r3, #16
 8002f78:	d144      	bne.n	8003004 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	1a9b      	subs	r3, r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	3344      	adds	r3, #68	@ 0x44
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	440b      	add	r3, r1
 8002f9c:	334d      	adds	r3, #77	@ 0x4d
 8002f9e:	2204      	movs	r2, #4
 8002fa0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	3319      	adds	r3, #25
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d114      	bne.n	8002fe2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	1a9b      	subs	r3, r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	3318      	adds	r3, #24
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d109      	bne.n	8002fe2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002fce:	78fa      	ldrb	r2, [r7, #3]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	1a9b      	subs	r3, r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	3319      	adds	r3, #25
 8002fde:	2201      	movs	r2, #1
 8002fe0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	4611      	mov	r1, r2
 8002fea:	4618      	mov	r0, r3
 8002fec:	f003 fa83 	bl	80064f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002ff0:	78fb      	ldrb	r3, [r7, #3]
 8002ff2:	015a      	lsls	r2, r3, #5
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	2310      	movs	r3, #16
 8003000:	6093      	str	r3, [r2, #8]
 8003002:	e2a7      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f002 fcce 	bl	80059ae <USB_ReadChInterrupts>
 8003012:	4603      	mov	r3, r0
 8003014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003018:	2b80      	cmp	r3, #128	@ 0x80
 800301a:	f040 8083 	bne.w	8003124 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	799b      	ldrb	r3, [r3, #6]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d111      	bne.n	800304a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	334d      	adds	r3, #77	@ 0x4d
 8003036:	2207      	movs	r2, #7
 8003038:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	4611      	mov	r1, r2
 8003042:	4618      	mov	r0, r3
 8003044:	f003 fa57 	bl	80064f6 <USB_HC_Halt>
 8003048:	e062      	b.n	8003110 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800304a:	78fa      	ldrb	r2, [r7, #3]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	1a9b      	subs	r3, r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	440b      	add	r3, r1
 8003058:	3344      	adds	r3, #68	@ 0x44
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	1c59      	adds	r1, r3, #1
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	4613      	mov	r3, r2
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	1a9b      	subs	r3, r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4403      	add	r3, r0
 800306a:	3344      	adds	r3, #68	@ 0x44
 800306c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	3344      	adds	r3, #68	@ 0x44
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d922      	bls.n	80030ca <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	4613      	mov	r3, r2
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	1a9b      	subs	r3, r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	3344      	adds	r3, #68	@ 0x44
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	334c      	adds	r3, #76	@ 0x4c
 80030a8:	2204      	movs	r2, #4
 80030aa:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80030ac:	78fa      	ldrb	r2, [r7, #3]
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	1a9b      	subs	r3, r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	334c      	adds	r3, #76	@ 0x4c
 80030bc:	781a      	ldrb	r2, [r3, #0]
 80030be:	78fb      	ldrb	r3, [r7, #3]
 80030c0:	4619      	mov	r1, r3
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f005 fd70 	bl	8008ba8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80030c8:	e022      	b.n	8003110 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030ca:	78fa      	ldrb	r2, [r7, #3]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	1a9b      	subs	r3, r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	334c      	adds	r3, #76	@ 0x4c
 80030da:	2202      	movs	r2, #2
 80030dc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	015a      	lsls	r2, r3, #5
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030f4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030fc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	015a      	lsls	r2, r3, #5
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	4413      	add	r3, r2
 8003106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800310a:	461a      	mov	r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003110:	78fb      	ldrb	r3, [r7, #3]
 8003112:	015a      	lsls	r2, r3, #5
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	4413      	add	r3, r2
 8003118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800311c:	461a      	mov	r2, r3
 800311e:	2380      	movs	r3, #128	@ 0x80
 8003120:	6093      	str	r3, [r2, #8]
 8003122:	e217      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	4611      	mov	r1, r2
 800312c:	4618      	mov	r0, r3
 800312e:	f002 fc3e 	bl	80059ae <USB_ReadChInterrupts>
 8003132:	4603      	mov	r3, r0
 8003134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800313c:	d11b      	bne.n	8003176 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	334d      	adds	r3, #77	@ 0x4d
 800314e:	2209      	movs	r2, #9
 8003150:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	78fa      	ldrb	r2, [r7, #3]
 8003158:	4611      	mov	r1, r2
 800315a:	4618      	mov	r0, r3
 800315c:	f003 f9cb 	bl	80064f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	015a      	lsls	r2, r3, #5
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	4413      	add	r3, r2
 8003168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800316c:	461a      	mov	r2, r3
 800316e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003172:	6093      	str	r3, [r2, #8]
 8003174:	e1ee      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	4611      	mov	r1, r2
 800317e:	4618      	mov	r0, r3
 8003180:	f002 fc15 	bl	80059ae <USB_ReadChInterrupts>
 8003184:	4603      	mov	r3, r0
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b02      	cmp	r3, #2
 800318c:	f040 81df 	bne.w	800354e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003190:	78fb      	ldrb	r3, [r7, #3]
 8003192:	015a      	lsls	r2, r3, #5
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	4413      	add	r3, r2
 8003198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800319c:	461a      	mov	r2, r3
 800319e:	2302      	movs	r3, #2
 80031a0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80031a2:	78fa      	ldrb	r2, [r7, #3]
 80031a4:	6879      	ldr	r1, [r7, #4]
 80031a6:	4613      	mov	r3, r2
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	1a9b      	subs	r3, r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	334d      	adds	r3, #77	@ 0x4d
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	f040 8093 	bne.w	80032e0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	334d      	adds	r3, #77	@ 0x4d
 80031ca:	2202      	movs	r2, #2
 80031cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80031ce:	78fa      	ldrb	r2, [r7, #3]
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	1a9b      	subs	r3, r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	334c      	adds	r3, #76	@ 0x4c
 80031de:	2201      	movs	r2, #1
 80031e0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80031e2:	78fa      	ldrb	r2, [r7, #3]
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	1a9b      	subs	r3, r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	440b      	add	r3, r1
 80031f0:	3326      	adds	r3, #38	@ 0x26
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d00b      	beq.n	8003210 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80031f8:	78fa      	ldrb	r2, [r7, #3]
 80031fa:	6879      	ldr	r1, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	1a9b      	subs	r3, r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	3326      	adds	r3, #38	@ 0x26
 8003208:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800320a:	2b03      	cmp	r3, #3
 800320c:	f040 8190 	bne.w	8003530 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	799b      	ldrb	r3, [r3, #6]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d115      	bne.n	8003244 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003218:	78fa      	ldrb	r2, [r7, #3]
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	333d      	adds	r3, #61	@ 0x3d
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	78fa      	ldrb	r2, [r7, #3]
 800322c:	f083 0301 	eor.w	r3, r3, #1
 8003230:	b2d8      	uxtb	r0, r3
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	4613      	mov	r3, r2
 8003236:	011b      	lsls	r3, r3, #4
 8003238:	1a9b      	subs	r3, r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	333d      	adds	r3, #61	@ 0x3d
 8003240:	4602      	mov	r2, r0
 8003242:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	799b      	ldrb	r3, [r3, #6]
 8003248:	2b01      	cmp	r3, #1
 800324a:	f040 8171 	bne.w	8003530 <HCD_HC_OUT_IRQHandler+0x954>
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4613      	mov	r3, r2
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	1a9b      	subs	r3, r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	3334      	adds	r3, #52	@ 0x34
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 8165 	beq.w	8003530 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	3334      	adds	r3, #52	@ 0x34
 8003276:	6819      	ldr	r1, [r3, #0]
 8003278:	78fa      	ldrb	r2, [r7, #3]
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	011b      	lsls	r3, r3, #4
 8003280:	1a9b      	subs	r3, r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4403      	add	r3, r0
 8003286:	3328      	adds	r3, #40	@ 0x28
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	440b      	add	r3, r1
 800328c:	1e59      	subs	r1, r3, #1
 800328e:	78fa      	ldrb	r2, [r7, #3]
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	011b      	lsls	r3, r3, #4
 8003296:	1a9b      	subs	r3, r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4403      	add	r3, r0
 800329c:	3328      	adds	r3, #40	@ 0x28
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 813f 	beq.w	8003530 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80032b2:	78fa      	ldrb	r2, [r7, #3]
 80032b4:	6879      	ldr	r1, [r7, #4]
 80032b6:	4613      	mov	r3, r2
 80032b8:	011b      	lsls	r3, r3, #4
 80032ba:	1a9b      	subs	r3, r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	440b      	add	r3, r1
 80032c0:	333d      	adds	r3, #61	@ 0x3d
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	f083 0301 	eor.w	r3, r3, #1
 80032ca:	b2d8      	uxtb	r0, r3
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	333d      	adds	r3, #61	@ 0x3d
 80032da:	4602      	mov	r2, r0
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	e127      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	1a9b      	subs	r3, r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	334d      	adds	r3, #77	@ 0x4d
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d120      	bne.n	8003338 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	334d      	adds	r3, #77	@ 0x4d
 8003306:	2202      	movs	r2, #2
 8003308:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	331b      	adds	r3, #27
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b01      	cmp	r3, #1
 800331e:	f040 8107 	bne.w	8003530 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	334c      	adds	r3, #76	@ 0x4c
 8003332:	2202      	movs	r2, #2
 8003334:	701a      	strb	r2, [r3, #0]
 8003336:	e0fb      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	1a9b      	subs	r3, r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	334d      	adds	r3, #77	@ 0x4d
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b04      	cmp	r3, #4
 800334c:	d13a      	bne.n	80033c4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800334e:	78fa      	ldrb	r2, [r7, #3]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	334d      	adds	r3, #77	@ 0x4d
 800335e:	2202      	movs	r2, #2
 8003360:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003362:	78fa      	ldrb	r2, [r7, #3]
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	4613      	mov	r3, r2
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	1a9b      	subs	r3, r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	440b      	add	r3, r1
 8003370:	334c      	adds	r3, #76	@ 0x4c
 8003372:	2202      	movs	r2, #2
 8003374:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003376:	78fa      	ldrb	r2, [r7, #3]
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	331b      	adds	r3, #27
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b01      	cmp	r3, #1
 800338a:	f040 80d1 	bne.w	8003530 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	331b      	adds	r3, #27
 800339e:	2200      	movs	r2, #0
 80033a0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80033a2:	78fb      	ldrb	r3, [r7, #3]
 80033a4:	015a      	lsls	r2, r3, #5
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	4413      	add	r3, r2
 80033aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	0151      	lsls	r1, r2, #5
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	440a      	add	r2, r1
 80033b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c0:	6053      	str	r3, [r2, #4]
 80033c2:	e0b5      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80033c4:	78fa      	ldrb	r2, [r7, #3]
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	4613      	mov	r3, r2
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	1a9b      	subs	r3, r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	334d      	adds	r3, #77	@ 0x4d
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	2b05      	cmp	r3, #5
 80033d8:	d114      	bne.n	8003404 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	334d      	adds	r3, #77	@ 0x4d
 80033ea:	2202      	movs	r2, #2
 80033ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80033ee:	78fa      	ldrb	r2, [r7, #3]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	440b      	add	r3, r1
 80033fc:	334c      	adds	r3, #76	@ 0x4c
 80033fe:	2202      	movs	r2, #2
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e095      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	334d      	adds	r3, #77	@ 0x4d
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	2b06      	cmp	r3, #6
 8003418:	d114      	bne.n	8003444 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800341a:	78fa      	ldrb	r2, [r7, #3]
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	1a9b      	subs	r3, r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	334d      	adds	r3, #77	@ 0x4d
 800342a:	2202      	movs	r2, #2
 800342c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800342e:	78fa      	ldrb	r2, [r7, #3]
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	4613      	mov	r3, r2
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	1a9b      	subs	r3, r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	440b      	add	r3, r1
 800343c:	334c      	adds	r3, #76	@ 0x4c
 800343e:	2205      	movs	r2, #5
 8003440:	701a      	strb	r2, [r3, #0]
 8003442:	e075      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003444:	78fa      	ldrb	r2, [r7, #3]
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	011b      	lsls	r3, r3, #4
 800344c:	1a9b      	subs	r3, r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	334d      	adds	r3, #77	@ 0x4d
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	2b07      	cmp	r3, #7
 8003458:	d00a      	beq.n	8003470 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800345a:	78fa      	ldrb	r2, [r7, #3]
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	1a9b      	subs	r3, r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	440b      	add	r3, r1
 8003468:	334d      	adds	r3, #77	@ 0x4d
 800346a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800346c:	2b09      	cmp	r3, #9
 800346e:	d170      	bne.n	8003552 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003470:	78fa      	ldrb	r2, [r7, #3]
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	4613      	mov	r3, r2
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	1a9b      	subs	r3, r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	440b      	add	r3, r1
 800347e:	334d      	adds	r3, #77	@ 0x4d
 8003480:	2202      	movs	r2, #2
 8003482:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003484:	78fa      	ldrb	r2, [r7, #3]
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	011b      	lsls	r3, r3, #4
 800348c:	1a9b      	subs	r3, r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	3344      	adds	r3, #68	@ 0x44
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	1c59      	adds	r1, r3, #1
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4403      	add	r3, r0
 80034a4:	3344      	adds	r3, #68	@ 0x44
 80034a6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034a8:	78fa      	ldrb	r2, [r7, #3]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	011b      	lsls	r3, r3, #4
 80034b0:	1a9b      	subs	r3, r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	3344      	adds	r3, #68	@ 0x44
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d914      	bls.n	80034e8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80034be:	78fa      	ldrb	r2, [r7, #3]
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	3344      	adds	r3, #68	@ 0x44
 80034ce:	2200      	movs	r2, #0
 80034d0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80034d2:	78fa      	ldrb	r2, [r7, #3]
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	4613      	mov	r3, r2
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	1a9b      	subs	r3, r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	440b      	add	r3, r1
 80034e0:	334c      	adds	r3, #76	@ 0x4c
 80034e2:	2204      	movs	r2, #4
 80034e4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034e6:	e022      	b.n	800352e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034e8:	78fa      	ldrb	r2, [r7, #3]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	1a9b      	subs	r3, r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	334c      	adds	r3, #76	@ 0x4c
 80034f8:	2202      	movs	r2, #2
 80034fa:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80034fc:	78fb      	ldrb	r3, [r7, #3]
 80034fe:	015a      	lsls	r2, r3, #5
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4413      	add	r3, r2
 8003504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003512:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800351a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800351c:	78fb      	ldrb	r3, [r7, #3]
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	4413      	add	r3, r2
 8003524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003528:	461a      	mov	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800352e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	334c      	adds	r3, #76	@ 0x4c
 8003540:	781a      	ldrb	r2, [r3, #0]
 8003542:	78fb      	ldrb	r3, [r7, #3]
 8003544:	4619      	mov	r1, r3
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f005 fb2e 	bl	8008ba8 <HAL_HCD_HC_NotifyURBChange_Callback>
 800354c:	e002      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800354e:	bf00      	nop
 8003550:	e000      	b.n	8003554 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003552:	bf00      	nop
  }
}
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b08a      	sub	sp, #40	@ 0x28
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	0c5b      	lsrs	r3, r3, #17
 8003580:	f003 030f 	and.w	r3, r3, #15
 8003584:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	091b      	lsrs	r3, r3, #4
 800358a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800358e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	2b02      	cmp	r3, #2
 8003594:	d004      	beq.n	80035a0 <HCD_RXQLVL_IRQHandler+0x46>
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2b05      	cmp	r3, #5
 800359a:	f000 80b6 	beq.w	800370a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800359e:	e0b7      	b.n	8003710 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 80b3 	beq.w	800370e <HCD_RXQLVL_IRQHandler+0x1b4>
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	4613      	mov	r3, r2
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	332c      	adds	r3, #44	@ 0x2c
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 80a7 	beq.w	800370e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4613      	mov	r3, r2
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	3338      	adds	r3, #56	@ 0x38
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	18d1      	adds	r1, r2, r3
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4613      	mov	r3, r2
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	1a9b      	subs	r3, r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4403      	add	r3, r0
 80035e4:	3334      	adds	r3, #52	@ 0x34
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4299      	cmp	r1, r3
 80035ea:	f200 8083 	bhi.w	80036f4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6818      	ldr	r0, [r3, #0]
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4613      	mov	r3, r2
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	1a9b      	subs	r3, r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	332c      	adds	r3, #44	@ 0x2c
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	b292      	uxth	r2, r2
 8003608:	4619      	mov	r1, r3
 800360a:	f002 f965 	bl	80058d8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	332c      	adds	r3, #44	@ 0x2c
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	18d1      	adds	r1, r2, r3
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4613      	mov	r3, r2
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4403      	add	r3, r0
 8003632:	332c      	adds	r3, #44	@ 0x2c
 8003634:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003636:	6879      	ldr	r1, [r7, #4]
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4613      	mov	r3, r2
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	1a9b      	subs	r3, r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	3338      	adds	r3, #56	@ 0x38
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	18d1      	adds	r1, r2, r3
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4613      	mov	r3, r2
 8003652:	011b      	lsls	r3, r3, #4
 8003654:	1a9b      	subs	r3, r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4403      	add	r3, r0
 800365a:	3338      	adds	r3, #56	@ 0x38
 800365c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	015a      	lsls	r2, r3, #5
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	4413      	add	r3, r2
 8003666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	0cdb      	lsrs	r3, r3, #19
 800366e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003672:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003674:	6879      	ldr	r1, [r7, #4]
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4613      	mov	r3, r2
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	1a9b      	subs	r3, r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	440b      	add	r3, r1
 8003682:	3328      	adds	r3, #40	@ 0x28
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4293      	cmp	r3, r2
 800368c:	d13f      	bne.n	800370e <HCD_RXQLVL_IRQHandler+0x1b4>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d03c      	beq.n	800370e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	015a      	lsls	r2, r3, #5
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	4413      	add	r3, r2
 800369c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036aa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036b2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	015a      	lsls	r2, r3, #5
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	4413      	add	r3, r2
 80036bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036c0:	461a      	mov	r2, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4613      	mov	r3, r2
 80036cc:	011b      	lsls	r3, r3, #4
 80036ce:	1a9b      	subs	r3, r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	440b      	add	r3, r1
 80036d4:	333c      	adds	r3, #60	@ 0x3c
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	f083 0301 	eor.w	r3, r3, #1
 80036dc:	b2d8      	uxtb	r0, r3
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4613      	mov	r3, r2
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	1a9b      	subs	r3, r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	333c      	adds	r3, #60	@ 0x3c
 80036ee:	4602      	mov	r2, r0
 80036f0:	701a      	strb	r2, [r3, #0]
      break;
 80036f2:	e00c      	b.n	800370e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4613      	mov	r3, r2
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	334c      	adds	r3, #76	@ 0x4c
 8003704:	2204      	movs	r2, #4
 8003706:	701a      	strb	r2, [r3, #0]
      break;
 8003708:	e001      	b.n	800370e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800370a:	bf00      	nop
 800370c:	e000      	b.n	8003710 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800370e:	bf00      	nop
  }
}
 8003710:	bf00      	nop
 8003712:	3728      	adds	r7, #40	@ 0x28
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003744:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b02      	cmp	r3, #2
 800374e:	d10b      	bne.n	8003768 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b01      	cmp	r3, #1
 8003758:	d102      	bne.n	8003760 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f005 fa08 	bl	8008b70 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	f043 0302 	orr.w	r3, r3, #2
 8003766:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b08      	cmp	r3, #8
 8003770:	d132      	bne.n	80037d8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f043 0308 	orr.w	r3, r3, #8
 8003778:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b04      	cmp	r3, #4
 8003782:	d126      	bne.n	80037d2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	7a5b      	ldrb	r3, [r3, #9]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d113      	bne.n	80037b4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003792:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003796:	d106      	bne.n	80037a6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2102      	movs	r1, #2
 800379e:	4618      	mov	r0, r3
 80037a0:	f002 fa2a 	bl	8005bf8 <USB_InitFSLSPClkSel>
 80037a4:	e011      	b.n	80037ca <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2101      	movs	r1, #1
 80037ac:	4618      	mov	r0, r3
 80037ae:	f002 fa23 	bl	8005bf8 <USB_InitFSLSPClkSel>
 80037b2:	e00a      	b.n	80037ca <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	79db      	ldrb	r3, [r3, #7]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d106      	bne.n	80037ca <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80037c2:	461a      	mov	r2, r3
 80037c4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80037c8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f005 f9fa 	bl	8008bc4 <HAL_HCD_PortEnabled_Callback>
 80037d0:	e002      	b.n	80037d8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f005 fa04 	bl	8008be0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f003 0320 	and.w	r3, r3, #32
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d103      	bne.n	80037ea <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	f043 0320 	orr.w	r3, r3, #32
 80037e8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037f0:	461a      	mov	r2, r3
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	6013      	str	r3, [r2, #0]
}
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e12b      	b.n	8003a6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d106      	bne.n	800382c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7fd f92a 	bl	8000a80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2224      	movs	r2, #36	@ 0x24
 8003830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0201 	bic.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003852:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003862:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003864:	f001 fa20 	bl	8004ca8 <HAL_RCC_GetPCLK1Freq>
 8003868:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4a81      	ldr	r2, [pc, #516]	@ (8003a74 <HAL_I2C_Init+0x274>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d807      	bhi.n	8003884 <HAL_I2C_Init+0x84>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4a80      	ldr	r2, [pc, #512]	@ (8003a78 <HAL_I2C_Init+0x278>)
 8003878:	4293      	cmp	r3, r2
 800387a:	bf94      	ite	ls
 800387c:	2301      	movls	r3, #1
 800387e:	2300      	movhi	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	e006      	b.n	8003892 <HAL_I2C_Init+0x92>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a7d      	ldr	r2, [pc, #500]	@ (8003a7c <HAL_I2C_Init+0x27c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	bf94      	ite	ls
 800388c:	2301      	movls	r3, #1
 800388e:	2300      	movhi	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e0e7      	b.n	8003a6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4a78      	ldr	r2, [pc, #480]	@ (8003a80 <HAL_I2C_Init+0x280>)
 800389e:	fba2 2303 	umull	r2, r3, r2, r3
 80038a2:	0c9b      	lsrs	r3, r3, #18
 80038a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003a74 <HAL_I2C_Init+0x274>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d802      	bhi.n	80038d4 <HAL_I2C_Init+0xd4>
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	3301      	adds	r3, #1
 80038d2:	e009      	b.n	80038e8 <HAL_I2C_Init+0xe8>
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038da:	fb02 f303 	mul.w	r3, r2, r3
 80038de:	4a69      	ldr	r2, [pc, #420]	@ (8003a84 <HAL_I2C_Init+0x284>)
 80038e0:	fba2 2303 	umull	r2, r3, r2, r3
 80038e4:	099b      	lsrs	r3, r3, #6
 80038e6:	3301      	adds	r3, #1
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	430b      	orrs	r3, r1
 80038ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	495c      	ldr	r1, [pc, #368]	@ (8003a74 <HAL_I2C_Init+0x274>)
 8003904:	428b      	cmp	r3, r1
 8003906:	d819      	bhi.n	800393c <HAL_I2C_Init+0x13c>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	1e59      	subs	r1, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	fbb1 f3f3 	udiv	r3, r1, r3
 8003916:	1c59      	adds	r1, r3, #1
 8003918:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800391c:	400b      	ands	r3, r1
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00a      	beq.n	8003938 <HAL_I2C_Init+0x138>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	1e59      	subs	r1, r3, #1
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003930:	3301      	adds	r3, #1
 8003932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003936:	e051      	b.n	80039dc <HAL_I2C_Init+0x1dc>
 8003938:	2304      	movs	r3, #4
 800393a:	e04f      	b.n	80039dc <HAL_I2C_Init+0x1dc>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d111      	bne.n	8003968 <HAL_I2C_Init+0x168>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	1e58      	subs	r0, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6859      	ldr	r1, [r3, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	440b      	add	r3, r1
 8003952:	fbb0 f3f3 	udiv	r3, r0, r3
 8003956:	3301      	adds	r3, #1
 8003958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800395c:	2b00      	cmp	r3, #0
 800395e:	bf0c      	ite	eq
 8003960:	2301      	moveq	r3, #1
 8003962:	2300      	movne	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	e012      	b.n	800398e <HAL_I2C_Init+0x18e>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	1e58      	subs	r0, r3, #1
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6859      	ldr	r1, [r3, #4]
 8003970:	460b      	mov	r3, r1
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	440b      	add	r3, r1
 8003976:	0099      	lsls	r1, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	fbb0 f3f3 	udiv	r3, r0, r3
 800397e:	3301      	adds	r3, #1
 8003980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003984:	2b00      	cmp	r3, #0
 8003986:	bf0c      	ite	eq
 8003988:	2301      	moveq	r3, #1
 800398a:	2300      	movne	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <HAL_I2C_Init+0x196>
 8003992:	2301      	movs	r3, #1
 8003994:	e022      	b.n	80039dc <HAL_I2C_Init+0x1dc>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10e      	bne.n	80039bc <HAL_I2C_Init+0x1bc>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	1e58      	subs	r0, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6859      	ldr	r1, [r3, #4]
 80039a6:	460b      	mov	r3, r1
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	440b      	add	r3, r1
 80039ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80039b0:	3301      	adds	r3, #1
 80039b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039ba:	e00f      	b.n	80039dc <HAL_I2C_Init+0x1dc>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	1e58      	subs	r0, r3, #1
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6859      	ldr	r1, [r3, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	0099      	lsls	r1, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d2:	3301      	adds	r3, #1
 80039d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	6809      	ldr	r1, [r1, #0]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	69da      	ldr	r2, [r3, #28]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	430a      	orrs	r2, r1
 80039fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	6911      	ldr	r1, [r2, #16]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	68d2      	ldr	r2, [r2, #12]
 8003a16:	4311      	orrs	r1, r2
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	6812      	ldr	r2, [r2, #0]
 8003a1c:	430b      	orrs	r3, r1
 8003a1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0201 	orr.w	r2, r2, #1
 8003a4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2220      	movs	r2, #32
 8003a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	000186a0 	.word	0x000186a0
 8003a78:	001e847f 	.word	0x001e847f
 8003a7c:	003d08ff 	.word	0x003d08ff
 8003a80:	431bde83 	.word	0x431bde83
 8003a84:	10624dd3 	.word	0x10624dd3

08003a88 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b088      	sub	sp, #32
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e128      	b.n	8003cec <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d109      	bne.n	8003aba <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a90      	ldr	r2, [pc, #576]	@ (8003cf4 <HAL_I2S_Init+0x26c>)
 8003ab2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7fd f82b 	bl	8000b10 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2202      	movs	r2, #2
 8003abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6812      	ldr	r2, [r2, #0]
 8003acc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ad0:	f023 030f 	bic.w	r3, r3, #15
 8003ad4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2202      	movs	r2, #2
 8003adc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d060      	beq.n	8003ba8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d102      	bne.n	8003af4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003aee:	2310      	movs	r3, #16
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	e001      	b.n	8003af8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003af4:	2320      	movs	r3, #32
 8003af6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	d802      	bhi.n	8003b06 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b06:	2001      	movs	r0, #1
 8003b08:	f001 f9c4 	bl	8004e94 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b0c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b16:	d125      	bne.n	8003b64 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d010      	beq.n	8003b42 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	461a      	mov	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3c:	3305      	adds	r3, #5
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	e01f      	b.n	8003b82 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	461a      	mov	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5e:	3305      	adds	r3, #5
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	e00e      	b.n	8003b82 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	461a      	mov	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7e:	3305      	adds	r3, #5
 8003b80:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	4a5c      	ldr	r2, [pc, #368]	@ (8003cf8 <HAL_I2S_Init+0x270>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	08db      	lsrs	r3, r3, #3
 8003b8c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f003 0301 	and.w	r3, r3, #1
 8003b94:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	085b      	lsrs	r3, r3, #1
 8003b9e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	e003      	b.n	8003bb0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003ba8:	2302      	movs	r3, #2
 8003baa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d902      	bls.n	8003bbc <HAL_I2S_Init+0x134>
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	2bff      	cmp	r3, #255	@ 0xff
 8003bba:	d907      	bls.n	8003bcc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc0:	f043 0210 	orr.w	r2, r3, #16
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e08f      	b.n	8003cec <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691a      	ldr	r2, [r3, #16]
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	ea42 0103 	orr.w	r1, r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	69fa      	ldr	r2, [r7, #28]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bea:	f023 030f 	bic.w	r3, r3, #15
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	6851      	ldr	r1, [r2, #4]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6892      	ldr	r2, [r2, #8]
 8003bf6:	4311      	orrs	r1, r2
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	68d2      	ldr	r2, [r2, #12]
 8003bfc:	4311      	orrs	r1, r2
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6992      	ldr	r2, [r2, #24]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	431a      	orrs	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c0e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d161      	bne.n	8003cdc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a38      	ldr	r2, [pc, #224]	@ (8003cfc <HAL_I2S_Init+0x274>)
 8003c1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a37      	ldr	r2, [pc, #220]	@ (8003d00 <HAL_I2S_Init+0x278>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d101      	bne.n	8003c2c <HAL_I2S_Init+0x1a4>
 8003c28:	4b36      	ldr	r3, [pc, #216]	@ (8003d04 <HAL_I2S_Init+0x27c>)
 8003c2a:	e001      	b.n	8003c30 <HAL_I2S_Init+0x1a8>
 8003c2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6812      	ldr	r2, [r2, #0]
 8003c36:	4932      	ldr	r1, [pc, #200]	@ (8003d00 <HAL_I2S_Init+0x278>)
 8003c38:	428a      	cmp	r2, r1
 8003c3a:	d101      	bne.n	8003c40 <HAL_I2S_Init+0x1b8>
 8003c3c:	4a31      	ldr	r2, [pc, #196]	@ (8003d04 <HAL_I2S_Init+0x27c>)
 8003c3e:	e001      	b.n	8003c44 <HAL_I2S_Init+0x1bc>
 8003c40:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003c44:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c48:	f023 030f 	bic.w	r3, r3, #15
 8003c4c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a2b      	ldr	r2, [pc, #172]	@ (8003d00 <HAL_I2S_Init+0x278>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d101      	bne.n	8003c5c <HAL_I2S_Init+0x1d4>
 8003c58:	4b2a      	ldr	r3, [pc, #168]	@ (8003d04 <HAL_I2S_Init+0x27c>)
 8003c5a:	e001      	b.n	8003c60 <HAL_I2S_Init+0x1d8>
 8003c5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c60:	2202      	movs	r2, #2
 8003c62:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a25      	ldr	r2, [pc, #148]	@ (8003d00 <HAL_I2S_Init+0x278>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d101      	bne.n	8003c72 <HAL_I2S_Init+0x1ea>
 8003c6e:	4b25      	ldr	r3, [pc, #148]	@ (8003d04 <HAL_I2S_Init+0x27c>)
 8003c70:	e001      	b.n	8003c76 <HAL_I2S_Init+0x1ee>
 8003c72:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c82:	d003      	beq.n	8003c8c <HAL_I2S_Init+0x204>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d103      	bne.n	8003c94 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003c8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c90:	613b      	str	r3, [r7, #16]
 8003c92:	e001      	b.n	8003c98 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003c94:	2300      	movs	r3, #0
 8003c96:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cac:	4313      	orrs	r3, r2
 8003cae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003cc4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a0d      	ldr	r2, [pc, #52]	@ (8003d00 <HAL_I2S_Init+0x278>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d101      	bne.n	8003cd4 <HAL_I2S_Init+0x24c>
 8003cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d04 <HAL_I2S_Init+0x27c>)
 8003cd2:	e001      	b.n	8003cd8 <HAL_I2S_Init+0x250>
 8003cd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cd8:	897a      	ldrh	r2, [r7, #10]
 8003cda:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3720      	adds	r7, #32
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	08003dff 	.word	0x08003dff
 8003cf8:	cccccccd 	.word	0xcccccccd
 8003cfc:	08003f15 	.word	0x08003f15
 8003d00:	40003800 	.word	0x40003800
 8003d04:	40003400 	.word	0x40003400

08003d08 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d50:	881a      	ldrh	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5c:	1c9a      	adds	r2, r3, #2
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10e      	bne.n	8003d98 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685a      	ldr	r2, [r3, #4]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d88:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7ff ffb8 	bl	8003d08 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d98:	bf00      	nop
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db2:	b292      	uxth	r2, r2
 8003db4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dba:	1c9a      	adds	r2, r3, #2
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10e      	bne.n	8003df6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003de6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f7ff ff93 	bl	8003d1c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003df6:	bf00      	nop
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b086      	sub	sp, #24
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d13a      	bne.n	8003e90 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d109      	bne.n	8003e38 <I2S_IRQHandler+0x3a>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2e:	2b40      	cmp	r3, #64	@ 0x40
 8003e30:	d102      	bne.n	8003e38 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7ff ffb4 	bl	8003da0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e3e:	2b40      	cmp	r3, #64	@ 0x40
 8003e40:	d126      	bne.n	8003e90 <I2S_IRQHandler+0x92>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0320 	and.w	r3, r3, #32
 8003e4c:	2b20      	cmp	r3, #32
 8003e4e:	d11f      	bne.n	8003e90 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e5e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e60:	2300      	movs	r3, #0
 8003e62:	613b      	str	r3, [r7, #16]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	613b      	str	r3, [r7, #16]
 8003e74:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	f043 0202 	orr.w	r2, r3, #2
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff ff50 	bl	8003d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b03      	cmp	r3, #3
 8003e9a:	d136      	bne.n	8003f0a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d109      	bne.n	8003eba <I2S_IRQHandler+0xbc>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb0:	2b80      	cmp	r3, #128	@ 0x80
 8003eb2:	d102      	bne.n	8003eba <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff ff45 	bl	8003d44 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f003 0308 	and.w	r3, r3, #8
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d122      	bne.n	8003f0a <I2S_IRQHandler+0x10c>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f003 0320 	and.w	r3, r3, #32
 8003ece:	2b20      	cmp	r3, #32
 8003ed0:	d11b      	bne.n	8003f0a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ee0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	60fb      	str	r3, [r7, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efc:	f043 0204 	orr.w	r2, r3, #4
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f7ff ff13 	bl	8003d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f0a:	bf00      	nop
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
	...

08003f14 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b088      	sub	sp, #32
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a92      	ldr	r2, [pc, #584]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d101      	bne.n	8003f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003f2e:	4b92      	ldr	r3, [pc, #584]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f30:	e001      	b.n	8003f36 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003f32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a8b      	ldr	r2, [pc, #556]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d101      	bne.n	8003f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003f4c:	4b8a      	ldr	r3, [pc, #552]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f4e:	e001      	b.n	8003f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003f50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f60:	d004      	beq.n	8003f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	f040 8099 	bne.w	800409e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d107      	bne.n	8003f86 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f925 	bl	80041d0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d107      	bne.n	8003fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f9c8 	bl	8004330 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa6:	2b40      	cmp	r3, #64	@ 0x40
 8003fa8:	d13a      	bne.n	8004020 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f003 0320 	and.w	r3, r3, #32
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d035      	beq.n	8004020 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a6e      	ldr	r2, [pc, #440]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d101      	bne.n	8003fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003fbe:	4b6e      	ldr	r3, [pc, #440]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fc0:	e001      	b.n	8003fc6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003fc2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4969      	ldr	r1, [pc, #420]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fce:	428b      	cmp	r3, r1
 8003fd0:	d101      	bne.n	8003fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003fd2:	4b69      	ldr	r3, [pc, #420]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd4:	e001      	b.n	8003fda <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003fd6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fda:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fde:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fee:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	60fb      	str	r3, [r7, #12]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004012:	f043 0202 	orr.w	r2, r3, #2
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff fe88 	bl	8003d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b08      	cmp	r3, #8
 8004028:	f040 80c3 	bne.w	80041b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f003 0320 	and.w	r3, r3, #32
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 80bd 	beq.w	80041b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004046:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a49      	ldr	r2, [pc, #292]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d101      	bne.n	8004056 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004052:	4b49      	ldr	r3, [pc, #292]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004054:	e001      	b.n	800405a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004056:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4944      	ldr	r1, [pc, #272]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004062:	428b      	cmp	r3, r1
 8004064:	d101      	bne.n	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004066:	4b44      	ldr	r3, [pc, #272]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004068:	e001      	b.n	800406e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800406a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800406e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004072:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004074:	2300      	movs	r3, #0
 8004076:	60bb      	str	r3, [r7, #8]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408e:	f043 0204 	orr.w	r2, r3, #4
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff fe4a 	bl	8003d30 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800409c:	e089      	b.n	80041b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d107      	bne.n	80040b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f8be 	bl	8004234 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d107      	bne.n	80040d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f8fd 	bl	80042cc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d8:	2b40      	cmp	r3, #64	@ 0x40
 80040da:	d12f      	bne.n	800413c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f003 0320 	and.w	r3, r3, #32
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d02a      	beq.n	800413c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040f4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d101      	bne.n	8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004100:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004102:	e001      	b.n	8004108 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004104:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4919      	ldr	r1, [pc, #100]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004110:	428b      	cmp	r3, r1
 8004112:	d101      	bne.n	8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004114:	4b18      	ldr	r3, [pc, #96]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004116:	e001      	b.n	800411c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004118:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800411c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004120:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412e:	f043 0202 	orr.w	r2, r3, #2
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7ff fdfa 	bl	8003d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b08      	cmp	r3, #8
 8004144:	d136      	bne.n	80041b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	f003 0320 	and.w	r3, r3, #32
 800414c:	2b00      	cmp	r3, #0
 800414e:	d031      	beq.n	80041b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a07      	ldr	r2, [pc, #28]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d101      	bne.n	800415e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800415a:	4b07      	ldr	r3, [pc, #28]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800415c:	e001      	b.n	8004162 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800415e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4902      	ldr	r1, [pc, #8]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800416a:	428b      	cmp	r3, r1
 800416c:	d106      	bne.n	800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800416e:	4b02      	ldr	r3, [pc, #8]	@ (8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004170:	e006      	b.n	8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004172:	bf00      	nop
 8004174:	40003800 	.word	0x40003800
 8004178:	40003400 	.word	0x40003400
 800417c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004180:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004184:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004194:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a2:	f043 0204 	orr.w	r2, r3, #4
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7ff fdc0 	bl	8003d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041b0:	e000      	b.n	80041b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041b2:	bf00      	nop
}
 80041b4:	bf00      	nop
 80041b6:	3720      	adds	r7, #32
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041dc:	1c99      	adds	r1, r3, #2
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6251      	str	r1, [r2, #36]	@ 0x24
 80041e2:	881a      	ldrh	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d113      	bne.n	800422a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004210:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d106      	bne.n	800422a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff ffc9 	bl	80041bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
	...

08004234 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	1c99      	adds	r1, r3, #2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6251      	str	r1, [r2, #36]	@ 0x24
 8004246:	8819      	ldrh	r1, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a1d      	ldr	r2, [pc, #116]	@ (80042c4 <I2SEx_TxISR_I2SExt+0x90>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d101      	bne.n	8004256 <I2SEx_TxISR_I2SExt+0x22>
 8004252:	4b1d      	ldr	r3, [pc, #116]	@ (80042c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004254:	e001      	b.n	800425a <I2SEx_TxISR_I2SExt+0x26>
 8004256:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800425a:	460a      	mov	r2, r1
 800425c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004270:	b29b      	uxth	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d121      	bne.n	80042ba <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a12      	ldr	r2, [pc, #72]	@ (80042c4 <I2SEx_TxISR_I2SExt+0x90>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d101      	bne.n	8004284 <I2SEx_TxISR_I2SExt+0x50>
 8004280:	4b11      	ldr	r3, [pc, #68]	@ (80042c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004282:	e001      	b.n	8004288 <I2SEx_TxISR_I2SExt+0x54>
 8004284:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	490d      	ldr	r1, [pc, #52]	@ (80042c4 <I2SEx_TxISR_I2SExt+0x90>)
 8004290:	428b      	cmp	r3, r1
 8004292:	d101      	bne.n	8004298 <I2SEx_TxISR_I2SExt+0x64>
 8004294:	4b0c      	ldr	r3, [pc, #48]	@ (80042c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004296:	e001      	b.n	800429c <I2SEx_TxISR_I2SExt+0x68>
 8004298:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800429c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d106      	bne.n	80042ba <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff ff81 	bl	80041bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042ba:	bf00      	nop
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40003800 	.word	0x40003800
 80042c8:	40003400 	.word	0x40003400

080042cc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68d8      	ldr	r0, [r3, #12]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042de:	1c99      	adds	r1, r3, #2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042e4:	b282      	uxth	r2, r0
 80042e6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	3b01      	subs	r3, #1
 80042f0:	b29a      	uxth	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d113      	bne.n	8004328 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800430e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff ff4a 	bl	80041bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004328:	bf00      	nop
 800432a:	3708      	adds	r7, #8
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a20      	ldr	r2, [pc, #128]	@ (80043c0 <I2SEx_RxISR_I2SExt+0x90>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d101      	bne.n	8004346 <I2SEx_RxISR_I2SExt+0x16>
 8004342:	4b20      	ldr	r3, [pc, #128]	@ (80043c4 <I2SEx_RxISR_I2SExt+0x94>)
 8004344:	e001      	b.n	800434a <I2SEx_RxISR_I2SExt+0x1a>
 8004346:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800434a:	68d8      	ldr	r0, [r3, #12]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004350:	1c99      	adds	r1, r3, #2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004356:	b282      	uxth	r2, r0
 8004358:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800435e:	b29b      	uxth	r3, r3
 8004360:	3b01      	subs	r3, #1
 8004362:	b29a      	uxth	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d121      	bne.n	80043b6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a12      	ldr	r2, [pc, #72]	@ (80043c0 <I2SEx_RxISR_I2SExt+0x90>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d101      	bne.n	8004380 <I2SEx_RxISR_I2SExt+0x50>
 800437c:	4b11      	ldr	r3, [pc, #68]	@ (80043c4 <I2SEx_RxISR_I2SExt+0x94>)
 800437e:	e001      	b.n	8004384 <I2SEx_RxISR_I2SExt+0x54>
 8004380:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	490d      	ldr	r1, [pc, #52]	@ (80043c0 <I2SEx_RxISR_I2SExt+0x90>)
 800438c:	428b      	cmp	r3, r1
 800438e:	d101      	bne.n	8004394 <I2SEx_RxISR_I2SExt+0x64>
 8004390:	4b0c      	ldr	r3, [pc, #48]	@ (80043c4 <I2SEx_RxISR_I2SExt+0x94>)
 8004392:	e001      	b.n	8004398 <I2SEx_RxISR_I2SExt+0x68>
 8004394:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004398:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800439c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d106      	bne.n	80043b6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7ff ff03 	bl	80041bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043b6:	bf00      	nop
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	40003800 	.word	0x40003800
 80043c4:	40003400 	.word	0x40003400

080043c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e267      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d075      	beq.n	80044d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043e6:	4b88      	ldr	r3, [pc, #544]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d00c      	beq.n	800440c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043f2:	4b85      	ldr	r3, [pc, #532]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d112      	bne.n	8004424 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fe:	4b82      	ldr	r3, [pc, #520]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004406:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800440a:	d10b      	bne.n	8004424 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800440c:	4b7e      	ldr	r3, [pc, #504]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d05b      	beq.n	80044d0 <HAL_RCC_OscConfig+0x108>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d157      	bne.n	80044d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e242      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442c:	d106      	bne.n	800443c <HAL_RCC_OscConfig+0x74>
 800442e:	4b76      	ldr	r3, [pc, #472]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a75      	ldr	r2, [pc, #468]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	e01d      	b.n	8004478 <HAL_RCC_OscConfig+0xb0>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004444:	d10c      	bne.n	8004460 <HAL_RCC_OscConfig+0x98>
 8004446:	4b70      	ldr	r3, [pc, #448]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a6f      	ldr	r2, [pc, #444]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800444c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	4b6d      	ldr	r3, [pc, #436]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a6c      	ldr	r2, [pc, #432]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	e00b      	b.n	8004478 <HAL_RCC_OscConfig+0xb0>
 8004460:	4b69      	ldr	r3, [pc, #420]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a68      	ldr	r2, [pc, #416]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	4b66      	ldr	r3, [pc, #408]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a65      	ldr	r2, [pc, #404]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d013      	beq.n	80044a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004480:	f7fc fd48 	bl	8000f14 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004488:	f7fc fd44 	bl	8000f14 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b64      	cmp	r3, #100	@ 0x64
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e207      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800449a:	4b5b      	ldr	r3, [pc, #364]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0f0      	beq.n	8004488 <HAL_RCC_OscConfig+0xc0>
 80044a6:	e014      	b.n	80044d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a8:	f7fc fd34 	bl	8000f14 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b0:	f7fc fd30 	bl	8000f14 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b64      	cmp	r3, #100	@ 0x64
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e1f3      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044c2:	4b51      	ldr	r3, [pc, #324]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0xe8>
 80044ce:	e000      	b.n	80044d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d063      	beq.n	80045a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044de:	4b4a      	ldr	r3, [pc, #296]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00b      	beq.n	8004502 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044ea:	4b47      	ldr	r3, [pc, #284]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	d11c      	bne.n	8004530 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f6:	4b44      	ldr	r3, [pc, #272]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d116      	bne.n	8004530 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004502:	4b41      	ldr	r3, [pc, #260]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <HAL_RCC_OscConfig+0x152>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e1c7      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451a:	4b3b      	ldr	r3, [pc, #236]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4937      	ldr	r1, [pc, #220]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800452a:	4313      	orrs	r3, r2
 800452c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452e:	e03a      	b.n	80045a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004538:	4b34      	ldr	r3, [pc, #208]	@ (800460c <HAL_RCC_OscConfig+0x244>)
 800453a:	2201      	movs	r2, #1
 800453c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453e:	f7fc fce9 	bl	8000f14 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004546:	f7fc fce5 	bl	8000f14 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e1a8      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004558:	4b2b      	ldr	r3, [pc, #172]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004564:	4b28      	ldr	r3, [pc, #160]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4925      	ldr	r1, [pc, #148]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004574:	4313      	orrs	r3, r2
 8004576:	600b      	str	r3, [r1, #0]
 8004578:	e015      	b.n	80045a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800457a:	4b24      	ldr	r3, [pc, #144]	@ (800460c <HAL_RCC_OscConfig+0x244>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fc fcc8 	bl	8000f14 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004588:	f7fc fcc4 	bl	8000f14 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e187      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459a:	4b1b      	ldr	r3, [pc, #108]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d036      	beq.n	8004620 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d016      	beq.n	80045e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ba:	4b15      	ldr	r3, [pc, #84]	@ (8004610 <HAL_RCC_OscConfig+0x248>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c0:	f7fc fca8 	bl	8000f14 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c8:	f7fc fca4 	bl	8000f14 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e167      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045da:	4b0b      	ldr	r3, [pc, #44]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80045dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0x200>
 80045e6:	e01b      	b.n	8004620 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e8:	4b09      	ldr	r3, [pc, #36]	@ (8004610 <HAL_RCC_OscConfig+0x248>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ee:	f7fc fc91 	bl	8000f14 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f4:	e00e      	b.n	8004614 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f6:	f7fc fc8d 	bl	8000f14 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d907      	bls.n	8004614 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e150      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
 8004608:	40023800 	.word	0x40023800
 800460c:	42470000 	.word	0x42470000
 8004610:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004614:	4b88      	ldr	r3, [pc, #544]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1ea      	bne.n	80045f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 8097 	beq.w	800475c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800462e:	2300      	movs	r3, #0
 8004630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004632:	4b81      	ldr	r3, [pc, #516]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10f      	bne.n	800465e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	4b7d      	ldr	r3, [pc, #500]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	4a7c      	ldr	r2, [pc, #496]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800464c:	6413      	str	r3, [r2, #64]	@ 0x40
 800464e:	4b7a      	ldr	r3, [pc, #488]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004656:	60bb      	str	r3, [r7, #8]
 8004658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800465a:	2301      	movs	r3, #1
 800465c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465e:	4b77      	ldr	r3, [pc, #476]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004666:	2b00      	cmp	r3, #0
 8004668:	d118      	bne.n	800469c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800466a:	4b74      	ldr	r3, [pc, #464]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a73      	ldr	r2, [pc, #460]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 8004670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004676:	f7fc fc4d 	bl	8000f14 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467e:	f7fc fc49 	bl	8000f14 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e10c      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004690:	4b6a      	ldr	r3, [pc, #424]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0f0      	beq.n	800467e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_OscConfig+0x2ea>
 80046a4:	4b64      	ldr	r3, [pc, #400]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a8:	4a63      	ldr	r2, [pc, #396]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046aa:	f043 0301 	orr.w	r3, r3, #1
 80046ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80046b0:	e01c      	b.n	80046ec <HAL_RCC_OscConfig+0x324>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b05      	cmp	r3, #5
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x30c>
 80046ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046be:	4a5e      	ldr	r2, [pc, #376]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046c0:	f043 0304 	orr.w	r3, r3, #4
 80046c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046d2:	e00b      	b.n	80046ec <HAL_RCC_OscConfig+0x324>
 80046d4:	4b58      	ldr	r3, [pc, #352]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d8:	4a57      	ldr	r2, [pc, #348]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046da:	f023 0301 	bic.w	r3, r3, #1
 80046de:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e0:	4b55      	ldr	r3, [pc, #340]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e4:	4a54      	ldr	r2, [pc, #336]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046e6:	f023 0304 	bic.w	r3, r3, #4
 80046ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d015      	beq.n	8004720 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fc fc0e 	bl	8000f14 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fa:	e00a      	b.n	8004712 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046fc:	f7fc fc0a 	bl	8000f14 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800470a:	4293      	cmp	r3, r2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e0cb      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004712:	4b49      	ldr	r3, [pc, #292]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0ee      	beq.n	80046fc <HAL_RCC_OscConfig+0x334>
 800471e:	e014      	b.n	800474a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004720:	f7fc fbf8 	bl	8000f14 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004726:	e00a      	b.n	800473e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004728:	f7fc fbf4 	bl	8000f14 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e0b5      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473e:	4b3e      	ldr	r3, [pc, #248]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1ee      	bne.n	8004728 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800474a:	7dfb      	ldrb	r3, [r7, #23]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d105      	bne.n	800475c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004750:	4b39      	ldr	r3, [pc, #228]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	4a38      	ldr	r2, [pc, #224]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004756:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800475a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80a1 	beq.w	80048a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004766:	4b34      	ldr	r3, [pc, #208]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b08      	cmp	r3, #8
 8004770:	d05c      	beq.n	800482c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d141      	bne.n	80047fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477a:	4b31      	ldr	r3, [pc, #196]	@ (8004840 <HAL_RCC_OscConfig+0x478>)
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004780:	f7fc fbc8 	bl	8000f14 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004788:	f7fc fbc4 	bl	8000f14 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e087      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800479a:	4b27      	ldr	r3, [pc, #156]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1f0      	bne.n	8004788 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69da      	ldr	r2, [r3, #28]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b4:	019b      	lsls	r3, r3, #6
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047bc:	085b      	lsrs	r3, r3, #1
 80047be:	3b01      	subs	r3, #1
 80047c0:	041b      	lsls	r3, r3, #16
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c8:	061b      	lsls	r3, r3, #24
 80047ca:	491b      	ldr	r1, [pc, #108]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004840 <HAL_RCC_OscConfig+0x478>)
 80047d2:	2201      	movs	r2, #1
 80047d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d6:	f7fc fb9d 	bl	8000f14 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047de:	f7fc fb99 	bl	8000f14 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e05c      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f0:	4b11      	ldr	r3, [pc, #68]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0f0      	beq.n	80047de <HAL_RCC_OscConfig+0x416>
 80047fc:	e054      	b.n	80048a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fe:	4b10      	ldr	r3, [pc, #64]	@ (8004840 <HAL_RCC_OscConfig+0x478>)
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004804:	f7fc fb86 	bl	8000f14 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480c:	f7fc fb82 	bl	8000f14 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e045      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481e:	4b06      	ldr	r3, [pc, #24]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f0      	bne.n	800480c <HAL_RCC_OscConfig+0x444>
 800482a:	e03d      	b.n	80048a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d107      	bne.n	8004844 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e038      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
 8004838:	40023800 	.word	0x40023800
 800483c:	40007000 	.word	0x40007000
 8004840:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004844:	4b1b      	ldr	r3, [pc, #108]	@ (80048b4 <HAL_RCC_OscConfig+0x4ec>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d028      	beq.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800485c:	429a      	cmp	r2, r3
 800485e:	d121      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800486a:	429a      	cmp	r2, r3
 800486c:	d11a      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004874:	4013      	ands	r3, r2
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800487a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800487c:	4293      	cmp	r3, r2
 800487e:	d111      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	085b      	lsrs	r3, r3, #1
 800488c:	3b01      	subs	r3, #1
 800488e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004890:	429a      	cmp	r2, r3
 8004892:	d107      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d001      	beq.n	80048a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	40023800 	.word	0x40023800

080048b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e0cc      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048cc:	4b68      	ldr	r3, [pc, #416]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d90c      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048da:	4b65      	ldr	r3, [pc, #404]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	4b63      	ldr	r3, [pc, #396]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e0b8      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d020      	beq.n	8004942 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800490c:	4b59      	ldr	r3, [pc, #356]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	4a58      	ldr	r2, [pc, #352]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004916:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0308 	and.w	r3, r3, #8
 8004920:	2b00      	cmp	r3, #0
 8004922:	d005      	beq.n	8004930 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004924:	4b53      	ldr	r3, [pc, #332]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	4a52      	ldr	r2, [pc, #328]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 800492a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800492e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004930:	4b50      	ldr	r3, [pc, #320]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	494d      	ldr	r1, [pc, #308]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d044      	beq.n	80049d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d107      	bne.n	8004966 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004956:	4b47      	ldr	r3, [pc, #284]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d119      	bne.n	8004996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e07f      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b02      	cmp	r3, #2
 800496c:	d003      	beq.n	8004976 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004972:	2b03      	cmp	r3, #3
 8004974:	d107      	bne.n	8004986 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004976:	4b3f      	ldr	r3, [pc, #252]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d109      	bne.n	8004996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e06f      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004986:	4b3b      	ldr	r3, [pc, #236]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e067      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004996:	4b37      	ldr	r3, [pc, #220]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f023 0203 	bic.w	r2, r3, #3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4934      	ldr	r1, [pc, #208]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049a8:	f7fc fab4 	bl	8000f14 <HAL_GetTick>
 80049ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ae:	e00a      	b.n	80049c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b0:	f7fc fab0 	bl	8000f14 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049be:	4293      	cmp	r3, r2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e04f      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 020c 	and.w	r2, r3, #12
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d1eb      	bne.n	80049b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049d8:	4b25      	ldr	r3, [pc, #148]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d20c      	bcs.n	8004a00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e6:	4b22      	ldr	r3, [pc, #136]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ee:	4b20      	ldr	r3, [pc, #128]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d001      	beq.n	8004a00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e032      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d008      	beq.n	8004a1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a0c:	4b19      	ldr	r3, [pc, #100]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	4916      	ldr	r1, [pc, #88]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0308 	and.w	r3, r3, #8
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d009      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a2a:	4b12      	ldr	r3, [pc, #72]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	490e      	ldr	r1, [pc, #56]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a3e:	f000 f821 	bl	8004a84 <HAL_RCC_GetSysClockFreq>
 8004a42:	4602      	mov	r2, r0
 8004a44:	4b0b      	ldr	r3, [pc, #44]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	091b      	lsrs	r3, r3, #4
 8004a4a:	f003 030f 	and.w	r3, r3, #15
 8004a4e:	490a      	ldr	r1, [pc, #40]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c0>)
 8004a50:	5ccb      	ldrb	r3, [r1, r3]
 8004a52:	fa22 f303 	lsr.w	r3, r2, r3
 8004a56:	4a09      	ldr	r2, [pc, #36]	@ (8004a7c <HAL_RCC_ClockConfig+0x1c4>)
 8004a58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a5a:	4b09      	ldr	r3, [pc, #36]	@ (8004a80 <HAL_RCC_ClockConfig+0x1c8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fc fa14 	bl	8000e8c <HAL_InitTick>

  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023c00 	.word	0x40023c00
 8004a74:	40023800 	.word	0x40023800
 8004a78:	0800929c 	.word	0x0800929c
 8004a7c:	20000000 	.word	0x20000000
 8004a80:	20000004 	.word	0x20000004

08004a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a88:	b094      	sub	sp, #80	@ 0x50
 8004a8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a9c:	4b79      	ldr	r3, [pc, #484]	@ (8004c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 030c 	and.w	r3, r3, #12
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d00d      	beq.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x40>
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	f200 80e1 	bhi.w	8004c70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d002      	beq.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d003      	beq.n	8004abe <HAL_RCC_GetSysClockFreq+0x3a>
 8004ab6:	e0db      	b.n	8004c70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ab8:	4b73      	ldr	r3, [pc, #460]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004abc:	e0db      	b.n	8004c76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004abe:	4b73      	ldr	r3, [pc, #460]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x208>)
 8004ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ac2:	e0d8      	b.n	8004c76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ac4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004acc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ace:	4b6d      	ldr	r3, [pc, #436]	@ (8004c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d063      	beq.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ada:	4b6a      	ldr	r3, [pc, #424]	@ (8004c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	099b      	lsrs	r3, r3, #6
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ae4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aec:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aee:	2300      	movs	r3, #0
 8004af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004af2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004af6:	4622      	mov	r2, r4
 8004af8:	462b      	mov	r3, r5
 8004afa:	f04f 0000 	mov.w	r0, #0
 8004afe:	f04f 0100 	mov.w	r1, #0
 8004b02:	0159      	lsls	r1, r3, #5
 8004b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b08:	0150      	lsls	r0, r2, #5
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4621      	mov	r1, r4
 8004b10:	1a51      	subs	r1, r2, r1
 8004b12:	6139      	str	r1, [r7, #16]
 8004b14:	4629      	mov	r1, r5
 8004b16:	eb63 0301 	sbc.w	r3, r3, r1
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	f04f 0200 	mov.w	r2, #0
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b28:	4659      	mov	r1, fp
 8004b2a:	018b      	lsls	r3, r1, #6
 8004b2c:	4651      	mov	r1, sl
 8004b2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b32:	4651      	mov	r1, sl
 8004b34:	018a      	lsls	r2, r1, #6
 8004b36:	4651      	mov	r1, sl
 8004b38:	ebb2 0801 	subs.w	r8, r2, r1
 8004b3c:	4659      	mov	r1, fp
 8004b3e:	eb63 0901 	sbc.w	r9, r3, r1
 8004b42:	f04f 0200 	mov.w	r2, #0
 8004b46:	f04f 0300 	mov.w	r3, #0
 8004b4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b56:	4690      	mov	r8, r2
 8004b58:	4699      	mov	r9, r3
 8004b5a:	4623      	mov	r3, r4
 8004b5c:	eb18 0303 	adds.w	r3, r8, r3
 8004b60:	60bb      	str	r3, [r7, #8]
 8004b62:	462b      	mov	r3, r5
 8004b64:	eb49 0303 	adc.w	r3, r9, r3
 8004b68:	60fb      	str	r3, [r7, #12]
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b76:	4629      	mov	r1, r5
 8004b78:	024b      	lsls	r3, r1, #9
 8004b7a:	4621      	mov	r1, r4
 8004b7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b80:	4621      	mov	r1, r4
 8004b82:	024a      	lsls	r2, r1, #9
 8004b84:	4610      	mov	r0, r2
 8004b86:	4619      	mov	r1, r3
 8004b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b94:	f7fb fb18 	bl	80001c8 <__aeabi_uldivmod>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ba0:	e058      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ba2:	4b38      	ldr	r3, [pc, #224]	@ (8004c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	099b      	lsrs	r3, r3, #6
 8004ba8:	2200      	movs	r2, #0
 8004baa:	4618      	mov	r0, r3
 8004bac:	4611      	mov	r1, r2
 8004bae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bb2:	623b      	str	r3, [r7, #32]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bbc:	4642      	mov	r2, r8
 8004bbe:	464b      	mov	r3, r9
 8004bc0:	f04f 0000 	mov.w	r0, #0
 8004bc4:	f04f 0100 	mov.w	r1, #0
 8004bc8:	0159      	lsls	r1, r3, #5
 8004bca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bce:	0150      	lsls	r0, r2, #5
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4641      	mov	r1, r8
 8004bd6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bda:	4649      	mov	r1, r9
 8004bdc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004be0:	f04f 0200 	mov.w	r2, #0
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bf0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bf4:	ebb2 040a 	subs.w	r4, r2, sl
 8004bf8:	eb63 050b 	sbc.w	r5, r3, fp
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	00eb      	lsls	r3, r5, #3
 8004c06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c0a:	00e2      	lsls	r2, r4, #3
 8004c0c:	4614      	mov	r4, r2
 8004c0e:	461d      	mov	r5, r3
 8004c10:	4643      	mov	r3, r8
 8004c12:	18e3      	adds	r3, r4, r3
 8004c14:	603b      	str	r3, [r7, #0]
 8004c16:	464b      	mov	r3, r9
 8004c18:	eb45 0303 	adc.w	r3, r5, r3
 8004c1c:	607b      	str	r3, [r7, #4]
 8004c1e:	f04f 0200 	mov.w	r2, #0
 8004c22:	f04f 0300 	mov.w	r3, #0
 8004c26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c2a:	4629      	mov	r1, r5
 8004c2c:	028b      	lsls	r3, r1, #10
 8004c2e:	4621      	mov	r1, r4
 8004c30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c34:	4621      	mov	r1, r4
 8004c36:	028a      	lsls	r2, r1, #10
 8004c38:	4610      	mov	r0, r2
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c3e:	2200      	movs	r2, #0
 8004c40:	61bb      	str	r3, [r7, #24]
 8004c42:	61fa      	str	r2, [r7, #28]
 8004c44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c48:	f7fb fabe 	bl	80001c8 <__aeabi_uldivmod>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4613      	mov	r3, r2
 8004c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c54:	4b0b      	ldr	r3, [pc, #44]	@ (8004c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	0c1b      	lsrs	r3, r3, #16
 8004c5a:	f003 0303 	and.w	r3, r3, #3
 8004c5e:	3301      	adds	r3, #1
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c6e:	e002      	b.n	8004c76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c70:	4b05      	ldr	r3, [pc, #20]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3750      	adds	r7, #80	@ 0x50
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c82:	bf00      	nop
 8004c84:	40023800 	.word	0x40023800
 8004c88:	00f42400 	.word	0x00f42400
 8004c8c:	007a1200 	.word	0x007a1200

08004c90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c90:	b480      	push	{r7}
 8004c92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c94:	4b03      	ldr	r3, [pc, #12]	@ (8004ca4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c96:	681b      	ldr	r3, [r3, #0]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	20000000 	.word	0x20000000

08004ca8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cac:	f7ff fff0 	bl	8004c90 <HAL_RCC_GetHCLKFreq>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	4b05      	ldr	r3, [pc, #20]	@ (8004cc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	0a9b      	lsrs	r3, r3, #10
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	4903      	ldr	r1, [pc, #12]	@ (8004ccc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cbe:	5ccb      	ldrb	r3, [r1, r3]
 8004cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40023800 	.word	0x40023800
 8004ccc:	080092ac 	.word	0x080092ac

08004cd0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d105      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d035      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004cf8:	4b62      	ldr	r3, [pc, #392]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cfe:	f7fc f909 	bl	8000f14 <HAL_GetTick>
 8004d02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d04:	e008      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d06:	f7fc f905 	bl	8000f14 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e0b0      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d18:	4b5b      	ldr	r3, [pc, #364]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f0      	bne.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	019a      	lsls	r2, r3, #6
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	071b      	lsls	r3, r3, #28
 8004d30:	4955      	ldr	r1, [pc, #340]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d38:	4b52      	ldr	r3, [pc, #328]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d3e:	f7fc f8e9 	bl	8000f14 <HAL_GetTick>
 8004d42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d44:	e008      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d46:	f7fc f8e5 	bl	8000f14 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e090      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d58:	4b4b      	ldr	r3, [pc, #300]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0f0      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 8083 	beq.w	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	4b44      	ldr	r3, [pc, #272]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7a:	4a43      	ldr	r2, [pc, #268]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d82:	4b41      	ldr	r3, [pc, #260]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a3e      	ldr	r2, [pc, #248]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d98:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d9a:	f7fc f8bb 	bl	8000f14 <HAL_GetTick>
 8004d9e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004da0:	e008      	b.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da2:	f7fc f8b7 	bl	8000f14 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e062      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004db4:	4b35      	ldr	r3, [pc, #212]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f0      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dc0:	4b31      	ldr	r3, [pc, #196]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dc8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d02f      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d028      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dde:	4b2a      	ldr	r3, [pc, #168]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004de6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004de8:	4b29      	ldr	r3, [pc, #164]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004dea:	2201      	movs	r2, #1
 8004dec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dee:	4b28      	ldr	r3, [pc, #160]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004df4:	4a24      	ldr	r2, [pc, #144]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004dfa:	4b23      	ldr	r3, [pc, #140]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d114      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e06:	f7fc f885 	bl	8000f14 <HAL_GetTick>
 8004e0a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e0c:	e00a      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e0e:	f7fc f881 	bl	8000f14 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e02a      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e24:	4b18      	ldr	r3, [pc, #96]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0ee      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e3c:	d10d      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004e3e:	4b12      	ldr	r3, [pc, #72]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e52:	490d      	ldr	r1, [pc, #52]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	608b      	str	r3, [r1, #8]
 8004e58:	e005      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e60:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e64:	6093      	str	r3, [r2, #8]
 8004e66:	4b08      	ldr	r3, [pc, #32]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e68:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e72:	4905      	ldr	r1, [pc, #20]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	42470068 	.word	0x42470068
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	40007000 	.word	0x40007000
 8004e90:	42470e40 	.word	0x42470e40

08004e94 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d13f      	bne.n	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004eb2:	4b24      	ldr	r3, [pc, #144]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004eba:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d006      	beq.n	8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ec8:	d12f      	bne.n	8004f2a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004eca:	4b1f      	ldr	r3, [pc, #124]	@ (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ecc:	617b      	str	r3, [r7, #20]
          break;
 8004ece:	e02f      	b.n	8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ed8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004edc:	d108      	bne.n	8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ede:	4b19      	ldr	r3, [pc, #100]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ee6:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eec:	613b      	str	r3, [r7, #16]
 8004eee:	e007      	b.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ef0:	4b14      	ldr	r3, [pc, #80]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ef8:	4a15      	ldr	r2, [pc, #84]	@ (8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efe:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f00:	4b10      	ldr	r3, [pc, #64]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f06:	099b      	lsrs	r3, r3, #6
 8004f08:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	fb02 f303 	mul.w	r3, r2, r3
 8004f12:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f14:	4b0b      	ldr	r3, [pc, #44]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f1a:	0f1b      	lsrs	r3, r3, #28
 8004f1c:	f003 0307 	and.w	r3, r3, #7
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f26:	617b      	str	r3, [r7, #20]
          break;
 8004f28:	e002      	b.n	8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	617b      	str	r3, [r7, #20]
          break;
 8004f2e:	bf00      	nop
        }
      }
      break;
 8004f30:	e000      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004f32:	bf00      	nop
    }
  }
  return frequency;
 8004f34:	697b      	ldr	r3, [r7, #20]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	371c      	adds	r7, #28
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40023800 	.word	0x40023800
 8004f48:	00bb8000 	.word	0x00bb8000
 8004f4c:	007a1200 	.word	0x007a1200
 8004f50:	00f42400 	.word	0x00f42400

08004f54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e07b      	b.n	800505e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d108      	bne.n	8004f80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f76:	d009      	beq.n	8004f8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	61da      	str	r2, [r3, #28]
 8004f7e:	e005      	b.n	8004f8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7fb fe32 	bl	8000c10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fc2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fde:	431a      	orrs	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	431a      	orrs	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005010:	ea42 0103 	orr.w	r1, r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005018:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	430a      	orrs	r2, r1
 8005022:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	0c1b      	lsrs	r3, r3, #16
 800502a:	f003 0104 	and.w	r1, r3, #4
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005032:	f003 0210 	and.w	r2, r3, #16
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800504c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3708      	adds	r7, #8
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b082      	sub	sp, #8
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e041      	b.n	80050fc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b00      	cmp	r3, #0
 8005082:	d106      	bne.n	8005092 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7fb fe07 	bl	8000ca0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2202      	movs	r2, #2
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	3304      	adds	r3, #4
 80050a2:	4619      	mov	r1, r3
 80050a4:	4610      	mov	r0, r2
 80050a6:	f000 f86f 	bl	8005188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3708      	adds	r7, #8
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_TIM_SlaveConfigSynchro+0x18>
 8005118:	2302      	movs	r3, #2
 800511a:	e031      	b.n	8005180 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800512c:	6839      	ldr	r1, [r7, #0]
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f8d6 	bl	80052e0 <TIM_SlaveTimer_SetConfig>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d009      	beq.n	800514e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e018      	b.n	8005180 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800515c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68da      	ldr	r2, [r3, #12]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800516c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a46      	ldr	r2, [pc, #280]	@ (80052b4 <TIM_Base_SetConfig+0x12c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d013      	beq.n	80051c8 <TIM_Base_SetConfig+0x40>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a6:	d00f      	beq.n	80051c8 <TIM_Base_SetConfig+0x40>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a43      	ldr	r2, [pc, #268]	@ (80052b8 <TIM_Base_SetConfig+0x130>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d00b      	beq.n	80051c8 <TIM_Base_SetConfig+0x40>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a42      	ldr	r2, [pc, #264]	@ (80052bc <TIM_Base_SetConfig+0x134>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d007      	beq.n	80051c8 <TIM_Base_SetConfig+0x40>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a41      	ldr	r2, [pc, #260]	@ (80052c0 <TIM_Base_SetConfig+0x138>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d003      	beq.n	80051c8 <TIM_Base_SetConfig+0x40>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a40      	ldr	r2, [pc, #256]	@ (80052c4 <TIM_Base_SetConfig+0x13c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d108      	bne.n	80051da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a35      	ldr	r2, [pc, #212]	@ (80052b4 <TIM_Base_SetConfig+0x12c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d02b      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e8:	d027      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a32      	ldr	r2, [pc, #200]	@ (80052b8 <TIM_Base_SetConfig+0x130>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d023      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a31      	ldr	r2, [pc, #196]	@ (80052bc <TIM_Base_SetConfig+0x134>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d01f      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a30      	ldr	r2, [pc, #192]	@ (80052c0 <TIM_Base_SetConfig+0x138>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d01b      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a2f      	ldr	r2, [pc, #188]	@ (80052c4 <TIM_Base_SetConfig+0x13c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d017      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a2e      	ldr	r2, [pc, #184]	@ (80052c8 <TIM_Base_SetConfig+0x140>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d013      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a2d      	ldr	r2, [pc, #180]	@ (80052cc <TIM_Base_SetConfig+0x144>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00f      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a2c      	ldr	r2, [pc, #176]	@ (80052d0 <TIM_Base_SetConfig+0x148>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d00b      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a2b      	ldr	r2, [pc, #172]	@ (80052d4 <TIM_Base_SetConfig+0x14c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d007      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a2a      	ldr	r2, [pc, #168]	@ (80052d8 <TIM_Base_SetConfig+0x150>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d003      	beq.n	800523a <TIM_Base_SetConfig+0xb2>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a29      	ldr	r2, [pc, #164]	@ (80052dc <TIM_Base_SetConfig+0x154>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d108      	bne.n	800524c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005240:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	4313      	orrs	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	4313      	orrs	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a10      	ldr	r2, [pc, #64]	@ (80052b4 <TIM_Base_SetConfig+0x12c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_Base_SetConfig+0xf8>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a12      	ldr	r2, [pc, #72]	@ (80052c4 <TIM_Base_SetConfig+0x13c>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d103      	bne.n	8005288 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	691a      	ldr	r2, [r3, #16]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b01      	cmp	r3, #1
 8005298:	d105      	bne.n	80052a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	f023 0201 	bic.w	r2, r3, #1
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	611a      	str	r2, [r3, #16]
  }
}
 80052a6:	bf00      	nop
 80052a8:	3714      	adds	r7, #20
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	40010000 	.word	0x40010000
 80052b8:	40000400 	.word	0x40000400
 80052bc:	40000800 	.word	0x40000800
 80052c0:	40000c00 	.word	0x40000c00
 80052c4:	40010400 	.word	0x40010400
 80052c8:	40014000 	.word	0x40014000
 80052cc:	40014400 	.word	0x40014400
 80052d0:	40014800 	.word	0x40014800
 80052d4:	40001800 	.word	0x40001800
 80052d8:	40001c00 	.word	0x40001c00
 80052dc:	40002000 	.word	0x40002000

080052e0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f023 0307 	bic.w	r3, r3, #7
 800530e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	4313      	orrs	r3, r2
 8005318:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b70      	cmp	r3, #112	@ 0x70
 8005328:	d01a      	beq.n	8005360 <TIM_SlaveTimer_SetConfig+0x80>
 800532a:	2b70      	cmp	r3, #112	@ 0x70
 800532c:	d860      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 800532e:	2b60      	cmp	r3, #96	@ 0x60
 8005330:	d054      	beq.n	80053dc <TIM_SlaveTimer_SetConfig+0xfc>
 8005332:	2b60      	cmp	r3, #96	@ 0x60
 8005334:	d85c      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 8005336:	2b50      	cmp	r3, #80	@ 0x50
 8005338:	d046      	beq.n	80053c8 <TIM_SlaveTimer_SetConfig+0xe8>
 800533a:	2b50      	cmp	r3, #80	@ 0x50
 800533c:	d858      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 800533e:	2b40      	cmp	r3, #64	@ 0x40
 8005340:	d019      	beq.n	8005376 <TIM_SlaveTimer_SetConfig+0x96>
 8005342:	2b40      	cmp	r3, #64	@ 0x40
 8005344:	d854      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 8005346:	2b30      	cmp	r3, #48	@ 0x30
 8005348:	d055      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 800534a:	2b30      	cmp	r3, #48	@ 0x30
 800534c:	d850      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 800534e:	2b20      	cmp	r3, #32
 8005350:	d051      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 8005352:	2b20      	cmp	r3, #32
 8005354:	d84c      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 8005356:	2b00      	cmp	r3, #0
 8005358:	d04d      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 800535a:	2b10      	cmp	r3, #16
 800535c:	d04b      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 800535e:	e047      	b.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005370:	f000 f8a6 	bl	80054c0 <TIM_ETR_SetConfig>
      break;
 8005374:	e040      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b05      	cmp	r3, #5
 800537c:	d101      	bne.n	8005382 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e03b      	b.n	80053fa <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6a1a      	ldr	r2, [r3, #32]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0201 	bic.w	r2, r2, #1
 8005398:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053a8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68ba      	ldr	r2, [r7, #8]
 80053bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	621a      	str	r2, [r3, #32]
      break;
 80053c6:	e017      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053d4:	461a      	mov	r2, r3
 80053d6:	f000 f814 	bl	8005402 <TIM_TI1_ConfigInputStage>
      break;
 80053da:	e00d      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053e8:	461a      	mov	r2, r3
 80053ea:	f000 f839 	bl	8005460 <TIM_TI2_ConfigInputStage>
      break;
 80053ee:	e003      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	75fb      	strb	r3, [r7, #23]
      break;
 80053f4:	e000      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80053f6:	bf00      	nop
  }

  return status;
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005402:	b480      	push	{r7}
 8005404:	b087      	sub	sp, #28
 8005406:	af00      	add	r7, sp, #0
 8005408:	60f8      	str	r0, [r7, #12]
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	f023 0201 	bic.w	r2, r3, #1
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800542c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	011b      	lsls	r3, r3, #4
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	4313      	orrs	r3, r2
 8005436:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f023 030a 	bic.w	r3, r3, #10
 800543e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	4313      	orrs	r3, r2
 8005446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	621a      	str	r2, [r3, #32]
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	f023 0210 	bic.w	r2, r3, #16
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800548a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	031b      	lsls	r3, r3, #12
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	4313      	orrs	r3, r2
 8005494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800549c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	621a      	str	r2, [r3, #32]
}
 80054b4:	bf00      	nop
 80054b6:	371c      	adds	r7, #28
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
 80054cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	021a      	lsls	r2, r3, #8
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	431a      	orrs	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	697a      	ldr	r2, [r7, #20]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	609a      	str	r2, [r3, #8]
}
 80054f4:	bf00      	nop
 80054f6:	371c      	adds	r7, #28
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005510:	2b01      	cmp	r3, #1
 8005512:	d101      	bne.n	8005518 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005514:	2302      	movs	r3, #2
 8005516:	e05a      	b.n	80055ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2202      	movs	r2, #2
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a21      	ldr	r2, [pc, #132]	@ (80055dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d022      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005564:	d01d      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a1d      	ldr	r2, [pc, #116]	@ (80055e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d018      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1b      	ldr	r2, [pc, #108]	@ (80055e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d013      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1a      	ldr	r2, [pc, #104]	@ (80055e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00e      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a18      	ldr	r2, [pc, #96]	@ (80055ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d009      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a17      	ldr	r2, [pc, #92]	@ (80055f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d004      	beq.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a15      	ldr	r2, [pc, #84]	@ (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d10c      	bne.n	80055bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40010000 	.word	0x40010000
 80055e0:	40000400 	.word	0x40000400
 80055e4:	40000800 	.word	0x40000800
 80055e8:	40000c00 	.word	0x40000c00
 80055ec:	40010400 	.word	0x40010400
 80055f0:	40014000 	.word	0x40014000
 80055f4:	40001800 	.word	0x40001800

080055f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055f8:	b084      	sub	sp, #16
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b084      	sub	sp, #16
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
 8005602:	f107 001c 	add.w	r0, r7, #28
 8005606:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800560a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800560e:	2b01      	cmp	r3, #1
 8005610:	d123      	bne.n	800565a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005616:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005626:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800563a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800563e:	2b01      	cmp	r3, #1
 8005640:	d105      	bne.n	800564e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f9dc 	bl	8005a0c <USB_CoreReset>
 8005654:	4603      	mov	r3, r0
 8005656:	73fb      	strb	r3, [r7, #15]
 8005658:	e01b      	b.n	8005692 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f9d0 	bl	8005a0c <USB_CoreReset>
 800566c:	4603      	mov	r3, r0
 800566e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005670:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005674:	2b00      	cmp	r3, #0
 8005676:	d106      	bne.n	8005686 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	639a      	str	r2, [r3, #56]	@ 0x38
 8005684:	e005      	b.n	8005692 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005692:	7fbb      	ldrb	r3, [r7, #30]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d10b      	bne.n	80056b0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f043 0206 	orr.w	r2, r3, #6
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f043 0220 	orr.w	r2, r3, #32
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056bc:	b004      	add	sp, #16
 80056be:	4770      	bx	lr

080056c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f043 0201 	orr.w	r2, r3, #1
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f023 0201 	bic.w	r2, r3, #1
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	460b      	mov	r3, r1
 800570e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005720:	78fb      	ldrb	r3, [r7, #3]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d115      	bne.n	8005752 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005732:	200a      	movs	r0, #10
 8005734:	f7fb fbfa 	bl	8000f2c <HAL_Delay>
      ms += 10U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	330a      	adds	r3, #10
 800573c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f956 	bl	80059f0 <USB_GetMode>
 8005744:	4603      	mov	r3, r0
 8005746:	2b01      	cmp	r3, #1
 8005748:	d01e      	beq.n	8005788 <USB_SetCurrentMode+0x84>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2bc7      	cmp	r3, #199	@ 0xc7
 800574e:	d9f0      	bls.n	8005732 <USB_SetCurrentMode+0x2e>
 8005750:	e01a      	b.n	8005788 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005752:	78fb      	ldrb	r3, [r7, #3]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d115      	bne.n	8005784 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005764:	200a      	movs	r0, #10
 8005766:	f7fb fbe1 	bl	8000f2c <HAL_Delay>
      ms += 10U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	330a      	adds	r3, #10
 800576e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f93d 	bl	80059f0 <USB_GetMode>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d005      	beq.n	8005788 <USB_SetCurrentMode+0x84>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005780:	d9f0      	bls.n	8005764 <USB_SetCurrentMode+0x60>
 8005782:	e001      	b.n	8005788 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e005      	b.n	8005794 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2bc8      	cmp	r3, #200	@ 0xc8
 800578c:	d101      	bne.n	8005792 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e000      	b.n	8005794 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3710      	adds	r7, #16
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	3301      	adds	r3, #1
 80057ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057b6:	d901      	bls.n	80057bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e01b      	b.n	80057f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	daf2      	bge.n	80057aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80057c4:	2300      	movs	r3, #0
 80057c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	019b      	lsls	r3, r3, #6
 80057cc:	f043 0220 	orr.w	r2, r3, #32
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	3301      	adds	r3, #1
 80057d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057e0:	d901      	bls.n	80057e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e006      	b.n	80057f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b20      	cmp	r3, #32
 80057f0:	d0f0      	beq.n	80057d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005800:	b480      	push	{r7}
 8005802:	b085      	sub	sp, #20
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	3301      	adds	r3, #1
 8005810:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005818:	d901      	bls.n	800581e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e018      	b.n	8005850 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	2b00      	cmp	r3, #0
 8005824:	daf2      	bge.n	800580c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2210      	movs	r2, #16
 800582e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3301      	adds	r3, #1
 8005834:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800583c:	d901      	bls.n	8005842 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e006      	b.n	8005850 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	f003 0310 	and.w	r3, r3, #16
 800584a:	2b10      	cmp	r3, #16
 800584c:	d0f0      	beq.n	8005830 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800585c:	b480      	push	{r7}
 800585e:	b089      	sub	sp, #36	@ 0x24
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	4611      	mov	r1, r2
 8005868:	461a      	mov	r2, r3
 800586a:	460b      	mov	r3, r1
 800586c:	71fb      	strb	r3, [r7, #7]
 800586e:	4613      	mov	r3, r2
 8005870:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800587a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800587e:	2b00      	cmp	r3, #0
 8005880:	d123      	bne.n	80058ca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005882:	88bb      	ldrh	r3, [r7, #4]
 8005884:	3303      	adds	r3, #3
 8005886:	089b      	lsrs	r3, r3, #2
 8005888:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800588a:	2300      	movs	r3, #0
 800588c:	61bb      	str	r3, [r7, #24]
 800588e:	e018      	b.n	80058c2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005890:	79fb      	ldrb	r3, [r7, #7]
 8005892:	031a      	lsls	r2, r3, #12
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	4413      	add	r3, r2
 8005898:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800589c:	461a      	mov	r2, r3
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	3301      	adds	r3, #1
 80058a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	3301      	adds	r3, #1
 80058ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	3301      	adds	r3, #1
 80058b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	3301      	adds	r3, #1
 80058ba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	3301      	adds	r3, #1
 80058c0:	61bb      	str	r3, [r7, #24]
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d3e2      	bcc.n	8005890 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3724      	adds	r7, #36	@ 0x24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80058d8:	b480      	push	{r7}
 80058da:	b08b      	sub	sp, #44	@ 0x2c
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	4613      	mov	r3, r2
 80058e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	089b      	lsrs	r3, r3, #2
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80058f6:	88fb      	ldrh	r3, [r7, #6]
 80058f8:	f003 0303 	and.w	r3, r3, #3
 80058fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80058fe:	2300      	movs	r3, #0
 8005900:	623b      	str	r3, [r7, #32]
 8005902:	e014      	b.n	800592e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005912:	3301      	adds	r3, #1
 8005914:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	3301      	adds	r3, #1
 800591a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800591c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591e:	3301      	adds	r3, #1
 8005920:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	3301      	adds	r3, #1
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	3301      	adds	r3, #1
 800592c:	623b      	str	r3, [r7, #32]
 800592e:	6a3a      	ldr	r2, [r7, #32]
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	429a      	cmp	r2, r3
 8005934:	d3e6      	bcc.n	8005904 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005936:	8bfb      	ldrh	r3, [r7, #30]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d01e      	beq.n	800597a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800593c:	2300      	movs	r3, #0
 800593e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005946:	461a      	mov	r2, r3
 8005948:	f107 0310 	add.w	r3, r7, #16
 800594c:	6812      	ldr	r2, [r2, #0]
 800594e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	b2db      	uxtb	r3, r3
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	fa22 f303 	lsr.w	r3, r2, r3
 800595c:	b2da      	uxtb	r2, r3
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	701a      	strb	r2, [r3, #0]
      i++;
 8005962:	6a3b      	ldr	r3, [r7, #32]
 8005964:	3301      	adds	r3, #1
 8005966:	623b      	str	r3, [r7, #32]
      pDest++;
 8005968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596a:	3301      	adds	r3, #1
 800596c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800596e:	8bfb      	ldrh	r3, [r7, #30]
 8005970:	3b01      	subs	r3, #1
 8005972:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005974:	8bfb      	ldrh	r3, [r7, #30]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1ea      	bne.n	8005950 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800597c:	4618      	mov	r0, r3
 800597e:	372c      	adds	r7, #44	@ 0x2c
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	4013      	ands	r3, r2
 800599e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80059a0:	68fb      	ldr	r3, [r7, #12]
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b085      	sub	sp, #20
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	460b      	mov	r3, r1
 80059b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80059be:	78fb      	ldrb	r3, [r7, #3]
 80059c0:	015a      	lsls	r2, r3, #5
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	4413      	add	r3, r2
 80059c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80059ce:	78fb      	ldrb	r3, [r7, #3]
 80059d0:	015a      	lsls	r2, r3, #5
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	4413      	add	r3, r2
 80059d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	4013      	ands	r3, r2
 80059e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80059e2:	68bb      	ldr	r3, [r7, #8]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	f003 0301 	and.w	r3, r3, #1
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a24:	d901      	bls.n	8005a2a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e01b      	b.n	8005a62 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	daf2      	bge.n	8005a18 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	f043 0201 	orr.w	r2, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	3301      	adds	r3, #1
 8005a46:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a4e:	d901      	bls.n	8005a54 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e006      	b.n	8005a62 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d0f0      	beq.n	8005a42 <USB_CoreReset+0x36>

  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
	...

08005a70 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a70:	b084      	sub	sp, #16
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b086      	sub	sp, #24
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005a7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a90:	461a      	mov	r2, r3
 8005a92:	2300      	movs	r3, #0
 8005a94:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d119      	bne.n	8005afa <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d10a      	bne.n	8005ae4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005adc:	f043 0304 	orr.w	r3, r3, #4
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	e014      	b.n	8005b0e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005af2:	f023 0304 	bic.w	r3, r3, #4
 8005af6:	6013      	str	r3, [r2, #0]
 8005af8:	e009      	b.n	8005b0e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b08:	f023 0304 	bic.w	r3, r3, #4
 8005b0c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b0e:	2110      	movs	r1, #16
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff fe43 	bl	800579c <USB_FlushTxFifo>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f7ff fe6d 	bl	8005800 <USB_FlushRxFifo>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d001      	beq.n	8005b30 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005b30:	2300      	movs	r3, #0
 8005b32:	613b      	str	r3, [r7, #16]
 8005b34:	e015      	b.n	8005b62 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	015a      	lsls	r2, r3, #5
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b42:	461a      	mov	r2, r3
 8005b44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b48:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	015a      	lsls	r2, r3, #5
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b56:	461a      	mov	r2, r3
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005b66:	461a      	mov	r2, r3
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d3e3      	bcc.n	8005b36 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b7a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	@ (8005be0 <USB_HostInit+0x170>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d10b      	bne.n	8005b9c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a15      	ldr	r2, [pc, #84]	@ (8005be4 <USB_HostInit+0x174>)
 8005b90:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a14      	ldr	r2, [pc, #80]	@ (8005be8 <USB_HostInit+0x178>)
 8005b96:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005b9a:	e009      	b.n	8005bb0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2280      	movs	r2, #128	@ 0x80
 8005ba0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a11      	ldr	r2, [pc, #68]	@ (8005bec <USB_HostInit+0x17c>)
 8005ba6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a11      	ldr	r2, [pc, #68]	@ (8005bf0 <USB_HostInit+0x180>)
 8005bac:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005bb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d105      	bne.n	8005bc4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	f043 0210 	orr.w	r2, r3, #16
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	699a      	ldr	r2, [r3, #24]
 8005bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf4 <USB_HostInit+0x184>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005bdc:	b004      	add	sp, #16
 8005bde:	4770      	bx	lr
 8005be0:	40040000 	.word	0x40040000
 8005be4:	01000200 	.word	0x01000200
 8005be8:	00e00300 	.word	0x00e00300
 8005bec:	00600080 	.word	0x00600080
 8005bf0:	004000e0 	.word	0x004000e0
 8005bf4:	a3200008 	.word	0xa3200008

08005bf8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	460b      	mov	r3, r1
 8005c02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005c16:	f023 0303 	bic.w	r3, r3, #3
 8005c1a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	78fb      	ldrb	r3, [r7, #3]
 8005c26:	f003 0303 	and.w	r3, r3, #3
 8005c2a:	68f9      	ldr	r1, [r7, #12]
 8005c2c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005c30:	4313      	orrs	r3, r2
 8005c32:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005c34:	78fb      	ldrb	r3, [r7, #3]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d107      	bne.n	8005c4a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c40:	461a      	mov	r2, r3
 8005c42:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005c46:	6053      	str	r3, [r2, #4]
 8005c48:	e00c      	b.n	8005c64 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005c4a:	78fb      	ldrb	r3, [r7, #3]
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d107      	bne.n	8005c60 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c56:	461a      	mov	r2, r3
 8005c58:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005c5c:	6053      	str	r3, [r2, #4]
 8005c5e:	e001      	b.n	8005c64 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e000      	b.n	8005c66 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b084      	sub	sp, #16
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005c92:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ca0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005ca2:	2064      	movs	r0, #100	@ 0x64
 8005ca4:	f7fb f942 	bl	8000f2c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005cb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cb4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005cb6:	200a      	movs	r0, #10
 8005cb8:	f7fb f938 	bl	8000f2c <HAL_Delay>

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b085      	sub	sp, #20
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	460b      	mov	r3, r1
 8005cd0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005cea:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d109      	bne.n	8005d0a <USB_DriveVbus+0x44>
 8005cf6:	78fb      	ldrb	r3, [r7, #3]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d106      	bne.n	8005d0a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d08:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d14:	d109      	bne.n	8005d2a <USB_DriveVbus+0x64>
 8005d16:	78fb      	ldrb	r3, [r7, #3]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d106      	bne.n	8005d2a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d28:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	0c5b      	lsrs	r3, r3, #17
 8005d56:	f003 0303 	and.w	r3, r3, #3
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b085      	sub	sp, #20
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	b29b      	uxth	r3, r3
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3714      	adds	r7, #20
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b088      	sub	sp, #32
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	4608      	mov	r0, r1
 8005d92:	4611      	mov	r1, r2
 8005d94:	461a      	mov	r2, r3
 8005d96:	4603      	mov	r3, r0
 8005d98:	70fb      	strb	r3, [r7, #3]
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	70bb      	strb	r3, [r7, #2]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005daa:	78fb      	ldrb	r3, [r7, #3]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005db6:	461a      	mov	r2, r3
 8005db8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005dbc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005dbe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005dc2:	2b03      	cmp	r3, #3
 8005dc4:	d87c      	bhi.n	8005ec0 <USB_HC_Init+0x138>
 8005dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dcc <USB_HC_Init+0x44>)
 8005dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dcc:	08005ddd 	.word	0x08005ddd
 8005dd0:	08005e83 	.word	0x08005e83
 8005dd4:	08005ddd 	.word	0x08005ddd
 8005dd8:	08005e45 	.word	0x08005e45
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005de8:	461a      	mov	r2, r3
 8005dea:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005dee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005df0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	da10      	bge.n	8005e1a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005df8:	78fb      	ldrb	r3, [r7, #3]
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	78fa      	ldrb	r2, [r7, #3]
 8005e08:	0151      	lsls	r1, r2, #5
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	440a      	add	r2, r1
 8005e0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e16:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005e18:	e055      	b.n	8005ec6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a6f      	ldr	r2, [pc, #444]	@ (8005fdc <USB_HC_Init+0x254>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d151      	bne.n	8005ec6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005e22:	78fb      	ldrb	r3, [r7, #3]
 8005e24:	015a      	lsls	r2, r3, #5
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	4413      	add	r3, r2
 8005e2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	78fa      	ldrb	r2, [r7, #3]
 8005e32:	0151      	lsls	r1, r2, #5
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	440a      	add	r2, r1
 8005e38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e3c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005e40:	60d3      	str	r3, [r2, #12]
      break;
 8005e42:	e040      	b.n	8005ec6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e44:	78fb      	ldrb	r3, [r7, #3]
 8005e46:	015a      	lsls	r2, r3, #5
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e50:	461a      	mov	r2, r3
 8005e52:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005e56:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005e58:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	da34      	bge.n	8005eca <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005e60:	78fb      	ldrb	r3, [r7, #3]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	78fa      	ldrb	r2, [r7, #3]
 8005e70:	0151      	lsls	r1, r2, #5
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	440a      	add	r2, r1
 8005e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e7e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005e80:	e023      	b.n	8005eca <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e82:	78fb      	ldrb	r3, [r7, #3]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e8e:	461a      	mov	r2, r3
 8005e90:	f240 2325 	movw	r3, #549	@ 0x225
 8005e94:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005e96:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	da17      	bge.n	8005ece <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005e9e:	78fb      	ldrb	r3, [r7, #3]
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	78fa      	ldrb	r2, [r7, #3]
 8005eae:	0151      	lsls	r1, r2, #5
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	440a      	add	r2, r1
 8005eb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005eb8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005ebc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005ebe:	e006      	b.n	8005ece <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	77fb      	strb	r3, [r7, #31]
      break;
 8005ec4:	e004      	b.n	8005ed0 <USB_HC_Init+0x148>
      break;
 8005ec6:	bf00      	nop
 8005ec8:	e002      	b.n	8005ed0 <USB_HC_Init+0x148>
      break;
 8005eca:	bf00      	nop
 8005ecc:	e000      	b.n	8005ed0 <USB_HC_Init+0x148>
      break;
 8005ece:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005ed0:	78fb      	ldrb	r3, [r7, #3]
 8005ed2:	015a      	lsls	r2, r3, #5
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005edc:	461a      	mov	r2, r3
 8005ede:	2300      	movs	r3, #0
 8005ee0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005ee2:	78fb      	ldrb	r3, [r7, #3]
 8005ee4:	015a      	lsls	r2, r3, #5
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	4413      	add	r3, r2
 8005eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	78fa      	ldrb	r2, [r7, #3]
 8005ef2:	0151      	lsls	r1, r2, #5
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	440a      	add	r2, r1
 8005ef8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005efc:	f043 0302 	orr.w	r3, r3, #2
 8005f00:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f08:	699a      	ldr	r2, [r3, #24]
 8005f0a:	78fb      	ldrb	r3, [r7, #3]
 8005f0c:	f003 030f 	and.w	r3, r3, #15
 8005f10:	2101      	movs	r1, #1
 8005f12:	fa01 f303 	lsl.w	r3, r1, r3
 8005f16:	6939      	ldr	r1, [r7, #16]
 8005f18:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005f2c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	da03      	bge.n	8005f3c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005f34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	e001      	b.n	8005f40 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f7ff fef9 	bl	8005d38 <USB_GetHostSpeed>
 8005f46:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005f48:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d106      	bne.n	8005f5e <USB_HC_Init+0x1d6>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d003      	beq.n	8005f5e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005f56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f5a:	617b      	str	r3, [r7, #20]
 8005f5c:	e001      	b.n	8005f62 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005f62:	787b      	ldrb	r3, [r7, #1]
 8005f64:	059b      	lsls	r3, r3, #22
 8005f66:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005f6a:	78bb      	ldrb	r3, [r7, #2]
 8005f6c:	02db      	lsls	r3, r3, #11
 8005f6e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005f72:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005f74:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005f78:	049b      	lsls	r3, r3, #18
 8005f7a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005f7e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005f80:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005f82:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005f86:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005f90:	78fa      	ldrb	r2, [r7, #3]
 8005f92:	0151      	lsls	r1, r2, #5
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	440a      	add	r2, r1
 8005f98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005f9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fa0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005fa2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d003      	beq.n	8005fb2 <USB_HC_Init+0x22a>
 8005faa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d10f      	bne.n	8005fd2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005fb2:	78fb      	ldrb	r3, [r7, #3]
 8005fb4:	015a      	lsls	r2, r3, #5
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	78fa      	ldrb	r2, [r7, #3]
 8005fc2:	0151      	lsls	r1, r2, #5
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	440a      	add	r2, r1
 8005fc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fcc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005fd0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005fd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3720      	adds	r7, #32
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	40040000 	.word	0x40040000

08005fe0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b08c      	sub	sp, #48	@ 0x30
 8005fe4:	af02      	add	r7, sp, #8
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	4613      	mov	r3, r2
 8005fec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	785b      	ldrb	r3, [r3, #1]
 8005ff6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005ff8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ffc:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4a5d      	ldr	r2, [pc, #372]	@ (8006178 <USB_HC_StartXfer+0x198>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d12f      	bne.n	8006066 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006006:	79fb      	ldrb	r3, [r7, #7]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d11c      	bne.n	8006046 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	7c9b      	ldrb	r3, [r3, #18]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d003      	beq.n	800601c <USB_HC_StartXfer+0x3c>
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	7c9b      	ldrb	r3, [r3, #18]
 8006018:	2b02      	cmp	r3, #2
 800601a:	d124      	bne.n	8006066 <USB_HC_StartXfer+0x86>
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	799b      	ldrb	r3, [r3, #6]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d120      	bne.n	8006066 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	015a      	lsls	r2, r3, #5
 8006028:	6a3b      	ldr	r3, [r7, #32]
 800602a:	4413      	add	r3, r2
 800602c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	69fa      	ldr	r2, [r7, #28]
 8006034:	0151      	lsls	r1, r2, #5
 8006036:	6a3a      	ldr	r2, [r7, #32]
 8006038:	440a      	add	r2, r1
 800603a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800603e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006042:	60d3      	str	r3, [r2, #12]
 8006044:	e00f      	b.n	8006066 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	791b      	ldrb	r3, [r3, #4]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10b      	bne.n	8006066 <USB_HC_StartXfer+0x86>
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	795b      	ldrb	r3, [r3, #5]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d107      	bne.n	8006066 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	785b      	ldrb	r3, [r3, #1]
 800605a:	4619      	mov	r1, r3
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 fb6b 	bl	8006738 <USB_DoPing>
        return HAL_OK;
 8006062:	2300      	movs	r3, #0
 8006064:	e232      	b.n	80064cc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	799b      	ldrb	r3, [r3, #6]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d158      	bne.n	8006120 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800606e:	2301      	movs	r3, #1
 8006070:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	78db      	ldrb	r3, [r3, #3]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d007      	beq.n	800608a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800607a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800607c:	68ba      	ldr	r2, [r7, #8]
 800607e:	8a92      	ldrh	r2, [r2, #20]
 8006080:	fb03 f202 	mul.w	r2, r3, r2
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	61da      	str	r2, [r3, #28]
 8006088:	e07c      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	7c9b      	ldrb	r3, [r3, #18]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d130      	bne.n	80060f4 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	2bbc      	cmp	r3, #188	@ 0xbc
 8006098:	d918      	bls.n	80060cc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	8a9b      	ldrh	r3, [r3, #20]
 800609e:	461a      	mov	r2, r3
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	69da      	ldr	r2, [r3, #28]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d003      	beq.n	80060bc <USB_HC_StartXfer+0xdc>
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d103      	bne.n	80060c4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	2202      	movs	r2, #2
 80060c0:	60da      	str	r2, [r3, #12]
 80060c2:	e05f      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2201      	movs	r2, #1
 80060c8:	60da      	str	r2, [r3, #12]
 80060ca:	e05b      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	6a1a      	ldr	r2, [r3, #32]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d007      	beq.n	80060ec <USB_HC_StartXfer+0x10c>
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d003      	beq.n	80060ec <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	2204      	movs	r2, #4
 80060e8:	60da      	str	r2, [r3, #12]
 80060ea:	e04b      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	2203      	movs	r2, #3
 80060f0:	60da      	str	r2, [r3, #12]
 80060f2:	e047      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d10d      	bne.n	8006116 <USB_HC_StartXfer+0x136>
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	8a92      	ldrh	r2, [r2, #20]
 8006102:	4293      	cmp	r3, r2
 8006104:	d907      	bls.n	8006116 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006106:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	8a92      	ldrh	r2, [r2, #20]
 800610c:	fb03 f202 	mul.w	r2, r3, r2
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	61da      	str	r2, [r3, #28]
 8006114:	e036      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	6a1a      	ldr	r2, [r3, #32]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	61da      	str	r2, [r3, #28]
 800611e:	e031      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d018      	beq.n	800615a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	6a1b      	ldr	r3, [r3, #32]
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	8a92      	ldrh	r2, [r2, #20]
 8006130:	4413      	add	r3, r2
 8006132:	3b01      	subs	r3, #1
 8006134:	68ba      	ldr	r2, [r7, #8]
 8006136:	8a92      	ldrh	r2, [r2, #20]
 8006138:	fbb3 f3f2 	udiv	r3, r3, r2
 800613c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800613e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006140:	8b7b      	ldrh	r3, [r7, #26]
 8006142:	429a      	cmp	r2, r3
 8006144:	d90b      	bls.n	800615e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006146:	8b7b      	ldrh	r3, [r7, #26]
 8006148:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800614a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	8a92      	ldrh	r2, [r2, #20]
 8006150:	fb03 f202 	mul.w	r2, r3, r2
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	61da      	str	r2, [r3, #28]
 8006158:	e001      	b.n	800615e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800615a:	2301      	movs	r3, #1
 800615c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	78db      	ldrb	r3, [r3, #3]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006166:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	8a92      	ldrh	r2, [r2, #20]
 800616c:	fb03 f202 	mul.w	r2, r3, r2
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	61da      	str	r2, [r3, #28]
 8006174:	e006      	b.n	8006184 <USB_HC_StartXfer+0x1a4>
 8006176:	bf00      	nop
 8006178:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	6a1a      	ldr	r2, [r3, #32]
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800618c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800618e:	04d9      	lsls	r1, r3, #19
 8006190:	4ba3      	ldr	r3, [pc, #652]	@ (8006420 <USB_HC_StartXfer+0x440>)
 8006192:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006194:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	7d9b      	ldrb	r3, [r3, #22]
 800619a:	075b      	lsls	r3, r3, #29
 800619c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80061a0:	69f9      	ldr	r1, [r7, #28]
 80061a2:	0148      	lsls	r0, r1, #5
 80061a4:	6a39      	ldr	r1, [r7, #32]
 80061a6:	4401      	add	r1, r0
 80061a8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80061ac:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80061ae:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80061b0:	79fb      	ldrb	r3, [r7, #7]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d009      	beq.n	80061ca <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	6999      	ldr	r1, [r3, #24]
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	015a      	lsls	r2, r3, #5
 80061be:	6a3b      	ldr	r3, [r7, #32]
 80061c0:	4413      	add	r3, r2
 80061c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061c6:	460a      	mov	r2, r1
 80061c8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	bf0c      	ite	eq
 80061da:	2301      	moveq	r3, #1
 80061dc:	2300      	movne	r3, #0
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	015a      	lsls	r2, r3, #5
 80061e6:	6a3b      	ldr	r3, [r7, #32]
 80061e8:	4413      	add	r3, r2
 80061ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	69fa      	ldr	r2, [r7, #28]
 80061f2:	0151      	lsls	r1, r2, #5
 80061f4:	6a3a      	ldr	r2, [r7, #32]
 80061f6:	440a      	add	r2, r1
 80061f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061fc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006200:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	4413      	add	r3, r2
 800620a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	7e7b      	ldrb	r3, [r7, #25]
 8006212:	075b      	lsls	r3, r3, #29
 8006214:	69f9      	ldr	r1, [r7, #28]
 8006216:	0148      	lsls	r0, r1, #5
 8006218:	6a39      	ldr	r1, [r7, #32]
 800621a:	4401      	add	r1, r0
 800621c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006220:	4313      	orrs	r3, r2
 8006222:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	799b      	ldrb	r3, [r3, #6]
 8006228:	2b01      	cmp	r3, #1
 800622a:	f040 80c3 	bne.w	80063b4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	7c5b      	ldrb	r3, [r3, #17]
 8006232:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006238:	4313      	orrs	r3, r2
 800623a:	69fa      	ldr	r2, [r7, #28]
 800623c:	0151      	lsls	r1, r2, #5
 800623e:	6a3a      	ldr	r2, [r7, #32]
 8006240:	440a      	add	r2, r1
 8006242:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006246:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800624a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	6a3b      	ldr	r3, [r7, #32]
 8006252:	4413      	add	r3, r2
 8006254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	69fa      	ldr	r2, [r7, #28]
 800625c:	0151      	lsls	r1, r2, #5
 800625e:	6a3a      	ldr	r2, [r7, #32]
 8006260:	440a      	add	r2, r1
 8006262:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006266:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800626a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	79db      	ldrb	r3, [r3, #7]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d123      	bne.n	80062bc <USB_HC_StartXfer+0x2dc>
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	78db      	ldrb	r3, [r3, #3]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d11f      	bne.n	80062bc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	015a      	lsls	r2, r3, #5
 8006280:	6a3b      	ldr	r3, [r7, #32]
 8006282:	4413      	add	r3, r2
 8006284:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	69fa      	ldr	r2, [r7, #28]
 800628c:	0151      	lsls	r1, r2, #5
 800628e:	6a3a      	ldr	r2, [r7, #32]
 8006290:	440a      	add	r2, r1
 8006292:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800629a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	015a      	lsls	r2, r3, #5
 80062a0:	6a3b      	ldr	r3, [r7, #32]
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	0151      	lsls	r1, r2, #5
 80062ae:	6a3a      	ldr	r2, [r7, #32]
 80062b0:	440a      	add	r2, r1
 80062b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ba:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	7c9b      	ldrb	r3, [r3, #18]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d003      	beq.n	80062cc <USB_HC_StartXfer+0x2ec>
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	7c9b      	ldrb	r3, [r3, #18]
 80062c8:	2b03      	cmp	r3, #3
 80062ca:	d117      	bne.n	80062fc <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d113      	bne.n	80062fc <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	78db      	ldrb	r3, [r3, #3]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d10f      	bne.n	80062fc <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	015a      	lsls	r2, r3, #5
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	4413      	add	r3, r2
 80062e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	69fa      	ldr	r2, [r7, #28]
 80062ec:	0151      	lsls	r1, r2, #5
 80062ee:	6a3a      	ldr	r2, [r7, #32]
 80062f0:	440a      	add	r2, r1
 80062f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062fa:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	7c9b      	ldrb	r3, [r3, #18]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d162      	bne.n	80063ca <USB_HC_StartXfer+0x3ea>
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	78db      	ldrb	r3, [r3, #3]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d15e      	bne.n	80063ca <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	3b01      	subs	r3, #1
 8006312:	2b03      	cmp	r3, #3
 8006314:	d858      	bhi.n	80063c8 <USB_HC_StartXfer+0x3e8>
 8006316:	a201      	add	r2, pc, #4	@ (adr r2, 800631c <USB_HC_StartXfer+0x33c>)
 8006318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631c:	0800632d 	.word	0x0800632d
 8006320:	0800634f 	.word	0x0800634f
 8006324:	08006371 	.word	0x08006371
 8006328:	08006393 	.word	0x08006393
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	015a      	lsls	r2, r3, #5
 8006330:	6a3b      	ldr	r3, [r7, #32]
 8006332:	4413      	add	r3, r2
 8006334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	69fa      	ldr	r2, [r7, #28]
 800633c:	0151      	lsls	r1, r2, #5
 800633e:	6a3a      	ldr	r2, [r7, #32]
 8006340:	440a      	add	r2, r1
 8006342:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006346:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800634a:	6053      	str	r3, [r2, #4]
          break;
 800634c:	e03d      	b.n	80063ca <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	6a3b      	ldr	r3, [r7, #32]
 8006354:	4413      	add	r3, r2
 8006356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	69fa      	ldr	r2, [r7, #28]
 800635e:	0151      	lsls	r1, r2, #5
 8006360:	6a3a      	ldr	r2, [r7, #32]
 8006362:	440a      	add	r2, r1
 8006364:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006368:	f043 030e 	orr.w	r3, r3, #14
 800636c:	6053      	str	r3, [r2, #4]
          break;
 800636e:	e02c      	b.n	80063ca <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	015a      	lsls	r2, r3, #5
 8006374:	6a3b      	ldr	r3, [r7, #32]
 8006376:	4413      	add	r3, r2
 8006378:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	69fa      	ldr	r2, [r7, #28]
 8006380:	0151      	lsls	r1, r2, #5
 8006382:	6a3a      	ldr	r2, [r7, #32]
 8006384:	440a      	add	r2, r1
 8006386:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800638a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800638e:	6053      	str	r3, [r2, #4]
          break;
 8006390:	e01b      	b.n	80063ca <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	6a3b      	ldr	r3, [r7, #32]
 8006398:	4413      	add	r3, r2
 800639a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	69fa      	ldr	r2, [r7, #28]
 80063a2:	0151      	lsls	r1, r2, #5
 80063a4:	6a3a      	ldr	r2, [r7, #32]
 80063a6:	440a      	add	r2, r1
 80063a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80063b0:	6053      	str	r3, [r2, #4]
          break;
 80063b2:	e00a      	b.n	80063ca <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	015a      	lsls	r2, r3, #5
 80063b8:	6a3b      	ldr	r3, [r7, #32]
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063c0:	461a      	mov	r2, r3
 80063c2:	2300      	movs	r3, #0
 80063c4:	6053      	str	r3, [r2, #4]
 80063c6:	e000      	b.n	80063ca <USB_HC_StartXfer+0x3ea>
          break;
 80063c8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	6a3b      	ldr	r3, [r7, #32]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80063e0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	78db      	ldrb	r3, [r3, #3]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d004      	beq.n	80063f4 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063f0:	613b      	str	r3, [r7, #16]
 80063f2:	e003      	b.n	80063fc <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063fa:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006402:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	015a      	lsls	r2, r3, #5
 8006408:	6a3b      	ldr	r3, [r7, #32]
 800640a:	4413      	add	r3, r2
 800640c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006410:	461a      	mov	r2, r3
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006416:	79fb      	ldrb	r3, [r7, #7]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d003      	beq.n	8006424 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800641c:	2300      	movs	r3, #0
 800641e:	e055      	b.n	80064cc <USB_HC_StartXfer+0x4ec>
 8006420:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	78db      	ldrb	r3, [r3, #3]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d14e      	bne.n	80064ca <USB_HC_StartXfer+0x4ea>
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	6a1b      	ldr	r3, [r3, #32]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d04a      	beq.n	80064ca <USB_HC_StartXfer+0x4ea>
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	79db      	ldrb	r3, [r3, #7]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d146      	bne.n	80064ca <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	7c9b      	ldrb	r3, [r3, #18]
 8006440:	2b03      	cmp	r3, #3
 8006442:	d831      	bhi.n	80064a8 <USB_HC_StartXfer+0x4c8>
 8006444:	a201      	add	r2, pc, #4	@ (adr r2, 800644c <USB_HC_StartXfer+0x46c>)
 8006446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644a:	bf00      	nop
 800644c:	0800645d 	.word	0x0800645d
 8006450:	08006481 	.word	0x08006481
 8006454:	0800645d 	.word	0x0800645d
 8006458:	08006481 	.word	0x08006481
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	6a1b      	ldr	r3, [r3, #32]
 8006460:	3303      	adds	r3, #3
 8006462:	089b      	lsrs	r3, r3, #2
 8006464:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006466:	8afa      	ldrh	r2, [r7, #22]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646c:	b29b      	uxth	r3, r3
 800646e:	429a      	cmp	r2, r3
 8006470:	d91c      	bls.n	80064ac <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	f043 0220 	orr.w	r2, r3, #32
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	619a      	str	r2, [r3, #24]
        }
        break;
 800647e:	e015      	b.n	80064ac <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	3303      	adds	r3, #3
 8006486:	089b      	lsrs	r3, r3, #2
 8006488:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800648a:	8afa      	ldrh	r2, [r7, #22]
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	b29b      	uxth	r3, r3
 8006496:	429a      	cmp	r2, r3
 8006498:	d90a      	bls.n	80064b0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80064a6:	e003      	b.n	80064b0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80064a8:	bf00      	nop
 80064aa:	e002      	b.n	80064b2 <USB_HC_StartXfer+0x4d2>
        break;
 80064ac:	bf00      	nop
 80064ae:	e000      	b.n	80064b2 <USB_HC_StartXfer+0x4d2>
        break;
 80064b0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	6999      	ldr	r1, [r3, #24]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	785a      	ldrb	r2, [r3, #1]
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	b29b      	uxth	r3, r3
 80064c0:	2000      	movs	r0, #0
 80064c2:	9000      	str	r0, [sp, #0]
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f7ff f9c9 	bl	800585c <USB_WritePacket>
  }

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3728      	adds	r7, #40	@ 0x28
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	b29b      	uxth	r3, r3
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3714      	adds	r7, #20
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b089      	sub	sp, #36	@ 0x24
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	460b      	mov	r3, r1
 8006500:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006506:	78fb      	ldrb	r3, [r7, #3]
 8006508:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800650a:	2300      	movs	r3, #0
 800650c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	015a      	lsls	r2, r3, #5
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	4413      	add	r3, r2
 8006516:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	0c9b      	lsrs	r3, r3, #18
 800651e:	f003 0303 	and.w	r3, r3, #3
 8006522:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	4413      	add	r3, r2
 800652c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	0fdb      	lsrs	r3, r3, #31
 8006534:	f003 0301 	and.w	r3, r3, #1
 8006538:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	4413      	add	r3, r2
 8006542:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	0fdb      	lsrs	r3, r3, #31
 800654a:	f003 0301 	and.w	r3, r3, #1
 800654e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f003 0320 	and.w	r3, r3, #32
 8006558:	2b20      	cmp	r3, #32
 800655a:	d10d      	bne.n	8006578 <USB_HC_Halt+0x82>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <USB_HC_Halt+0x82>
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d005      	beq.n	8006574 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d002      	beq.n	8006574 <USB_HC_Halt+0x7e>
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2b03      	cmp	r3, #3
 8006572:	d101      	bne.n	8006578 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006574:	2300      	movs	r3, #0
 8006576:	e0d8      	b.n	800672a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d002      	beq.n	8006584 <USB_HC_Halt+0x8e>
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2b02      	cmp	r3, #2
 8006582:	d173      	bne.n	800666c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	4413      	add	r3, r2
 800658c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69ba      	ldr	r2, [r7, #24]
 8006594:	0151      	lsls	r1, r2, #5
 8006596:	69fa      	ldr	r2, [r7, #28]
 8006598:	440a      	add	r2, r1
 800659a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800659e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065a2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f003 0320 	and.w	r3, r3, #32
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d14a      	bne.n	8006646 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d133      	bne.n	8006624 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	015a      	lsls	r2, r3, #5
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	4413      	add	r3, r2
 80065c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69ba      	ldr	r2, [r7, #24]
 80065cc:	0151      	lsls	r1, r2, #5
 80065ce:	69fa      	ldr	r2, [r7, #28]
 80065d0:	440a      	add	r2, r1
 80065d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065da:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	015a      	lsls	r2, r3, #5
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	4413      	add	r3, r2
 80065e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	0151      	lsls	r1, r2, #5
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	440a      	add	r2, r1
 80065f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065fa:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	3301      	adds	r3, #1
 8006600:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006608:	d82e      	bhi.n	8006668 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	015a      	lsls	r2, r3, #5
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	4413      	add	r3, r2
 8006612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800661c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006620:	d0ec      	beq.n	80065fc <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006622:	e081      	b.n	8006728 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	015a      	lsls	r2, r3, #5
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	4413      	add	r3, r2
 800662c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	0151      	lsls	r1, r2, #5
 8006636:	69fa      	ldr	r2, [r7, #28]
 8006638:	440a      	add	r2, r1
 800663a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800663e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006642:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006644:	e070      	b.n	8006728 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	4413      	add	r3, r2
 800664e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	0151      	lsls	r1, r2, #5
 8006658:	69fa      	ldr	r2, [r7, #28]
 800665a:	440a      	add	r2, r1
 800665c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006660:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006664:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006666:	e05f      	b.n	8006728 <USB_HC_Halt+0x232>
            break;
 8006668:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800666a:	e05d      	b.n	8006728 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	69ba      	ldr	r2, [r7, #24]
 800667c:	0151      	lsls	r1, r2, #5
 800667e:	69fa      	ldr	r2, [r7, #28]
 8006680:	440a      	add	r2, r1
 8006682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006686:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800668a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006692:	691b      	ldr	r3, [r3, #16]
 8006694:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d133      	bne.n	8006704 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	69ba      	ldr	r2, [r7, #24]
 80066ac:	0151      	lsls	r1, r2, #5
 80066ae:	69fa      	ldr	r2, [r7, #28]
 80066b0:	440a      	add	r2, r1
 80066b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066ba:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69ba      	ldr	r2, [r7, #24]
 80066cc:	0151      	lsls	r1, r2, #5
 80066ce:	69fa      	ldr	r2, [r7, #28]
 80066d0:	440a      	add	r2, r1
 80066d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066da:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	3301      	adds	r3, #1
 80066e0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80066e8:	d81d      	bhi.n	8006726 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006700:	d0ec      	beq.n	80066dc <USB_HC_Halt+0x1e6>
 8006702:	e011      	b.n	8006728 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	015a      	lsls	r2, r3, #5
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	4413      	add	r3, r2
 800670c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	69ba      	ldr	r2, [r7, #24]
 8006714:	0151      	lsls	r1, r2, #5
 8006716:	69fa      	ldr	r2, [r7, #28]
 8006718:	440a      	add	r2, r1
 800671a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800671e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006722:	6013      	str	r3, [r2, #0]
 8006724:	e000      	b.n	8006728 <USB_HC_Halt+0x232>
          break;
 8006726:	bf00      	nop
    }
  }

  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3724      	adds	r7, #36	@ 0x24
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
	...

08006738 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	460b      	mov	r3, r1
 8006742:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006748:	78fb      	ldrb	r3, [r7, #3]
 800674a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800674c:	2301      	movs	r3, #1
 800674e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	04da      	lsls	r2, r3, #19
 8006754:	4b15      	ldr	r3, [pc, #84]	@ (80067ac <USB_DoPing+0x74>)
 8006756:	4013      	ands	r3, r2
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	0151      	lsls	r1, r2, #5
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	440a      	add	r2, r1
 8006760:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006764:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006768:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	4413      	add	r3, r2
 8006772:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006780:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006788:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	4413      	add	r3, r2
 8006792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006796:	461a      	mov	r2, r3
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	371c      	adds	r7, #28
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	1ff80000 	.word	0x1ff80000

080067b0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80067b8:	2300      	movs	r3, #0
 80067ba:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80067c0:	2300      	movs	r3, #0
 80067c2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7fe ff8c 	bl	80056e2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80067ca:	2110      	movs	r1, #16
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7fe ffe5 	bl	800579c <USB_FlushTxFifo>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7ff f80f 	bl	8005800 <USB_FlushRxFifo>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d001      	beq.n	80067ec <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80067ec:	2300      	movs	r3, #0
 80067ee:	61bb      	str	r3, [r7, #24]
 80067f0:	e01f      	b.n	8006832 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	015a      	lsls	r2, r3, #5
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	4413      	add	r3, r2
 80067fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006808:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006810:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006818:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	4413      	add	r3, r2
 8006822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006826:	461a      	mov	r2, r3
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	3301      	adds	r3, #1
 8006830:	61bb      	str	r3, [r7, #24]
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	2b0f      	cmp	r3, #15
 8006836:	d9dc      	bls.n	80067f2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006838:	2300      	movs	r3, #0
 800683a:	61bb      	str	r3, [r7, #24]
 800683c:	e034      	b.n	80068a8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	4413      	add	r3, r2
 8006846:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006854:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800685c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006864:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	015a      	lsls	r2, r3, #5
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	4413      	add	r3, r2
 800686e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006872:	461a      	mov	r2, r3
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	3301      	adds	r3, #1
 800687c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006884:	d80c      	bhi.n	80068a0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	015a      	lsls	r2, r3, #5
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	4413      	add	r3, r2
 800688e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006898:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800689c:	d0ec      	beq.n	8006878 <USB_StopHost+0xc8>
 800689e:	e000      	b.n	80068a2 <USB_StopHost+0xf2>
        break;
 80068a0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	3301      	adds	r3, #1
 80068a6:	61bb      	str	r3, [r7, #24]
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	2b0f      	cmp	r3, #15
 80068ac:	d9c7      	bls.n	800683e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068b4:	461a      	mov	r2, r3
 80068b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80068ba:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068c2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f7fe fefb 	bl	80056c0 <USB_EnableGlobalInt>

  return ret;
 80068ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3720      	adds	r7, #32
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80068d4:	b590      	push	{r4, r7, lr}
 80068d6:	b089      	sub	sp, #36	@ 0x24
 80068d8:	af04      	add	r7, sp, #16
 80068da:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80068dc:	2301      	movs	r3, #1
 80068de:	2202      	movs	r2, #2
 80068e0:	2102      	movs	r1, #2
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 fc85 	bl	80071f2 <USBH_FindInterface>
 80068e8:	4603      	mov	r3, r0
 80068ea:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	2bff      	cmp	r3, #255	@ 0xff
 80068f0:	d002      	beq.n	80068f8 <USBH_CDC_InterfaceInit+0x24>
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d901      	bls.n	80068fc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80068f8:	2302      	movs	r3, #2
 80068fa:	e13d      	b.n	8006b78 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
 80068fe:	4619      	mov	r1, r3
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 fc5a 	bl	80071ba <USBH_SelectInterface>
 8006906:	4603      	mov	r3, r0
 8006908:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800690a:	7bbb      	ldrb	r3, [r7, #14]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d001      	beq.n	8006914 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006910:	2302      	movs	r3, #2
 8006912:	e131      	b.n	8006b78 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800691a:	2050      	movs	r0, #80	@ 0x50
 800691c:	f002 fb64 	bl	8008fe8 <malloc>
 8006920:	4603      	mov	r3, r0
 8006922:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006934:	2302      	movs	r3, #2
 8006936:	e11f      	b.n	8006b78 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006938:	2250      	movs	r2, #80	@ 0x50
 800693a:	2100      	movs	r1, #0
 800693c:	68b8      	ldr	r0, [r7, #8]
 800693e:	f002 fc11 	bl	8009164 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006942:	7bfb      	ldrb	r3, [r7, #15]
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	211a      	movs	r1, #26
 8006948:	fb01 f303 	mul.w	r3, r1, r3
 800694c:	4413      	add	r3, r2
 800694e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	b25b      	sxtb	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	da15      	bge.n	8006986 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800695a:	7bfb      	ldrb	r3, [r7, #15]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	211a      	movs	r1, #26
 8006960:	fb01 f303 	mul.w	r3, r1, r3
 8006964:	4413      	add	r3, r2
 8006966:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800696a:	781a      	ldrb	r2, [r3, #0]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006970:	7bfb      	ldrb	r3, [r7, #15]
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	211a      	movs	r1, #26
 8006976:	fb01 f303 	mul.w	r3, r1, r3
 800697a:	4413      	add	r3, r2
 800697c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006980:	881a      	ldrh	r2, [r3, #0]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	785b      	ldrb	r3, [r3, #1]
 800698a:	4619      	mov	r1, r3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f001 ffbe 	bl	800890e <USBH_AllocPipe>
 8006992:	4603      	mov	r3, r0
 8006994:	461a      	mov	r2, r3
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	7819      	ldrb	r1, [r3, #0]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	7858      	ldrb	r0, [r3, #1]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	8952      	ldrh	r2, [r2, #10]
 80069b2:	9202      	str	r2, [sp, #8]
 80069b4:	2203      	movs	r2, #3
 80069b6:	9201      	str	r2, [sp, #4]
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	4623      	mov	r3, r4
 80069bc:	4602      	mov	r2, r0
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f001 ff76 	bl	80088b0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	2200      	movs	r2, #0
 80069ca:	4619      	mov	r1, r3
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f002 fa85 	bl	8008edc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80069d2:	2300      	movs	r3, #0
 80069d4:	2200      	movs	r2, #0
 80069d6:	210a      	movs	r1, #10
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fc0a 	bl	80071f2 <USBH_FindInterface>
 80069de:	4603      	mov	r3, r0
 80069e0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
 80069e4:	2bff      	cmp	r3, #255	@ 0xff
 80069e6:	d002      	beq.n	80069ee <USBH_CDC_InterfaceInit+0x11a>
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d901      	bls.n	80069f2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80069ee:	2302      	movs	r3, #2
 80069f0:	e0c2      	b.n	8006b78 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80069f2:	7bfb      	ldrb	r3, [r7, #15]
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	211a      	movs	r1, #26
 80069f8:	fb01 f303 	mul.w	r3, r1, r3
 80069fc:	4413      	add	r3, r2
 80069fe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	b25b      	sxtb	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	da16      	bge.n	8006a38 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a0a:	7bfb      	ldrb	r3, [r7, #15]
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	211a      	movs	r1, #26
 8006a10:	fb01 f303 	mul.w	r3, r1, r3
 8006a14:	4413      	add	r3, r2
 8006a16:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006a1a:	781a      	ldrb	r2, [r3, #0]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a20:	7bfb      	ldrb	r3, [r7, #15]
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	211a      	movs	r1, #26
 8006a26:	fb01 f303 	mul.w	r3, r1, r3
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006a30:	881a      	ldrh	r2, [r3, #0]
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	835a      	strh	r2, [r3, #26]
 8006a36:	e015      	b.n	8006a64 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	211a      	movs	r1, #26
 8006a3e:	fb01 f303 	mul.w	r3, r1, r3
 8006a42:	4413      	add	r3, r2
 8006a44:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006a48:	781a      	ldrb	r2, [r3, #0]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a4e:	7bfb      	ldrb	r3, [r7, #15]
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	211a      	movs	r1, #26
 8006a54:	fb01 f303 	mul.w	r3, r1, r3
 8006a58:	4413      	add	r3, r2
 8006a5a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006a5e:	881a      	ldrh	r2, [r3, #0]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006a64:	7bfb      	ldrb	r3, [r7, #15]
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	211a      	movs	r1, #26
 8006a6a:	fb01 f303 	mul.w	r3, r1, r3
 8006a6e:	4413      	add	r3, r2
 8006a70:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	b25b      	sxtb	r3, r3
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	da16      	bge.n	8006aaa <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006a7c:	7bfb      	ldrb	r3, [r7, #15]
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	211a      	movs	r1, #26
 8006a82:	fb01 f303 	mul.w	r3, r1, r3
 8006a86:	4413      	add	r3, r2
 8006a88:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006a8c:	781a      	ldrb	r2, [r3, #0]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	211a      	movs	r1, #26
 8006a98:	fb01 f303 	mul.w	r3, r1, r3
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006aa2:	881a      	ldrh	r2, [r3, #0]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	835a      	strh	r2, [r3, #26]
 8006aa8:	e015      	b.n	8006ad6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006aaa:	7bfb      	ldrb	r3, [r7, #15]
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	211a      	movs	r1, #26
 8006ab0:	fb01 f303 	mul.w	r3, r1, r3
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006aba:	781a      	ldrb	r2, [r3, #0]
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	211a      	movs	r1, #26
 8006ac6:	fb01 f303 	mul.w	r3, r1, r3
 8006aca:	4413      	add	r3, r2
 8006acc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006ad0:	881a      	ldrh	r2, [r3, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	7b9b      	ldrb	r3, [r3, #14]
 8006ada:	4619      	mov	r1, r3
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f001 ff16 	bl	800890e <USBH_AllocPipe>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	7bdb      	ldrb	r3, [r3, #15]
 8006aee:	4619      	mov	r1, r3
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f001 ff0c 	bl	800890e <USBH_AllocPipe>
 8006af6:	4603      	mov	r3, r0
 8006af8:	461a      	mov	r2, r3
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	7b59      	ldrb	r1, [r3, #13]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	7b98      	ldrb	r0, [r3, #14]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	8b12      	ldrh	r2, [r2, #24]
 8006b16:	9202      	str	r2, [sp, #8]
 8006b18:	2202      	movs	r2, #2
 8006b1a:	9201      	str	r2, [sp, #4]
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	4623      	mov	r3, r4
 8006b20:	4602      	mov	r2, r0
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f001 fec4 	bl	80088b0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	7b19      	ldrb	r1, [r3, #12]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	7bd8      	ldrb	r0, [r3, #15]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	8b52      	ldrh	r2, [r2, #26]
 8006b40:	9202      	str	r2, [sp, #8]
 8006b42:	2202      	movs	r2, #2
 8006b44:	9201      	str	r2, [sp, #4]
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	4623      	mov	r3, r4
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f001 feaf 	bl	80088b0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	7b5b      	ldrb	r3, [r3, #13]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	4619      	mov	r1, r3
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f002 f9ba 	bl	8008edc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	7b1b      	ldrb	r3, [r3, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	4619      	mov	r1, r3
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f002 f9b3 	bl	8008edc <USBH_LL_SetToggle>

  return USBH_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd90      	pop	{r4, r7, pc}

08006b80 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b8e:	69db      	ldr	r3, [r3, #28]
 8006b90:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00e      	beq.n	8006bb8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f001 fea4 	bl	80088ee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	4619      	mov	r1, r3
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f001 fecf 	bl	8008950 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	7b1b      	ldrb	r3, [r3, #12]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00e      	beq.n	8006bde <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	7b1b      	ldrb	r3, [r3, #12]
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f001 fe91 	bl	80088ee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	7b1b      	ldrb	r3, [r3, #12]
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f001 febc 	bl	8008950 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	7b5b      	ldrb	r3, [r3, #13]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00e      	beq.n	8006c04 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	7b5b      	ldrb	r3, [r3, #13]
 8006bea:	4619      	mov	r1, r3
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f001 fe7e 	bl	80088ee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	7b5b      	ldrb	r3, [r3, #13]
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f001 fea9 	bl	8008950 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c0a:	69db      	ldr	r3, [r3, #28]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00b      	beq.n	8006c28 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c16:	69db      	ldr	r3, [r3, #28]
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f002 f9ed 	bl	8008ff8 <free>
    phost->pActiveClass->pData = 0U;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c24:	2200      	movs	r2, #0
 8006c26:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b084      	sub	sp, #16
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c40:	69db      	ldr	r3, [r3, #28]
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	3340      	adds	r3, #64	@ 0x40
 8006c48:	4619      	mov	r1, r3
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f8b1 	bl	8006db2 <GetLineCoding>
 8006c50:	4603      	mov	r3, r0
 8006c52:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006c54:	7afb      	ldrb	r3, [r7, #11]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d105      	bne.n	8006c66 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006c60:	2102      	movs	r1, #2
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006c66:	7afb      	ldrb	r3, [r7, #11]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3710      	adds	r7, #16
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c86:	69db      	ldr	r3, [r3, #28]
 8006c88:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006c90:	2b04      	cmp	r3, #4
 8006c92:	d877      	bhi.n	8006d84 <USBH_CDC_Process+0x114>
 8006c94:	a201      	add	r2, pc, #4	@ (adr r2, 8006c9c <USBH_CDC_Process+0x2c>)
 8006c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c9a:	bf00      	nop
 8006c9c:	08006cb1 	.word	0x08006cb1
 8006ca0:	08006cb7 	.word	0x08006cb7
 8006ca4:	08006ce7 	.word	0x08006ce7
 8006ca8:	08006d5b 	.word	0x08006d5b
 8006cac:	08006d69 	.word	0x08006d69
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8006cb4:	e06d      	b.n	8006d92 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cba:	4619      	mov	r1, r3
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f897 	bl	8006df0 <SetLineCoding>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006cc6:	7bbb      	ldrb	r3, [r7, #14]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d104      	bne.n	8006cd6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2202      	movs	r2, #2
 8006cd0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006cd4:	e058      	b.n	8006d88 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006cd6:	7bbb      	ldrb	r3, [r7, #14]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d055      	beq.n	8006d88 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2204      	movs	r2, #4
 8006ce0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006ce4:	e050      	b.n	8006d88 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	3340      	adds	r3, #64	@ 0x40
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f860 	bl	8006db2 <GetLineCoding>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006cf6:	7bbb      	ldrb	r3, [r7, #14]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d126      	bne.n	8006d4a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d0e:	791b      	ldrb	r3, [r3, #4]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d13b      	bne.n	8006d8c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d1e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d133      	bne.n	8006d8c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d2e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d12b      	bne.n	8006d8c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d3c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d124      	bne.n	8006d8c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f958 	bl	8006ff8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006d48:	e020      	b.n	8006d8c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006d4a:	7bbb      	ldrb	r3, [r7, #14]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d01d      	beq.n	8006d8c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	2204      	movs	r2, #4
 8006d54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006d58:	e018      	b.n	8006d8c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f867 	bl	8006e2e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 f8da 	bl	8006f1a <CDC_ProcessReception>
      break;
 8006d66:	e014      	b.n	8006d92 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006d68:	2100      	movs	r1, #0
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f001 f81a 	bl	8007da4 <USBH_ClrFeature>
 8006d70:	4603      	mov	r3, r0
 8006d72:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d74:	7bbb      	ldrb	r3, [r7, #14]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10a      	bne.n	8006d90 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8006d82:	e005      	b.n	8006d90 <USBH_CDC_Process+0x120>

    default:
      break;
 8006d84:	bf00      	nop
 8006d86:	e004      	b.n	8006d92 <USBH_CDC_Process+0x122>
      break;
 8006d88:	bf00      	nop
 8006d8a:	e002      	b.n	8006d92 <USBH_CDC_Process+0x122>
      break;
 8006d8c:	bf00      	nop
 8006d8e:	e000      	b.n	8006d92 <USBH_CDC_Process+0x122>
      break;
 8006d90:	bf00      	nop

  }

  return status;
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr

08006db2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006db2:	b580      	push	{r7, lr}
 8006db4:	b082      	sub	sp, #8
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
 8006dba:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	22a1      	movs	r2, #161	@ 0xa1
 8006dc0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2221      	movs	r2, #33	@ 0x21
 8006dc6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2207      	movs	r2, #7
 8006dd8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	2207      	movs	r2, #7
 8006dde:	4619      	mov	r1, r3
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f001 fb14 	bl	800840e <USBH_CtlReq>
 8006de6:	4603      	mov	r3, r0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3708      	adds	r7, #8
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2221      	movs	r2, #33	@ 0x21
 8006dfe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2220      	movs	r2, #32
 8006e04:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2207      	movs	r2, #7
 8006e16:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2207      	movs	r2, #7
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f001 faf5 	bl	800840e <USBH_CtlReq>
 8006e24:	4603      	mov	r3, r0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3708      	adds	r7, #8
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}

08006e2e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006e2e:	b580      	push	{r7, lr}
 8006e30:	b086      	sub	sp, #24
 8006e32:	af02      	add	r7, sp, #8
 8006e34:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006e40:	2300      	movs	r3, #0
 8006e42:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d002      	beq.n	8006e54 <CDC_ProcessTransmission+0x26>
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d023      	beq.n	8006e9a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006e52:	e05e      	b.n	8006f12 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	8b12      	ldrh	r2, [r2, #24]
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d90b      	bls.n	8006e78 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	69d9      	ldr	r1, [r3, #28]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8b1a      	ldrh	r2, [r3, #24]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	7b5b      	ldrb	r3, [r3, #13]
 8006e6c:	2001      	movs	r0, #1
 8006e6e:	9000      	str	r0, [sp, #0]
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f001 fcda 	bl	800882a <USBH_BulkSendData>
 8006e76:	e00b      	b.n	8006e90 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	7b5b      	ldrb	r3, [r3, #13]
 8006e86:	2001      	movs	r0, #1
 8006e88:	9000      	str	r0, [sp, #0]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f001 fccd 	bl	800882a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2202      	movs	r2, #2
 8006e94:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006e98:	e03b      	b.n	8006f12 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	7b5b      	ldrb	r3, [r3, #13]
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f001 fff1 	bl	8008e88 <USBH_LL_GetURBState>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006eaa:	7afb      	ldrb	r3, [r7, #11]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d128      	bne.n	8006f02 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	8b12      	ldrh	r2, [r2, #24]
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d90e      	bls.n	8006eda <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	8b12      	ldrh	r2, [r2, #24]
 8006ec4:	1a9a      	subs	r2, r3, r2
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	8b12      	ldrh	r2, [r2, #24]
 8006ed2:	441a      	add	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	61da      	str	r2, [r3, #28]
 8006ed8:	e002      	b.n	8006ee0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d004      	beq.n	8006ef2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006ef0:	e00e      	b.n	8006f10 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f868 	bl	8006fd0 <USBH_CDC_TransmitCallback>
      break;
 8006f00:	e006      	b.n	8006f10 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006f02:	7afb      	ldrb	r3, [r7, #11]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d103      	bne.n	8006f10 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006f10:	bf00      	nop
  }
}
 8006f12:	bf00      	nop
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}

08006f1a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b086      	sub	sp, #24
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f28:	69db      	ldr	r3, [r3, #28]
 8006f2a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8006f36:	2b03      	cmp	r3, #3
 8006f38:	d002      	beq.n	8006f40 <CDC_ProcessReception+0x26>
 8006f3a:	2b04      	cmp	r3, #4
 8006f3c:	d00e      	beq.n	8006f5c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006f3e:	e043      	b.n	8006fc8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	6a19      	ldr	r1, [r3, #32]
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	8b5a      	ldrh	r2, [r3, #26]
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	7b1b      	ldrb	r3, [r3, #12]
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f001 fc91 	bl	8008874 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	2204      	movs	r2, #4
 8006f56:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006f5a:	e035      	b.n	8006fc8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	7b1b      	ldrb	r3, [r3, #12]
 8006f60:	4619      	mov	r1, r3
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f001 ff90 	bl	8008e88 <USBH_LL_GetURBState>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006f6c:	7cfb      	ldrb	r3, [r7, #19]
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d129      	bne.n	8006fc6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	7b1b      	ldrb	r3, [r3, #12]
 8006f76:	4619      	mov	r1, r3
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f001 fef3 	bl	8008d64 <USBH_LL_GetLastXferSize>
 8006f7e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d016      	beq.n	8006fb8 <CDC_ProcessReception+0x9e>
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	8b5b      	ldrh	r3, [r3, #26]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d110      	bne.n	8006fb8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	1ad2      	subs	r2, r2, r3
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	6a1a      	ldr	r2, [r3, #32]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	441a      	add	r2, r3
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	2203      	movs	r2, #3
 8006fb2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006fb6:	e006      	b.n	8006fc6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 f80f 	bl	8006fe4 <USBH_CDC_ReceiveCallback>
      break;
 8006fc6:	bf00      	nop
  }
}
 8006fc8:	bf00      	nop
 8006fca:	3718      	adds	r7, #24
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006fd8:	bf00      	nop
 8006fda:	370c      	adds	r7, #12
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	4613      	mov	r3, r2
 8007018:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d101      	bne.n	8007024 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007020:	2302      	movs	r3, #2
 8007022:	e029      	b.n	8007078 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	79fa      	ldrb	r2, [r7, #7]
 8007028:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800703c:	68f8      	ldr	r0, [r7, #12]
 800703e:	f000 f81f 	bl	8007080 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d003      	beq.n	8007070 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f001 fdc3 	bl	8008bfc <USBH_LL_Init>

  return USBH_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007088:	2300      	movs	r3, #0
 800708a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800708c:	2300      	movs	r3, #0
 800708e:	60fb      	str	r3, [r7, #12]
 8007090:	e009      	b.n	80070a6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	33e0      	adds	r3, #224	@ 0xe0
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	4413      	add	r3, r2
 800709c:	2200      	movs	r2, #0
 800709e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	3301      	adds	r3, #1
 80070a4:	60fb      	str	r3, [r7, #12]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2b0f      	cmp	r3, #15
 80070aa:	d9f2      	bls.n	8007092 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80070ac:	2300      	movs	r3, #0
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	e009      	b.n	80070c6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4413      	add	r3, r2
 80070b8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80070bc:	2200      	movs	r2, #0
 80070be:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	3301      	adds	r3, #1
 80070c4:	60fb      	str	r3, [r7, #12]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070cc:	d3f1      	bcc.n	80070b2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2201      	movs	r2, #1
 80070de:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2240      	movs	r2, #64	@ 0x40
 80070f2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	331c      	adds	r3, #28
 800711e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007122:	2100      	movs	r1, #0
 8007124:	4618      	mov	r0, r3
 8007126:	f002 f81d 	bl	8009164 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007130:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007134:	2100      	movs	r1, #0
 8007136:	4618      	mov	r0, r3
 8007138:	f002 f814 	bl	8009164 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007142:	2212      	movs	r2, #18
 8007144:	2100      	movs	r1, #0
 8007146:	4618      	mov	r0, r3
 8007148:	f002 f80c 	bl	8009164 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007152:	223e      	movs	r2, #62	@ 0x3e
 8007154:	2100      	movs	r1, #0
 8007156:	4618      	mov	r0, r3
 8007158:	f002 f804 	bl	8009164 <memset>

  return USBH_OK;
 800715c:	2300      	movs	r3, #0
}
 800715e:	4618      	mov	r0, r3
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007166:	b480      	push	{r7}
 8007168:	b085      	sub	sp, #20
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
 800716e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007170:	2300      	movs	r3, #0
 8007172:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d016      	beq.n	80071a8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10e      	bne.n	80071a2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800718a:	1c59      	adds	r1, r3, #1
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	33de      	adds	r3, #222	@ 0xde
 8007196:	6839      	ldr	r1, [r7, #0]
 8007198:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800719c:	2300      	movs	r3, #0
 800719e:	73fb      	strb	r3, [r7, #15]
 80071a0:	e004      	b.n	80071ac <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80071a2:	2302      	movs	r3, #2
 80071a4:	73fb      	strb	r3, [r7, #15]
 80071a6:	e001      	b.n	80071ac <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80071a8:	2302      	movs	r3, #2
 80071aa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3714      	adds	r7, #20
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80071ba:	b480      	push	{r7}
 80071bc:	b085      	sub	sp, #20
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
 80071c2:	460b      	mov	r3, r1
 80071c4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80071c6:	2300      	movs	r3, #0
 80071c8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80071d0:	78fa      	ldrb	r2, [r7, #3]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d204      	bcs.n	80071e0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	78fa      	ldrb	r2, [r7, #3]
 80071da:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80071de:	e001      	b.n	80071e4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80071e0:	2302      	movs	r3, #2
 80071e2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr

080071f2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80071f2:	b480      	push	{r7}
 80071f4:	b087      	sub	sp, #28
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
 80071fa:	4608      	mov	r0, r1
 80071fc:	4611      	mov	r1, r2
 80071fe:	461a      	mov	r2, r3
 8007200:	4603      	mov	r3, r0
 8007202:	70fb      	strb	r3, [r7, #3]
 8007204:	460b      	mov	r3, r1
 8007206:	70bb      	strb	r3, [r7, #2]
 8007208:	4613      	mov	r3, r2
 800720a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007210:	2300      	movs	r3, #0
 8007212:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800721a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800721c:	e025      	b.n	800726a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800721e:	7dfb      	ldrb	r3, [r7, #23]
 8007220:	221a      	movs	r2, #26
 8007222:	fb02 f303 	mul.w	r3, r2, r3
 8007226:	3308      	adds	r3, #8
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	4413      	add	r3, r2
 800722c:	3302      	adds	r3, #2
 800722e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	795b      	ldrb	r3, [r3, #5]
 8007234:	78fa      	ldrb	r2, [r7, #3]
 8007236:	429a      	cmp	r2, r3
 8007238:	d002      	beq.n	8007240 <USBH_FindInterface+0x4e>
 800723a:	78fb      	ldrb	r3, [r7, #3]
 800723c:	2bff      	cmp	r3, #255	@ 0xff
 800723e:	d111      	bne.n	8007264 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007244:	78ba      	ldrb	r2, [r7, #2]
 8007246:	429a      	cmp	r2, r3
 8007248:	d002      	beq.n	8007250 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800724a:	78bb      	ldrb	r3, [r7, #2]
 800724c:	2bff      	cmp	r3, #255	@ 0xff
 800724e:	d109      	bne.n	8007264 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007254:	787a      	ldrb	r2, [r7, #1]
 8007256:	429a      	cmp	r2, r3
 8007258:	d002      	beq.n	8007260 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800725a:	787b      	ldrb	r3, [r7, #1]
 800725c:	2bff      	cmp	r3, #255	@ 0xff
 800725e:	d101      	bne.n	8007264 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007260:	7dfb      	ldrb	r3, [r7, #23]
 8007262:	e006      	b.n	8007272 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007264:	7dfb      	ldrb	r3, [r7, #23]
 8007266:	3301      	adds	r3, #1
 8007268:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800726a:	7dfb      	ldrb	r3, [r7, #23]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d9d6      	bls.n	800721e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007270:	23ff      	movs	r3, #255	@ 0xff
}
 8007272:	4618      	mov	r0, r3
 8007274:	371c      	adds	r7, #28
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b082      	sub	sp, #8
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f001 fcf4 	bl	8008c74 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800728c:	2101      	movs	r1, #1
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f001 fe0d 	bl	8008eae <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
	...

080072a0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b088      	sub	sp, #32
 80072a4:	af04      	add	r7, sp, #16
 80072a6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80072a8:	2302      	movs	r3, #2
 80072aa:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80072ac:	2300      	movs	r3, #0
 80072ae:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d102      	bne.n	80072c2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2203      	movs	r2, #3
 80072c0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b0b      	cmp	r3, #11
 80072ca:	f200 81bb 	bhi.w	8007644 <USBH_Process+0x3a4>
 80072ce:	a201      	add	r2, pc, #4	@ (adr r2, 80072d4 <USBH_Process+0x34>)
 80072d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d4:	08007305 	.word	0x08007305
 80072d8:	08007337 	.word	0x08007337
 80072dc:	0800739f 	.word	0x0800739f
 80072e0:	080075df 	.word	0x080075df
 80072e4:	08007645 	.word	0x08007645
 80072e8:	0800743f 	.word	0x0800743f
 80072ec:	08007585 	.word	0x08007585
 80072f0:	08007475 	.word	0x08007475
 80072f4:	08007495 	.word	0x08007495
 80072f8:	080074b3 	.word	0x080074b3
 80072fc:	080074f7 	.word	0x080074f7
 8007300:	080075c7 	.word	0x080075c7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800730a:	b2db      	uxtb	r3, r3
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 819b 	beq.w	8007648 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2201      	movs	r2, #1
 8007316:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007318:	20c8      	movs	r0, #200	@ 0xc8
 800731a:	f001 fe12 	bl	8008f42 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f001 fd05 	bl	8008d2e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007334:	e188      	b.n	8007648 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800733c:	2b01      	cmp	r3, #1
 800733e:	d107      	bne.n	8007350 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2202      	movs	r2, #2
 800734c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800734e:	e18a      	b.n	8007666 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007356:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800735a:	d914      	bls.n	8007386 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007362:	3301      	adds	r3, #1
 8007364:	b2da      	uxtb	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007372:	2b03      	cmp	r3, #3
 8007374:	d903      	bls.n	800737e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	220d      	movs	r2, #13
 800737a:	701a      	strb	r2, [r3, #0]
      break;
 800737c:	e173      	b.n	8007666 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	701a      	strb	r2, [r3, #0]
      break;
 8007384:	e16f      	b.n	8007666 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800738c:	f103 020a 	add.w	r2, r3, #10
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007396:	200a      	movs	r0, #10
 8007398:	f001 fdd3 	bl	8008f42 <USBH_Delay>
      break;
 800739c:	e163      	b.n	8007666 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d005      	beq.n	80073b4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073ae:	2104      	movs	r1, #4
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80073b4:	2064      	movs	r0, #100	@ 0x64
 80073b6:	f001 fdc4 	bl	8008f42 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f001 fc90 	bl	8008ce0 <USBH_LL_GetSpeed>
 80073c0:	4603      	mov	r3, r0
 80073c2:	461a      	mov	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2205      	movs	r2, #5
 80073ce:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80073d0:	2100      	movs	r1, #0
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f001 fa9b 	bl	800890e <USBH_AllocPipe>
 80073d8:	4603      	mov	r3, r0
 80073da:	461a      	mov	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80073e0:	2180      	movs	r1, #128	@ 0x80
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f001 fa93 	bl	800890e <USBH_AllocPipe>
 80073e8:	4603      	mov	r3, r0
 80073ea:	461a      	mov	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	7919      	ldrb	r1, [r3, #4]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007404:	9202      	str	r2, [sp, #8]
 8007406:	2200      	movs	r2, #0
 8007408:	9201      	str	r2, [sp, #4]
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	4603      	mov	r3, r0
 800740e:	2280      	movs	r2, #128	@ 0x80
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f001 fa4d 	bl	80088b0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	7959      	ldrb	r1, [r3, #5]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800742a:	9202      	str	r2, [sp, #8]
 800742c:	2200      	movs	r2, #0
 800742e:	9201      	str	r2, [sp, #4]
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	4603      	mov	r3, r0
 8007434:	2200      	movs	r2, #0
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f001 fa3a 	bl	80088b0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800743c:	e113      	b.n	8007666 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f916 	bl	8007670 <USBH_HandleEnum>
 8007444:	4603      	mov	r3, r0
 8007446:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007448:	7bbb      	ldrb	r3, [r7, #14]
 800744a:	b2db      	uxtb	r3, r3
 800744c:	2b00      	cmp	r3, #0
 800744e:	f040 80fd 	bne.w	800764c <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007460:	2b01      	cmp	r3, #1
 8007462:	d103      	bne.n	800746c <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2208      	movs	r2, #8
 8007468:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800746a:	e0ef      	b.n	800764c <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2207      	movs	r2, #7
 8007470:	701a      	strb	r2, [r3, #0]
      break;
 8007472:	e0eb      	b.n	800764c <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 80e8 	beq.w	8007650 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007486:	2101      	movs	r1, #1
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2208      	movs	r2, #8
 8007490:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007492:	e0dd      	b.n	8007650 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800749a:	4619      	mov	r1, r3
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 fc3a 	bl	8007d16 <USBH_SetCfg>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f040 80d5 	bne.w	8007654 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2209      	movs	r2, #9
 80074ae:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80074b0:	e0d0      	b.n	8007654 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80074b8:	f003 0320 	and.w	r3, r3, #32
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d016      	beq.n	80074ee <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80074c0:	2101      	movs	r1, #1
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fc4a 	bl	8007d5c <USBH_SetFeature>
 80074c8:	4603      	mov	r3, r0
 80074ca:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80074cc:	7bbb      	ldrb	r3, [r7, #14]
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d103      	bne.n	80074dc <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	220a      	movs	r2, #10
 80074d8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80074da:	e0bd      	b.n	8007658 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 80074dc:	7bbb      	ldrb	r3, [r7, #14]
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b03      	cmp	r3, #3
 80074e2:	f040 80b9 	bne.w	8007658 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	220a      	movs	r2, #10
 80074ea:	701a      	strb	r2, [r3, #0]
      break;
 80074ec:	e0b4      	b.n	8007658 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	220a      	movs	r2, #10
 80074f2:	701a      	strb	r2, [r3, #0]
      break;
 80074f4:	e0b0      	b.n	8007658 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 80ad 	beq.w	800765c <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800750a:	2300      	movs	r3, #0
 800750c:	73fb      	strb	r3, [r7, #15]
 800750e:	e016      	b.n	800753e <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007510:	7bfa      	ldrb	r2, [r7, #15]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	32de      	adds	r2, #222	@ 0xde
 8007516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800751a:	791a      	ldrb	r2, [r3, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007522:	429a      	cmp	r2, r3
 8007524:	d108      	bne.n	8007538 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007526:	7bfa      	ldrb	r2, [r7, #15]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	32de      	adds	r2, #222	@ 0xde
 800752c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007536:	e005      	b.n	8007544 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007538:	7bfb      	ldrb	r3, [r7, #15]
 800753a:	3301      	adds	r3, #1
 800753c:	73fb      	strb	r3, [r7, #15]
 800753e:	7bfb      	ldrb	r3, [r7, #15]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0e5      	beq.n	8007510 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800754a:	2b00      	cmp	r3, #0
 800754c:	d016      	beq.n	800757c <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	4798      	blx	r3
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d109      	bne.n	8007574 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2206      	movs	r2, #6
 8007564:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800756c:	2103      	movs	r1, #3
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007572:	e073      	b.n	800765c <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	220d      	movs	r2, #13
 8007578:	701a      	strb	r2, [r3, #0]
      break;
 800757a:	e06f      	b.n	800765c <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	220d      	movs	r2, #13
 8007580:	701a      	strb	r2, [r3, #0]
      break;
 8007582:	e06b      	b.n	800765c <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800758a:	2b00      	cmp	r3, #0
 800758c:	d017      	beq.n	80075be <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	4798      	blx	r3
 800759a:	4603      	mov	r3, r0
 800759c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800759e:	7bbb      	ldrb	r3, [r7, #14]
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d103      	bne.n	80075ae <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	220b      	movs	r2, #11
 80075aa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80075ac:	e058      	b.n	8007660 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 80075ae:	7bbb      	ldrb	r3, [r7, #14]
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b02      	cmp	r3, #2
 80075b4:	d154      	bne.n	8007660 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	220d      	movs	r2, #13
 80075ba:	701a      	strb	r2, [r3, #0]
      break;
 80075bc:	e050      	b.n	8007660 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	220d      	movs	r2, #13
 80075c2:	701a      	strb	r2, [r3, #0]
      break;
 80075c4:	e04c      	b.n	8007660 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d049      	beq.n	8007664 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075d6:	695b      	ldr	r3, [r3, #20]
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	4798      	blx	r3
      }
      break;
 80075dc:	e042      	b.n	8007664 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f7ff fd4a 	bl	8007080 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d009      	beq.n	800760a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007610:	2b00      	cmp	r3, #0
 8007612:	d005      	beq.n	8007620 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800761a:	2105      	movs	r1, #5
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007626:	b2db      	uxtb	r3, r3
 8007628:	2b01      	cmp	r3, #1
 800762a:	d107      	bne.n	800763c <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff fe22 	bl	800727e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800763a:	e014      	b.n	8007666 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f001 fb19 	bl	8008c74 <USBH_LL_Start>
      break;
 8007642:	e010      	b.n	8007666 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007644:	bf00      	nop
 8007646:	e00e      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 8007648:	bf00      	nop
 800764a:	e00c      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 800764c:	bf00      	nop
 800764e:	e00a      	b.n	8007666 <USBH_Process+0x3c6>
    break;
 8007650:	bf00      	nop
 8007652:	e008      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 8007654:	bf00      	nop
 8007656:	e006      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 8007658:	bf00      	nop
 800765a:	e004      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 800765c:	bf00      	nop
 800765e:	e002      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 8007660:	bf00      	nop
 8007662:	e000      	b.n	8007666 <USBH_Process+0x3c6>
      break;
 8007664:	bf00      	nop
  }
  return USBH_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b088      	sub	sp, #32
 8007674:	af04      	add	r7, sp, #16
 8007676:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007678:	2301      	movs	r3, #1
 800767a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800767c:	2301      	movs	r3, #1
 800767e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	785b      	ldrb	r3, [r3, #1]
 8007684:	2b07      	cmp	r3, #7
 8007686:	f200 81bd 	bhi.w	8007a04 <USBH_HandleEnum+0x394>
 800768a:	a201      	add	r2, pc, #4	@ (adr r2, 8007690 <USBH_HandleEnum+0x20>)
 800768c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007690:	080076b1 	.word	0x080076b1
 8007694:	0800776b 	.word	0x0800776b
 8007698:	080077d5 	.word	0x080077d5
 800769c:	0800785f 	.word	0x0800785f
 80076a0:	080078c9 	.word	0x080078c9
 80076a4:	08007939 	.word	0x08007939
 80076a8:	0800797f 	.word	0x0800797f
 80076ac:	080079c5 	.word	0x080079c5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80076b0:	2108      	movs	r1, #8
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 fa4c 	bl	8007b50 <USBH_Get_DevDesc>
 80076b8:	4603      	mov	r3, r0
 80076ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80076bc:	7bbb      	ldrb	r3, [r7, #14]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d12e      	bne.n	8007720 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	7919      	ldrb	r1, [r3, #4]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80076e6:	9202      	str	r2, [sp, #8]
 80076e8:	2200      	movs	r2, #0
 80076ea:	9201      	str	r2, [sp, #4]
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	4603      	mov	r3, r0
 80076f0:	2280      	movs	r2, #128	@ 0x80
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f001 f8dc 	bl	80088b0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	7959      	ldrb	r1, [r3, #5]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800770c:	9202      	str	r2, [sp, #8]
 800770e:	2200      	movs	r2, #0
 8007710:	9201      	str	r2, [sp, #4]
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	4603      	mov	r3, r0
 8007716:	2200      	movs	r2, #0
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f001 f8c9 	bl	80088b0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800771e:	e173      	b.n	8007a08 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007720:	7bbb      	ldrb	r3, [r7, #14]
 8007722:	2b03      	cmp	r3, #3
 8007724:	f040 8170 	bne.w	8007a08 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800772e:	3301      	adds	r3, #1
 8007730:	b2da      	uxtb	r2, r3
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800773e:	2b03      	cmp	r3, #3
 8007740:	d903      	bls.n	800774a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	220d      	movs	r2, #13
 8007746:	701a      	strb	r2, [r3, #0]
      break;
 8007748:	e15e      	b.n	8007a08 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	795b      	ldrb	r3, [r3, #5]
 800774e:	4619      	mov	r1, r3
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f001 f8fd 	bl	8008950 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	791b      	ldrb	r3, [r3, #4]
 800775a:	4619      	mov	r1, r3
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f001 f8f7 	bl	8008950 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	701a      	strb	r2, [r3, #0]
      break;
 8007768:	e14e      	b.n	8007a08 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800776a:	2112      	movs	r1, #18
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f9ef 	bl	8007b50 <USBH_Get_DevDesc>
 8007772:	4603      	mov	r3, r0
 8007774:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007776:	7bbb      	ldrb	r3, [r7, #14]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d103      	bne.n	8007784 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2202      	movs	r2, #2
 8007780:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007782:	e143      	b.n	8007a0c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007784:	7bbb      	ldrb	r3, [r7, #14]
 8007786:	2b03      	cmp	r3, #3
 8007788:	f040 8140 	bne.w	8007a0c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007792:	3301      	adds	r3, #1
 8007794:	b2da      	uxtb	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d903      	bls.n	80077ae <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	220d      	movs	r2, #13
 80077aa:	701a      	strb	r2, [r3, #0]
      break;
 80077ac:	e12e      	b.n	8007a0c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	795b      	ldrb	r3, [r3, #5]
 80077b2:	4619      	mov	r1, r3
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f001 f8cb 	bl	8008950 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	791b      	ldrb	r3, [r3, #4]
 80077be:	4619      	mov	r1, r3
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f001 f8c5 	bl	8008950 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	701a      	strb	r2, [r3, #0]
      break;
 80077d2:	e11b      	b.n	8007a0c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80077d4:	2101      	movs	r1, #1
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 fa79 	bl	8007cce <USBH_SetAddress>
 80077dc:	4603      	mov	r3, r0
 80077de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80077e0:	7bbb      	ldrb	r3, [r7, #14]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d130      	bne.n	8007848 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80077e6:	2002      	movs	r0, #2
 80077e8:	f001 fbab 	bl	8008f42 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2203      	movs	r2, #3
 80077f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	7919      	ldrb	r1, [r3, #4]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800780e:	9202      	str	r2, [sp, #8]
 8007810:	2200      	movs	r2, #0
 8007812:	9201      	str	r2, [sp, #4]
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	4603      	mov	r3, r0
 8007818:	2280      	movs	r2, #128	@ 0x80
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f001 f848 	bl	80088b0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	7959      	ldrb	r1, [r3, #5]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007834:	9202      	str	r2, [sp, #8]
 8007836:	2200      	movs	r2, #0
 8007838:	9201      	str	r2, [sp, #4]
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	4603      	mov	r3, r0
 800783e:	2200      	movs	r2, #0
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f001 f835 	bl	80088b0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007846:	e0e3      	b.n	8007a10 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007848:	7bbb      	ldrb	r3, [r7, #14]
 800784a:	2b03      	cmp	r3, #3
 800784c:	f040 80e0 	bne.w	8007a10 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	220d      	movs	r2, #13
 8007854:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	705a      	strb	r2, [r3, #1]
      break;
 800785c:	e0d8      	b.n	8007a10 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800785e:	2109      	movs	r1, #9
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f9a1 	bl	8007ba8 <USBH_Get_CfgDesc>
 8007866:	4603      	mov	r3, r0
 8007868:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800786a:	7bbb      	ldrb	r3, [r7, #14]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d103      	bne.n	8007878 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2204      	movs	r2, #4
 8007874:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007876:	e0cd      	b.n	8007a14 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007878:	7bbb      	ldrb	r3, [r7, #14]
 800787a:	2b03      	cmp	r3, #3
 800787c:	f040 80ca 	bne.w	8007a14 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007886:	3301      	adds	r3, #1
 8007888:	b2da      	uxtb	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007896:	2b03      	cmp	r3, #3
 8007898:	d903      	bls.n	80078a2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	220d      	movs	r2, #13
 800789e:	701a      	strb	r2, [r3, #0]
      break;
 80078a0:	e0b8      	b.n	8007a14 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	795b      	ldrb	r3, [r3, #5]
 80078a6:	4619      	mov	r1, r3
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f001 f851 	bl	8008950 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	791b      	ldrb	r3, [r3, #4]
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f001 f84b 	bl	8008950 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	701a      	strb	r2, [r3, #0]
      break;
 80078c6:	e0a5      	b.n	8007a14 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f969 	bl	8007ba8 <USBH_Get_CfgDesc>
 80078d6:	4603      	mov	r3, r0
 80078d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078da:	7bbb      	ldrb	r3, [r7, #14]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d103      	bne.n	80078e8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2205      	movs	r2, #5
 80078e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80078e6:	e097      	b.n	8007a18 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078e8:	7bbb      	ldrb	r3, [r7, #14]
 80078ea:	2b03      	cmp	r3, #3
 80078ec:	f040 8094 	bne.w	8007a18 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80078f6:	3301      	adds	r3, #1
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007906:	2b03      	cmp	r3, #3
 8007908:	d903      	bls.n	8007912 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	220d      	movs	r2, #13
 800790e:	701a      	strb	r2, [r3, #0]
      break;
 8007910:	e082      	b.n	8007a18 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	795b      	ldrb	r3, [r3, #5]
 8007916:	4619      	mov	r1, r3
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f001 f819 	bl	8008950 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	791b      	ldrb	r3, [r3, #4]
 8007922:	4619      	mov	r1, r3
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f001 f813 	bl	8008950 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	701a      	strb	r2, [r3, #0]
      break;
 8007936:	e06f      	b.n	8007a18 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800793e:	2b00      	cmp	r3, #0
 8007940:	d019      	beq.n	8007976 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800794e:	23ff      	movs	r3, #255	@ 0xff
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f953 	bl	8007bfc <USBH_Get_StringDesc>
 8007956:	4603      	mov	r3, r0
 8007958:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800795a:	7bbb      	ldrb	r3, [r7, #14]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d103      	bne.n	8007968 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2206      	movs	r2, #6
 8007964:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007966:	e059      	b.n	8007a1c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007968:	7bbb      	ldrb	r3, [r7, #14]
 800796a:	2b03      	cmp	r3, #3
 800796c:	d156      	bne.n	8007a1c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2206      	movs	r2, #6
 8007972:	705a      	strb	r2, [r3, #1]
      break;
 8007974:	e052      	b.n	8007a1c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2206      	movs	r2, #6
 800797a:	705a      	strb	r2, [r3, #1]
      break;
 800797c:	e04e      	b.n	8007a1c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007984:	2b00      	cmp	r3, #0
 8007986:	d019      	beq.n	80079bc <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007994:	23ff      	movs	r3, #255	@ 0xff
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f930 	bl	8007bfc <USBH_Get_StringDesc>
 800799c:	4603      	mov	r3, r0
 800799e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80079a0:	7bbb      	ldrb	r3, [r7, #14]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d103      	bne.n	80079ae <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2207      	movs	r2, #7
 80079aa:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80079ac:	e038      	b.n	8007a20 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079ae:	7bbb      	ldrb	r3, [r7, #14]
 80079b0:	2b03      	cmp	r3, #3
 80079b2:	d135      	bne.n	8007a20 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2207      	movs	r2, #7
 80079b8:	705a      	strb	r2, [r3, #1]
      break;
 80079ba:	e031      	b.n	8007a20 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2207      	movs	r2, #7
 80079c0:	705a      	strb	r2, [r3, #1]
      break;
 80079c2:	e02d      	b.n	8007a20 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d017      	beq.n	80079fe <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80079da:	23ff      	movs	r3, #255	@ 0xff
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f90d 	bl	8007bfc <USBH_Get_StringDesc>
 80079e2:	4603      	mov	r3, r0
 80079e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80079e6:	7bbb      	ldrb	r3, [r7, #14]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d102      	bne.n	80079f2 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80079ec:	2300      	movs	r3, #0
 80079ee:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80079f0:	e018      	b.n	8007a24 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079f2:	7bbb      	ldrb	r3, [r7, #14]
 80079f4:	2b03      	cmp	r3, #3
 80079f6:	d115      	bne.n	8007a24 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80079f8:	2300      	movs	r3, #0
 80079fa:	73fb      	strb	r3, [r7, #15]
      break;
 80079fc:	e012      	b.n	8007a24 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	73fb      	strb	r3, [r7, #15]
      break;
 8007a02:	e00f      	b.n	8007a24 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007a04:	bf00      	nop
 8007a06:	e00e      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a08:	bf00      	nop
 8007a0a:	e00c      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a0c:	bf00      	nop
 8007a0e:	e00a      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a10:	bf00      	nop
 8007a12:	e008      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a14:	bf00      	nop
 8007a16:	e006      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a18:	bf00      	nop
 8007a1a:	e004      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a1c:	bf00      	nop
 8007a1e:	e002      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a20:	bf00      	nop
 8007a22:	e000      	b.n	8007a26 <USBH_HandleEnum+0x3b6>
      break;
 8007a24:	bf00      	nop
  }
  return Status;
 8007a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3710      	adds	r7, #16
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007a42:	bf00      	nop
 8007a44:	370c      	adds	r7, #12
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007a5c:	1c5a      	adds	r2, r3, #1
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f804 	bl	8007a72 <USBH_HandleSof>
}
 8007a6a:	bf00      	nop
 8007a6c:	3708      	adds	r7, #8
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b082      	sub	sp, #8
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b0b      	cmp	r3, #11
 8007a82:	d10a      	bne.n	8007a9a <USBH_HandleSof+0x28>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d005      	beq.n	8007a9a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	4798      	blx	r3
  }
}
 8007a9a:	bf00      	nop
 8007a9c:	3708      	adds	r7, #8
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b083      	sub	sp, #12
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007ab2:	bf00      	nop
}
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b083      	sub	sp, #12
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8007ace:	bf00      	nop
}
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b083      	sub	sp, #12
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f001 f8be 	bl	8008caa <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	791b      	ldrb	r3, [r3, #4]
 8007b32:	4619      	mov	r1, r3
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 ff0b 	bl	8008950 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	795b      	ldrb	r3, [r3, #5]
 8007b3e:	4619      	mov	r1, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 ff05 	bl	8008950 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af02      	add	r7, sp, #8
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007b5c:	887b      	ldrh	r3, [r7, #2]
 8007b5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b62:	d901      	bls.n	8007b68 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e01b      	b.n	8007ba0 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007b6e:	887b      	ldrh	r3, [r7, #2]
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	4613      	mov	r3, r2
 8007b74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b78:	2100      	movs	r1, #0
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f872 	bl	8007c64 <USBH_GetDescriptor>
 8007b80:	4603      	mov	r3, r0
 8007b82:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d109      	bne.n	8007b9e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007b90:	887a      	ldrh	r2, [r7, #2]
 8007b92:	4619      	mov	r1, r3
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 f929 	bl	8007dec <USBH_ParseDevDesc>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af02      	add	r7, sp, #8
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	331c      	adds	r3, #28
 8007bb8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007bba:	887b      	ldrh	r3, [r7, #2]
 8007bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bc0:	d901      	bls.n	8007bc6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	e016      	b.n	8007bf4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007bc6:	887b      	ldrh	r3, [r7, #2]
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f846 	bl	8007c64 <USBH_GetDescriptor>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d107      	bne.n	8007bf2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007be2:	887b      	ldrh	r3, [r7, #2]
 8007be4:	461a      	mov	r2, r3
 8007be6:	68b9      	ldr	r1, [r7, #8]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 f9af 	bl	8007f4c <USBH_ParseCfgDesc>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3710      	adds	r7, #16
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b088      	sub	sp, #32
 8007c00:	af02      	add	r7, sp, #8
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	607a      	str	r2, [r7, #4]
 8007c06:	461a      	mov	r2, r3
 8007c08:	460b      	mov	r3, r1
 8007c0a:	72fb      	strb	r3, [r7, #11]
 8007c0c:	4613      	mov	r3, r2
 8007c0e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007c10:	893b      	ldrh	r3, [r7, #8]
 8007c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c16:	d802      	bhi.n	8007c1e <USBH_Get_StringDesc+0x22>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d101      	bne.n	8007c22 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	e01c      	b.n	8007c5c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007c22:	7afb      	ldrb	r3, [r7, #11]
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007c2a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007c32:	893b      	ldrh	r3, [r7, #8]
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	460b      	mov	r3, r1
 8007c38:	2100      	movs	r1, #0
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f000 f812 	bl	8007c64 <USBH_GetDescriptor>
 8007c40:	4603      	mov	r3, r0
 8007c42:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007c44:	7dfb      	ldrb	r3, [r7, #23]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d107      	bne.n	8007c5a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007c50:	893a      	ldrh	r2, [r7, #8]
 8007c52:	6879      	ldr	r1, [r7, #4]
 8007c54:	4618      	mov	r0, r3
 8007c56:	f000 fb8d 	bl	8008374 <USBH_ParseStringDesc>
  }

  return status;
 8007c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3718      	adds	r7, #24
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	607b      	str	r3, [r7, #4]
 8007c6e:	460b      	mov	r3, r1
 8007c70:	72fb      	strb	r3, [r7, #11]
 8007c72:	4613      	mov	r3, r2
 8007c74:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	789b      	ldrb	r3, [r3, #2]
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d11c      	bne.n	8007cb8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007c7e:	7afb      	ldrb	r3, [r7, #11]
 8007c80:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2206      	movs	r2, #6
 8007c8e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	893a      	ldrh	r2, [r7, #8]
 8007c94:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007c96:	893b      	ldrh	r3, [r7, #8]
 8007c98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007c9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ca0:	d104      	bne.n	8007cac <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f240 4209 	movw	r2, #1033	@ 0x409
 8007ca8:	829a      	strh	r2, [r3, #20]
 8007caa:	e002      	b.n	8007cb2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8b3a      	ldrh	r2, [r7, #24]
 8007cb6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007cb8:	8b3b      	ldrh	r3, [r7, #24]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	6879      	ldr	r1, [r7, #4]
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f000 fba5 	bl	800840e <USBH_CtlReq>
 8007cc4:	4603      	mov	r3, r0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b082      	sub	sp, #8
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	789b      	ldrb	r3, [r3, #2]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d10f      	bne.n	8007d02 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2205      	movs	r2, #5
 8007cec:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007cee:	78fb      	ldrb	r3, [r7, #3]
 8007cf0:	b29a      	uxth	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007d02:	2200      	movs	r2, #0
 8007d04:	2100      	movs	r1, #0
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fb81 	bl	800840e <USBH_CtlReq>
 8007d0c:	4603      	mov	r3, r0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3708      	adds	r7, #8
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b082      	sub	sp, #8
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
 8007d1e:	460b      	mov	r3, r1
 8007d20:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	789b      	ldrb	r3, [r3, #2]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d10e      	bne.n	8007d48 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2209      	movs	r2, #9
 8007d34:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	887a      	ldrh	r2, [r7, #2]
 8007d3a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007d48:	2200      	movs	r2, #0
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 fb5e 	bl	800840e <USBH_CtlReq>
 8007d52:	4603      	mov	r3, r0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3708      	adds	r7, #8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	460b      	mov	r3, r1
 8007d66:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	789b      	ldrb	r3, [r3, #2]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d10f      	bne.n	8007d90 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2203      	movs	r2, #3
 8007d7a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007d7c:	78fb      	ldrb	r3, [r7, #3]
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007d90:	2200      	movs	r2, #0
 8007d92:	2100      	movs	r1, #0
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f000 fb3a 	bl	800840e <USBH_CtlReq>
 8007d9a:	4603      	mov	r3, r0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3708      	adds	r7, #8
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	460b      	mov	r3, r1
 8007dae:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	789b      	ldrb	r3, [r3, #2]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d10f      	bne.n	8007dd8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2202      	movs	r2, #2
 8007dbc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007dca:	78fb      	ldrb	r3, [r7, #3]
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2100      	movs	r1, #0
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fb16 	bl	800840e <USBH_CtlReq>
 8007de2:	4603      	mov	r3, r0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b087      	sub	sp, #28
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	4613      	mov	r3, r2
 8007df8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007e00:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8007e02:	2300      	movs	r3, #0
 8007e04:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d101      	bne.n	8007e10 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007e0c:	2302      	movs	r3, #2
 8007e0e:	e094      	b.n	8007f3a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	781a      	ldrb	r2, [r3, #0]
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	785a      	ldrb	r2, [r3, #1]
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	3302      	adds	r3, #2
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	461a      	mov	r2, r3
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	3303      	adds	r3, #3
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	021b      	lsls	r3, r3, #8
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	4313      	orrs	r3, r2
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	791a      	ldrb	r2, [r3, #4]
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	795a      	ldrb	r2, [r3, #5]
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	799a      	ldrb	r2, [r3, #6]
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	79da      	ldrb	r2, [r3, #7]
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d004      	beq.n	8007e6e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d11b      	bne.n	8007ea6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	79db      	ldrb	r3, [r3, #7]
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	dc0f      	bgt.n	8007e96 <USBH_ParseDevDesc+0xaa>
 8007e76:	2b08      	cmp	r3, #8
 8007e78:	db0f      	blt.n	8007e9a <USBH_ParseDevDesc+0xae>
 8007e7a:	3b08      	subs	r3, #8
 8007e7c:	4a32      	ldr	r2, [pc, #200]	@ (8007f48 <USBH_ParseDevDesc+0x15c>)
 8007e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e82:	f003 0301 	and.w	r3, r3, #1
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	bf14      	ite	ne
 8007e8a:	2301      	movne	r3, #1
 8007e8c:	2300      	moveq	r3, #0
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d106      	bne.n	8007ea2 <USBH_ParseDevDesc+0xb6>
 8007e94:	e001      	b.n	8007e9a <USBH_ParseDevDesc+0xae>
 8007e96:	2b40      	cmp	r3, #64	@ 0x40
 8007e98:	d003      	beq.n	8007ea2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	2208      	movs	r2, #8
 8007e9e:	71da      	strb	r2, [r3, #7]
        break;
 8007ea0:	e000      	b.n	8007ea4 <USBH_ParseDevDesc+0xb8>
        break;
 8007ea2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8007ea4:	e00e      	b.n	8007ec4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007eac:	2b02      	cmp	r3, #2
 8007eae:	d107      	bne.n	8007ec0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	79db      	ldrb	r3, [r3, #7]
 8007eb4:	2b08      	cmp	r3, #8
 8007eb6:	d005      	beq.n	8007ec4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	2208      	movs	r2, #8
 8007ebc:	71da      	strb	r2, [r3, #7]
 8007ebe:	e001      	b.n	8007ec4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007ec4:	88fb      	ldrh	r3, [r7, #6]
 8007ec6:	2b08      	cmp	r3, #8
 8007ec8:	d936      	bls.n	8007f38 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	3308      	adds	r3, #8
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	3309      	adds	r3, #9
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	021b      	lsls	r3, r3, #8
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	4313      	orrs	r3, r2
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	330a      	adds	r3, #10
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	461a      	mov	r2, r3
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	330b      	adds	r3, #11
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	021b      	lsls	r3, r3, #8
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	330c      	adds	r3, #12
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	461a      	mov	r2, r3
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	330d      	adds	r3, #13
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	021b      	lsls	r3, r3, #8
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	4313      	orrs	r3, r2
 8007f12:	b29a      	uxth	r2, r3
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	7b9a      	ldrb	r2, [r3, #14]
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	7bda      	ldrb	r2, [r3, #15]
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	7c1a      	ldrb	r2, [r3, #16]
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	7c5a      	ldrb	r2, [r3, #17]
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	371c      	adds	r7, #28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	01000101 	.word	0x01000101

08007f4c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b08c      	sub	sp, #48	@ 0x30
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	4613      	mov	r3, r2
 8007f58:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007f60:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007f62:	2300      	movs	r3, #0
 8007f64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	e0da      	b.n	8008134 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	2b09      	cmp	r3, #9
 8007f88:	d002      	beq.n	8007f90 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8c:	2209      	movs	r2, #9
 8007f8e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	781a      	ldrb	r2, [r3, #0]
 8007f94:	6a3b      	ldr	r3, [r7, #32]
 8007f96:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	785a      	ldrb	r2, [r3, #1]
 8007f9c:	6a3b      	ldr	r3, [r7, #32]
 8007f9e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	3302      	adds	r3, #2
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	3303      	adds	r3, #3
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	021b      	lsls	r3, r3, #8
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fba:	bf28      	it	cs
 8007fbc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	6a3b      	ldr	r3, [r7, #32]
 8007fc4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	791a      	ldrb	r2, [r3, #4]
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	795a      	ldrb	r2, [r3, #5]
 8007fd2:	6a3b      	ldr	r3, [r7, #32]
 8007fd4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	799a      	ldrb	r2, [r3, #6]
 8007fda:	6a3b      	ldr	r3, [r7, #32]
 8007fdc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	79da      	ldrb	r2, [r3, #7]
 8007fe2:	6a3b      	ldr	r3, [r7, #32]
 8007fe4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	7a1a      	ldrb	r2, [r3, #8]
 8007fea:	6a3b      	ldr	r3, [r7, #32]
 8007fec:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007fee:	88fb      	ldrh	r3, [r7, #6]
 8007ff0:	2b09      	cmp	r3, #9
 8007ff2:	f240 809d 	bls.w	8008130 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8007ff6:	2309      	movs	r3, #9
 8007ff8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007ffe:	e081      	b.n	8008104 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008000:	f107 0316 	add.w	r3, r7, #22
 8008004:	4619      	mov	r1, r3
 8008006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008008:	f000 f9e7 	bl	80083da <USBH_GetNextDesc>
 800800c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800800e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008010:	785b      	ldrb	r3, [r3, #1]
 8008012:	2b04      	cmp	r3, #4
 8008014:	d176      	bne.n	8008104 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	2b09      	cmp	r3, #9
 800801c:	d002      	beq.n	8008024 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800801e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008020:	2209      	movs	r2, #9
 8008022:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008024:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008028:	221a      	movs	r2, #26
 800802a:	fb02 f303 	mul.w	r3, r2, r3
 800802e:	3308      	adds	r3, #8
 8008030:	6a3a      	ldr	r2, [r7, #32]
 8008032:	4413      	add	r3, r2
 8008034:	3302      	adds	r3, #2
 8008036:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008038:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800803a:	69f8      	ldr	r0, [r7, #28]
 800803c:	f000 f87e 	bl	800813c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008040:	2300      	movs	r3, #0
 8008042:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008046:	2300      	movs	r3, #0
 8008048:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800804a:	e043      	b.n	80080d4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800804c:	f107 0316 	add.w	r3, r7, #22
 8008050:	4619      	mov	r1, r3
 8008052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008054:	f000 f9c1 	bl	80083da <USBH_GetNextDesc>
 8008058:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800805a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805c:	785b      	ldrb	r3, [r3, #1]
 800805e:	2b05      	cmp	r3, #5
 8008060:	d138      	bne.n	80080d4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	795b      	ldrb	r3, [r3, #5]
 8008066:	2b01      	cmp	r3, #1
 8008068:	d113      	bne.n	8008092 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800806e:	2b02      	cmp	r3, #2
 8008070:	d003      	beq.n	800807a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008072:	69fb      	ldr	r3, [r7, #28]
 8008074:	799b      	ldrb	r3, [r3, #6]
 8008076:	2b03      	cmp	r3, #3
 8008078:	d10b      	bne.n	8008092 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	79db      	ldrb	r3, [r3, #7]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10b      	bne.n	800809a <USBH_ParseCfgDesc+0x14e>
 8008082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	2b09      	cmp	r3, #9
 8008088:	d007      	beq.n	800809a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800808a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808c:	2209      	movs	r2, #9
 800808e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008090:	e003      	b.n	800809a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008094:	2207      	movs	r2, #7
 8008096:	701a      	strb	r2, [r3, #0]
 8008098:	e000      	b.n	800809c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800809a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800809c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080a0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80080a4:	3201      	adds	r2, #1
 80080a6:	00d2      	lsls	r2, r2, #3
 80080a8:	211a      	movs	r1, #26
 80080aa:	fb01 f303 	mul.w	r3, r1, r3
 80080ae:	4413      	add	r3, r2
 80080b0:	3308      	adds	r3, #8
 80080b2:	6a3a      	ldr	r2, [r7, #32]
 80080b4:	4413      	add	r3, r2
 80080b6:	3304      	adds	r3, #4
 80080b8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80080ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080bc:	69b9      	ldr	r1, [r7, #24]
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f000 f870 	bl	80081a4 <USBH_ParseEPDesc>
 80080c4:	4603      	mov	r3, r0
 80080c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80080ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80080ce:	3301      	adds	r3, #1
 80080d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	791b      	ldrb	r3, [r3, #4]
 80080d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80080dc:	429a      	cmp	r2, r3
 80080de:	d204      	bcs.n	80080ea <USBH_ParseCfgDesc+0x19e>
 80080e0:	6a3b      	ldr	r3, [r7, #32]
 80080e2:	885a      	ldrh	r2, [r3, #2]
 80080e4:	8afb      	ldrh	r3, [r7, #22]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d8b0      	bhi.n	800804c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	791b      	ldrb	r3, [r3, #4]
 80080ee:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d201      	bcs.n	80080fa <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e01c      	b.n	8008134 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 80080fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080fe:	3301      	adds	r3, #1
 8008100:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008108:	2b01      	cmp	r3, #1
 800810a:	d805      	bhi.n	8008118 <USBH_ParseCfgDesc+0x1cc>
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	885a      	ldrh	r2, [r3, #2]
 8008110:	8afb      	ldrh	r3, [r7, #22]
 8008112:	429a      	cmp	r2, r3
 8008114:	f63f af74 	bhi.w	8008000 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008118:	6a3b      	ldr	r3, [r7, #32]
 800811a:	791b      	ldrb	r3, [r3, #4]
 800811c:	2b02      	cmp	r3, #2
 800811e:	bf28      	it	cs
 8008120:	2302      	movcs	r3, #2
 8008122:	b2db      	uxtb	r3, r3
 8008124:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008128:	429a      	cmp	r2, r3
 800812a:	d201      	bcs.n	8008130 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800812c:	2303      	movs	r3, #3
 800812e:	e001      	b.n	8008134 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008130:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008134:	4618      	mov	r0, r3
 8008136:	3730      	adds	r7, #48	@ 0x30
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781a      	ldrb	r2, [r3, #0]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	785a      	ldrb	r2, [r3, #1]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	789a      	ldrb	r2, [r3, #2]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	78da      	ldrb	r2, [r3, #3]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	3304      	adds	r3, #4
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	2b02      	cmp	r3, #2
 800816e:	bf28      	it	cs
 8008170:	2302      	movcs	r3, #2
 8008172:	b2da      	uxtb	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	795a      	ldrb	r2, [r3, #5]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	799a      	ldrb	r2, [r3, #6]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	79da      	ldrb	r2, [r3, #7]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	7a1a      	ldrb	r2, [r3, #8]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	721a      	strb	r2, [r3, #8]
}
 8008198:	bf00      	nop
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b087      	sub	sp, #28
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80081b0:	2300      	movs	r3, #0
 80081b2:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	781a      	ldrb	r2, [r3, #0]
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	785a      	ldrb	r2, [r3, #1]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	789a      	ldrb	r2, [r3, #2]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	78da      	ldrb	r2, [r3, #3]
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3304      	adds	r3, #4
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	3305      	adds	r3, #5
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	021b      	lsls	r3, r3, #8
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	4313      	orrs	r3, r2
 80081e8:	b29a      	uxth	r2, r3
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	799a      	ldrb	r2, [r3, #6]
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	889b      	ldrh	r3, [r3, #4]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d009      	beq.n	8008212 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008206:	d804      	bhi.n	8008212 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800820c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008210:	d901      	bls.n	8008216 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008212:	2303      	movs	r3, #3
 8008214:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800821c:	2b00      	cmp	r3, #0
 800821e:	d136      	bne.n	800828e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	78db      	ldrb	r3, [r3, #3]
 8008224:	f003 0303 	and.w	r3, r3, #3
 8008228:	2b02      	cmp	r3, #2
 800822a:	d108      	bne.n	800823e <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	889b      	ldrh	r3, [r3, #4]
 8008230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008234:	f240 8097 	bls.w	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008238:	2303      	movs	r3, #3
 800823a:	75fb      	strb	r3, [r7, #23]
 800823c:	e093      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	78db      	ldrb	r3, [r3, #3]
 8008242:	f003 0303 	and.w	r3, r3, #3
 8008246:	2b00      	cmp	r3, #0
 8008248:	d107      	bne.n	800825a <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	889b      	ldrh	r3, [r3, #4]
 800824e:	2b40      	cmp	r3, #64	@ 0x40
 8008250:	f240 8089 	bls.w	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008254:	2303      	movs	r3, #3
 8008256:	75fb      	strb	r3, [r7, #23]
 8008258:	e085      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	78db      	ldrb	r3, [r3, #3]
 800825e:	f003 0303 	and.w	r3, r3, #3
 8008262:	2b01      	cmp	r3, #1
 8008264:	d005      	beq.n	8008272 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	78db      	ldrb	r3, [r3, #3]
 800826a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800826e:	2b03      	cmp	r3, #3
 8008270:	d10a      	bne.n	8008288 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	799b      	ldrb	r3, [r3, #6]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <USBH_ParseEPDesc+0xde>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	799b      	ldrb	r3, [r3, #6]
 800827e:	2b10      	cmp	r3, #16
 8008280:	d970      	bls.n	8008364 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008282:	2303      	movs	r3, #3
 8008284:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008286:	e06d      	b.n	8008364 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008288:	2303      	movs	r3, #3
 800828a:	75fb      	strb	r3, [r7, #23]
 800828c:	e06b      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008294:	2b01      	cmp	r3, #1
 8008296:	d13c      	bne.n	8008312 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	78db      	ldrb	r3, [r3, #3]
 800829c:	f003 0303 	and.w	r3, r3, #3
 80082a0:	2b02      	cmp	r3, #2
 80082a2:	d005      	beq.n	80082b0 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	78db      	ldrb	r3, [r3, #3]
 80082a8:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d106      	bne.n	80082be <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	889b      	ldrh	r3, [r3, #4]
 80082b4:	2b40      	cmp	r3, #64	@ 0x40
 80082b6:	d956      	bls.n	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80082b8:	2303      	movs	r3, #3
 80082ba:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80082bc:	e053      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	78db      	ldrb	r3, [r3, #3]
 80082c2:	f003 0303 	and.w	r3, r3, #3
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d10e      	bne.n	80082e8 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	799b      	ldrb	r3, [r3, #6]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d007      	beq.n	80082e2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80082d6:	2b10      	cmp	r3, #16
 80082d8:	d803      	bhi.n	80082e2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80082de:	2b40      	cmp	r3, #64	@ 0x40
 80082e0:	d941      	bls.n	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80082e2:	2303      	movs	r3, #3
 80082e4:	75fb      	strb	r3, [r7, #23]
 80082e6:	e03e      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	78db      	ldrb	r3, [r3, #3]
 80082ec:	f003 0303 	and.w	r3, r3, #3
 80082f0:	2b03      	cmp	r3, #3
 80082f2:	d10b      	bne.n	800830c <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	799b      	ldrb	r3, [r3, #6]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d004      	beq.n	8008306 <USBH_ParseEPDesc+0x162>
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	889b      	ldrh	r3, [r3, #4]
 8008300:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008304:	d32f      	bcc.n	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008306:	2303      	movs	r3, #3
 8008308:	75fb      	strb	r3, [r7, #23]
 800830a:	e02c      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800830c:	2303      	movs	r3, #3
 800830e:	75fb      	strb	r3, [r7, #23]
 8008310:	e029      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008318:	2b02      	cmp	r3, #2
 800831a:	d120      	bne.n	800835e <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	78db      	ldrb	r3, [r3, #3]
 8008320:	f003 0303 	and.w	r3, r3, #3
 8008324:	2b00      	cmp	r3, #0
 8008326:	d106      	bne.n	8008336 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	889b      	ldrh	r3, [r3, #4]
 800832c:	2b08      	cmp	r3, #8
 800832e:	d01a      	beq.n	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008330:	2303      	movs	r3, #3
 8008332:	75fb      	strb	r3, [r7, #23]
 8008334:	e017      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	78db      	ldrb	r3, [r3, #3]
 800833a:	f003 0303 	and.w	r3, r3, #3
 800833e:	2b03      	cmp	r3, #3
 8008340:	d10a      	bne.n	8008358 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	799b      	ldrb	r3, [r3, #6]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d003      	beq.n	8008352 <USBH_ParseEPDesc+0x1ae>
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	889b      	ldrh	r3, [r3, #4]
 800834e:	2b08      	cmp	r3, #8
 8008350:	d909      	bls.n	8008366 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008352:	2303      	movs	r3, #3
 8008354:	75fb      	strb	r3, [r7, #23]
 8008356:	e006      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008358:	2303      	movs	r3, #3
 800835a:	75fb      	strb	r3, [r7, #23]
 800835c:	e003      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800835e:	2303      	movs	r3, #3
 8008360:	75fb      	strb	r3, [r7, #23]
 8008362:	e000      	b.n	8008366 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008364:	bf00      	nop
  }

  return status;
 8008366:	7dfb      	ldrb	r3, [r7, #23]
}
 8008368:	4618      	mov	r0, r3
 800836a:	371c      	adds	r7, #28
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	4613      	mov	r3, r2
 8008380:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	3301      	adds	r3, #1
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	2b03      	cmp	r3, #3
 800838a:	d120      	bne.n	80083ce <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	1e9a      	subs	r2, r3, #2
 8008392:	88fb      	ldrh	r3, [r7, #6]
 8008394:	4293      	cmp	r3, r2
 8008396:	bf28      	it	cs
 8008398:	4613      	movcs	r3, r2
 800839a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3302      	adds	r3, #2
 80083a0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80083a2:	2300      	movs	r3, #0
 80083a4:	82fb      	strh	r3, [r7, #22]
 80083a6:	e00b      	b.n	80083c0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80083a8:	8afb      	ldrh	r3, [r7, #22]
 80083aa:	68fa      	ldr	r2, [r7, #12]
 80083ac:	4413      	add	r3, r2
 80083ae:	781a      	ldrb	r2, [r3, #0]
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	3301      	adds	r3, #1
 80083b8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80083ba:	8afb      	ldrh	r3, [r7, #22]
 80083bc:	3302      	adds	r3, #2
 80083be:	82fb      	strh	r3, [r7, #22]
 80083c0:	8afa      	ldrh	r2, [r7, #22]
 80083c2:	8abb      	ldrh	r3, [r7, #20]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d3ef      	bcc.n	80083a8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2200      	movs	r2, #0
 80083cc:	701a      	strb	r2, [r3, #0]
  }
}
 80083ce:	bf00      	nop
 80083d0:	371c      	adds	r7, #28
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr

080083da <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80083da:	b480      	push	{r7}
 80083dc:	b085      	sub	sp, #20
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	881b      	ldrh	r3, [r3, #0]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	7812      	ldrb	r2, [r2, #0]
 80083ec:	4413      	add	r3, r2
 80083ee:	b29a      	uxth	r2, r3
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	4413      	add	r3, r2
 80083fe:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008400:	68fb      	ldr	r3, [r7, #12]
}
 8008402:	4618      	mov	r0, r3
 8008404:	3714      	adds	r7, #20
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b086      	sub	sp, #24
 8008412:	af00      	add	r7, sp, #0
 8008414:	60f8      	str	r0, [r7, #12]
 8008416:	60b9      	str	r1, [r7, #8]
 8008418:	4613      	mov	r3, r2
 800841a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800841c:	2301      	movs	r3, #1
 800841e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	789b      	ldrb	r3, [r3, #2]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d002      	beq.n	800842e <USBH_CtlReq+0x20>
 8008428:	2b02      	cmp	r3, #2
 800842a:	d00f      	beq.n	800844c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800842c:	e027      	b.n	800847e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	88fa      	ldrh	r2, [r7, #6]
 8008438:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2201      	movs	r2, #1
 800843e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2202      	movs	r2, #2
 8008444:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008446:	2301      	movs	r3, #1
 8008448:	75fb      	strb	r3, [r7, #23]
      break;
 800844a:	e018      	b.n	800847e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f000 f81b 	bl	8008488 <USBH_HandleControl>
 8008452:	4603      	mov	r3, r0
 8008454:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008456:	7dfb      	ldrb	r3, [r7, #23]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d002      	beq.n	8008462 <USBH_CtlReq+0x54>
 800845c:	7dfb      	ldrb	r3, [r7, #23]
 800845e:	2b03      	cmp	r3, #3
 8008460:	d106      	bne.n	8008470 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2201      	movs	r2, #1
 8008466:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2200      	movs	r2, #0
 800846c:	761a      	strb	r2, [r3, #24]
      break;
 800846e:	e005      	b.n	800847c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008470:	7dfb      	ldrb	r3, [r7, #23]
 8008472:	2b02      	cmp	r3, #2
 8008474:	d102      	bne.n	800847c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2201      	movs	r2, #1
 800847a:	709a      	strb	r2, [r3, #2]
      break;
 800847c:	bf00      	nop
  }
  return status;
 800847e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008480:	4618      	mov	r0, r3
 8008482:	3718      	adds	r7, #24
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b086      	sub	sp, #24
 800848c:	af02      	add	r7, sp, #8
 800848e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008490:	2301      	movs	r3, #1
 8008492:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008494:	2300      	movs	r3, #0
 8008496:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	7e1b      	ldrb	r3, [r3, #24]
 800849c:	3b01      	subs	r3, #1
 800849e:	2b0a      	cmp	r3, #10
 80084a0:	f200 8156 	bhi.w	8008750 <USBH_HandleControl+0x2c8>
 80084a4:	a201      	add	r2, pc, #4	@ (adr r2, 80084ac <USBH_HandleControl+0x24>)
 80084a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084aa:	bf00      	nop
 80084ac:	080084d9 	.word	0x080084d9
 80084b0:	080084f3 	.word	0x080084f3
 80084b4:	0800855d 	.word	0x0800855d
 80084b8:	08008583 	.word	0x08008583
 80084bc:	080085bb 	.word	0x080085bb
 80084c0:	080085e5 	.word	0x080085e5
 80084c4:	08008637 	.word	0x08008637
 80084c8:	08008659 	.word	0x08008659
 80084cc:	08008695 	.word	0x08008695
 80084d0:	080086bb 	.word	0x080086bb
 80084d4:	080086f9 	.word	0x080086f9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f103 0110 	add.w	r1, r3, #16
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	795b      	ldrb	r3, [r3, #5]
 80084e2:	461a      	mov	r2, r3
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f943 	bl	8008770 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2202      	movs	r2, #2
 80084ee:	761a      	strb	r2, [r3, #24]
      break;
 80084f0:	e139      	b.n	8008766 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	795b      	ldrb	r3, [r3, #5]
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fcc5 	bl	8008e88 <USBH_LL_GetURBState>
 80084fe:	4603      	mov	r3, r0
 8008500:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008502:	7bbb      	ldrb	r3, [r7, #14]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d11e      	bne.n	8008546 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	7c1b      	ldrb	r3, [r3, #16]
 800850c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008510:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	8adb      	ldrh	r3, [r3, #22]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00a      	beq.n	8008530 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800851a:	7b7b      	ldrb	r3, [r7, #13]
 800851c:	2b80      	cmp	r3, #128	@ 0x80
 800851e:	d103      	bne.n	8008528 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2203      	movs	r2, #3
 8008524:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008526:	e115      	b.n	8008754 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2205      	movs	r2, #5
 800852c:	761a      	strb	r2, [r3, #24]
      break;
 800852e:	e111      	b.n	8008754 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008530:	7b7b      	ldrb	r3, [r7, #13]
 8008532:	2b80      	cmp	r3, #128	@ 0x80
 8008534:	d103      	bne.n	800853e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2209      	movs	r2, #9
 800853a:	761a      	strb	r2, [r3, #24]
      break;
 800853c:	e10a      	b.n	8008754 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2207      	movs	r2, #7
 8008542:	761a      	strb	r2, [r3, #24]
      break;
 8008544:	e106      	b.n	8008754 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008546:	7bbb      	ldrb	r3, [r7, #14]
 8008548:	2b04      	cmp	r3, #4
 800854a:	d003      	beq.n	8008554 <USBH_HandleControl+0xcc>
 800854c:	7bbb      	ldrb	r3, [r7, #14]
 800854e:	2b02      	cmp	r3, #2
 8008550:	f040 8100 	bne.w	8008754 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	220b      	movs	r2, #11
 8008558:	761a      	strb	r2, [r3, #24]
      break;
 800855a:	e0fb      	b.n	8008754 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008562:	b29a      	uxth	r2, r3
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6899      	ldr	r1, [r3, #8]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	899a      	ldrh	r2, [r3, #12]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	791b      	ldrb	r3, [r3, #4]
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 f93a 	bl	80087ee <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2204      	movs	r2, #4
 800857e:	761a      	strb	r2, [r3, #24]
      break;
 8008580:	e0f1      	b.n	8008766 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	791b      	ldrb	r3, [r3, #4]
 8008586:	4619      	mov	r1, r3
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 fc7d 	bl	8008e88 <USBH_LL_GetURBState>
 800858e:	4603      	mov	r3, r0
 8008590:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008592:	7bbb      	ldrb	r3, [r7, #14]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d102      	bne.n	800859e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2209      	movs	r2, #9
 800859c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800859e:	7bbb      	ldrb	r3, [r7, #14]
 80085a0:	2b05      	cmp	r3, #5
 80085a2:	d102      	bne.n	80085aa <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80085a4:	2303      	movs	r3, #3
 80085a6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80085a8:	e0d6      	b.n	8008758 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80085aa:	7bbb      	ldrb	r3, [r7, #14]
 80085ac:	2b04      	cmp	r3, #4
 80085ae:	f040 80d3 	bne.w	8008758 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	220b      	movs	r2, #11
 80085b6:	761a      	strb	r2, [r3, #24]
      break;
 80085b8:	e0ce      	b.n	8008758 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6899      	ldr	r1, [r3, #8]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	899a      	ldrh	r2, [r3, #12]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	795b      	ldrb	r3, [r3, #5]
 80085c6:	2001      	movs	r0, #1
 80085c8:	9000      	str	r0, [sp, #0]
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 f8ea 	bl	80087a4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80085d6:	b29a      	uxth	r2, r3
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2206      	movs	r2, #6
 80085e0:	761a      	strb	r2, [r3, #24]
      break;
 80085e2:	e0c0      	b.n	8008766 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	795b      	ldrb	r3, [r3, #5]
 80085e8:	4619      	mov	r1, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 fc4c 	bl	8008e88 <USBH_LL_GetURBState>
 80085f0:	4603      	mov	r3, r0
 80085f2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80085f4:	7bbb      	ldrb	r3, [r7, #14]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d103      	bne.n	8008602 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2207      	movs	r2, #7
 80085fe:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008600:	e0ac      	b.n	800875c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008602:	7bbb      	ldrb	r3, [r7, #14]
 8008604:	2b05      	cmp	r3, #5
 8008606:	d105      	bne.n	8008614 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	220c      	movs	r2, #12
 800860c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800860e:	2303      	movs	r3, #3
 8008610:	73fb      	strb	r3, [r7, #15]
      break;
 8008612:	e0a3      	b.n	800875c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008614:	7bbb      	ldrb	r3, [r7, #14]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d103      	bne.n	8008622 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2205      	movs	r2, #5
 800861e:	761a      	strb	r2, [r3, #24]
      break;
 8008620:	e09c      	b.n	800875c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008622:	7bbb      	ldrb	r3, [r7, #14]
 8008624:	2b04      	cmp	r3, #4
 8008626:	f040 8099 	bne.w	800875c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	220b      	movs	r2, #11
 800862e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008630:	2302      	movs	r3, #2
 8008632:	73fb      	strb	r3, [r7, #15]
      break;
 8008634:	e092      	b.n	800875c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	791b      	ldrb	r3, [r3, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	2100      	movs	r1, #0
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 f8d5 	bl	80087ee <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800864a:	b29a      	uxth	r2, r3
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2208      	movs	r2, #8
 8008654:	761a      	strb	r2, [r3, #24]

      break;
 8008656:	e086      	b.n	8008766 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	791b      	ldrb	r3, [r3, #4]
 800865c:	4619      	mov	r1, r3
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fc12 	bl	8008e88 <USBH_LL_GetURBState>
 8008664:	4603      	mov	r3, r0
 8008666:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008668:	7bbb      	ldrb	r3, [r7, #14]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d105      	bne.n	800867a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	220d      	movs	r2, #13
 8008672:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008674:	2300      	movs	r3, #0
 8008676:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008678:	e072      	b.n	8008760 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800867a:	7bbb      	ldrb	r3, [r7, #14]
 800867c:	2b04      	cmp	r3, #4
 800867e:	d103      	bne.n	8008688 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	220b      	movs	r2, #11
 8008684:	761a      	strb	r2, [r3, #24]
      break;
 8008686:	e06b      	b.n	8008760 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8008688:	7bbb      	ldrb	r3, [r7, #14]
 800868a:	2b05      	cmp	r3, #5
 800868c:	d168      	bne.n	8008760 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800868e:	2303      	movs	r3, #3
 8008690:	73fb      	strb	r3, [r7, #15]
      break;
 8008692:	e065      	b.n	8008760 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	795b      	ldrb	r3, [r3, #5]
 8008698:	2201      	movs	r2, #1
 800869a:	9200      	str	r2, [sp, #0]
 800869c:	2200      	movs	r2, #0
 800869e:	2100      	movs	r1, #0
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 f87f 	bl	80087a4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80086ac:	b29a      	uxth	r2, r3
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	220a      	movs	r2, #10
 80086b6:	761a      	strb	r2, [r3, #24]
      break;
 80086b8:	e055      	b.n	8008766 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	795b      	ldrb	r3, [r3, #5]
 80086be:	4619      	mov	r1, r3
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 fbe1 	bl	8008e88 <USBH_LL_GetURBState>
 80086c6:	4603      	mov	r3, r0
 80086c8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80086ca:	7bbb      	ldrb	r3, [r7, #14]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d105      	bne.n	80086dc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80086d0:	2300      	movs	r3, #0
 80086d2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	220d      	movs	r2, #13
 80086d8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80086da:	e043      	b.n	8008764 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80086dc:	7bbb      	ldrb	r3, [r7, #14]
 80086de:	2b02      	cmp	r3, #2
 80086e0:	d103      	bne.n	80086ea <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2209      	movs	r2, #9
 80086e6:	761a      	strb	r2, [r3, #24]
      break;
 80086e8:	e03c      	b.n	8008764 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80086ea:	7bbb      	ldrb	r3, [r7, #14]
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	d139      	bne.n	8008764 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	220b      	movs	r2, #11
 80086f4:	761a      	strb	r2, [r3, #24]
      break;
 80086f6:	e035      	b.n	8008764 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	7e5b      	ldrb	r3, [r3, #25]
 80086fc:	3301      	adds	r3, #1
 80086fe:	b2da      	uxtb	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	765a      	strb	r2, [r3, #25]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	7e5b      	ldrb	r3, [r3, #25]
 8008708:	2b02      	cmp	r3, #2
 800870a:	d806      	bhi.n	800871a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2201      	movs	r2, #1
 8008716:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008718:	e025      	b.n	8008766 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008720:	2106      	movs	r1, #6
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	795b      	ldrb	r3, [r3, #5]
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f90c 	bl	8008950 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	791b      	ldrb	r3, [r3, #4]
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 f906 	bl	8008950 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800874a:	2302      	movs	r3, #2
 800874c:	73fb      	strb	r3, [r7, #15]
      break;
 800874e:	e00a      	b.n	8008766 <USBH_HandleControl+0x2de>

    default:
      break;
 8008750:	bf00      	nop
 8008752:	e008      	b.n	8008766 <USBH_HandleControl+0x2de>
      break;
 8008754:	bf00      	nop
 8008756:	e006      	b.n	8008766 <USBH_HandleControl+0x2de>
      break;
 8008758:	bf00      	nop
 800875a:	e004      	b.n	8008766 <USBH_HandleControl+0x2de>
      break;
 800875c:	bf00      	nop
 800875e:	e002      	b.n	8008766 <USBH_HandleControl+0x2de>
      break;
 8008760:	bf00      	nop
 8008762:	e000      	b.n	8008766 <USBH_HandleControl+0x2de>
      break;
 8008764:	bf00      	nop
  }

  return status;
 8008766:	7bfb      	ldrb	r3, [r7, #15]
}
 8008768:	4618      	mov	r0, r3
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b088      	sub	sp, #32
 8008774:	af04      	add	r7, sp, #16
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	4613      	mov	r3, r2
 800877c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800877e:	79f9      	ldrb	r1, [r7, #7]
 8008780:	2300      	movs	r3, #0
 8008782:	9303      	str	r3, [sp, #12]
 8008784:	2308      	movs	r3, #8
 8008786:	9302      	str	r3, [sp, #8]
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	9301      	str	r3, [sp, #4]
 800878c:	2300      	movs	r3, #0
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	2300      	movs	r3, #0
 8008792:	2200      	movs	r2, #0
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	f000 fb46 	bl	8008e26 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b088      	sub	sp, #32
 80087a8:	af04      	add	r7, sp, #16
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	4611      	mov	r1, r2
 80087b0:	461a      	mov	r2, r3
 80087b2:	460b      	mov	r3, r1
 80087b4:	80fb      	strh	r3, [r7, #6]
 80087b6:	4613      	mov	r3, r2
 80087b8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d001      	beq.n	80087c8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80087c4:	2300      	movs	r3, #0
 80087c6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80087c8:	7979      	ldrb	r1, [r7, #5]
 80087ca:	7e3b      	ldrb	r3, [r7, #24]
 80087cc:	9303      	str	r3, [sp, #12]
 80087ce:	88fb      	ldrh	r3, [r7, #6]
 80087d0:	9302      	str	r3, [sp, #8]
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	9301      	str	r3, [sp, #4]
 80087d6:	2301      	movs	r3, #1
 80087d8:	9300      	str	r3, [sp, #0]
 80087da:	2300      	movs	r3, #0
 80087dc:	2200      	movs	r2, #0
 80087de:	68f8      	ldr	r0, [r7, #12]
 80087e0:	f000 fb21 	bl	8008e26 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80087e4:	2300      	movs	r3, #0
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80087ee:	b580      	push	{r7, lr}
 80087f0:	b088      	sub	sp, #32
 80087f2:	af04      	add	r7, sp, #16
 80087f4:	60f8      	str	r0, [r7, #12]
 80087f6:	60b9      	str	r1, [r7, #8]
 80087f8:	4611      	mov	r1, r2
 80087fa:	461a      	mov	r2, r3
 80087fc:	460b      	mov	r3, r1
 80087fe:	80fb      	strh	r3, [r7, #6]
 8008800:	4613      	mov	r3, r2
 8008802:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008804:	7979      	ldrb	r1, [r7, #5]
 8008806:	2300      	movs	r3, #0
 8008808:	9303      	str	r3, [sp, #12]
 800880a:	88fb      	ldrh	r3, [r7, #6]
 800880c:	9302      	str	r3, [sp, #8]
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	9301      	str	r3, [sp, #4]
 8008812:	2301      	movs	r3, #1
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	2300      	movs	r3, #0
 8008818:	2201      	movs	r2, #1
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	f000 fb03 	bl	8008e26 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008820:	2300      	movs	r3, #0

}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b088      	sub	sp, #32
 800882e:	af04      	add	r7, sp, #16
 8008830:	60f8      	str	r0, [r7, #12]
 8008832:	60b9      	str	r1, [r7, #8]
 8008834:	4611      	mov	r1, r2
 8008836:	461a      	mov	r2, r3
 8008838:	460b      	mov	r3, r1
 800883a:	80fb      	strh	r3, [r7, #6]
 800883c:	4613      	mov	r3, r2
 800883e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008846:	2b00      	cmp	r3, #0
 8008848:	d001      	beq.n	800884e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800884a:	2300      	movs	r3, #0
 800884c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800884e:	7979      	ldrb	r1, [r7, #5]
 8008850:	7e3b      	ldrb	r3, [r7, #24]
 8008852:	9303      	str	r3, [sp, #12]
 8008854:	88fb      	ldrh	r3, [r7, #6]
 8008856:	9302      	str	r3, [sp, #8]
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	9301      	str	r3, [sp, #4]
 800885c:	2301      	movs	r3, #1
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	2302      	movs	r3, #2
 8008862:	2200      	movs	r2, #0
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f000 fade 	bl	8008e26 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b088      	sub	sp, #32
 8008878:	af04      	add	r7, sp, #16
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	4611      	mov	r1, r2
 8008880:	461a      	mov	r2, r3
 8008882:	460b      	mov	r3, r1
 8008884:	80fb      	strh	r3, [r7, #6]
 8008886:	4613      	mov	r3, r2
 8008888:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800888a:	7979      	ldrb	r1, [r7, #5]
 800888c:	2300      	movs	r3, #0
 800888e:	9303      	str	r3, [sp, #12]
 8008890:	88fb      	ldrh	r3, [r7, #6]
 8008892:	9302      	str	r3, [sp, #8]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	9301      	str	r3, [sp, #4]
 8008898:	2301      	movs	r3, #1
 800889a:	9300      	str	r3, [sp, #0]
 800889c:	2302      	movs	r3, #2
 800889e:	2201      	movs	r2, #1
 80088a0:	68f8      	ldr	r0, [r7, #12]
 80088a2:	f000 fac0 	bl	8008e26 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b086      	sub	sp, #24
 80088b4:	af04      	add	r7, sp, #16
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	4608      	mov	r0, r1
 80088ba:	4611      	mov	r1, r2
 80088bc:	461a      	mov	r2, r3
 80088be:	4603      	mov	r3, r0
 80088c0:	70fb      	strb	r3, [r7, #3]
 80088c2:	460b      	mov	r3, r1
 80088c4:	70bb      	strb	r3, [r7, #2]
 80088c6:	4613      	mov	r3, r2
 80088c8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80088ca:	7878      	ldrb	r0, [r7, #1]
 80088cc:	78ba      	ldrb	r2, [r7, #2]
 80088ce:	78f9      	ldrb	r1, [r7, #3]
 80088d0:	8b3b      	ldrh	r3, [r7, #24]
 80088d2:	9302      	str	r3, [sp, #8]
 80088d4:	7d3b      	ldrb	r3, [r7, #20]
 80088d6:	9301      	str	r3, [sp, #4]
 80088d8:	7c3b      	ldrb	r3, [r7, #16]
 80088da:	9300      	str	r3, [sp, #0]
 80088dc:	4603      	mov	r3, r0
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fa53 	bl	8008d8a <USBH_LL_OpenPipe>

  return USBH_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3708      	adds	r7, #8
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}

080088ee <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80088ee:	b580      	push	{r7, lr}
 80088f0:	b082      	sub	sp, #8
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	460b      	mov	r3, r1
 80088f8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80088fa:	78fb      	ldrb	r3, [r7, #3]
 80088fc:	4619      	mov	r1, r3
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 fa72 	bl	8008de8 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
 8008916:	460b      	mov	r3, r1
 8008918:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f836 	bl	800898c <USBH_GetFreePipe>
 8008920:	4603      	mov	r3, r0
 8008922:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008924:	89fb      	ldrh	r3, [r7, #14]
 8008926:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800892a:	4293      	cmp	r3, r2
 800892c:	d00a      	beq.n	8008944 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800892e:	78fa      	ldrb	r2, [r7, #3]
 8008930:	89fb      	ldrh	r3, [r7, #14]
 8008932:	f003 030f 	and.w	r3, r3, #15
 8008936:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800893a:	6879      	ldr	r1, [r7, #4]
 800893c:	33e0      	adds	r3, #224	@ 0xe0
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	440b      	add	r3, r1
 8008942:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008944:	89fb      	ldrh	r3, [r7, #14]
 8008946:	b2db      	uxtb	r3, r3
}
 8008948:	4618      	mov	r0, r3
 800894a:	3710      	adds	r7, #16
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	460b      	mov	r3, r1
 800895a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800895c:	78fb      	ldrb	r3, [r7, #3]
 800895e:	2b0f      	cmp	r3, #15
 8008960:	d80d      	bhi.n	800897e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008962:	78fb      	ldrb	r3, [r7, #3]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	33e0      	adds	r3, #224	@ 0xe0
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	78fb      	ldrb	r3, [r7, #3]
 8008970:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008974:	6879      	ldr	r1, [r7, #4]
 8008976:	33e0      	adds	r3, #224	@ 0xe0
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	440b      	add	r3, r1
 800897c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800897e:	2300      	movs	r3, #0
}
 8008980:	4618      	mov	r0, r3
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800898c:	b480      	push	{r7}
 800898e:	b085      	sub	sp, #20
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008994:	2300      	movs	r3, #0
 8008996:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008998:	2300      	movs	r3, #0
 800899a:	73fb      	strb	r3, [r7, #15]
 800899c:	e00f      	b.n	80089be <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800899e:	7bfb      	ldrb	r3, [r7, #15]
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	33e0      	adds	r3, #224	@ 0xe0
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	4413      	add	r3, r2
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d102      	bne.n	80089b8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80089b2:	7bfb      	ldrb	r3, [r7, #15]
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	e007      	b.n	80089c8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80089b8:	7bfb      	ldrb	r3, [r7, #15]
 80089ba:	3301      	adds	r3, #1
 80089bc:	73fb      	strb	r3, [r7, #15]
 80089be:	7bfb      	ldrb	r3, [r7, #15]
 80089c0:	2b0f      	cmp	r3, #15
 80089c2:	d9ec      	bls.n	800899e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80089c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3714      	adds	r7, #20
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80089d8:	2201      	movs	r2, #1
 80089da:	490e      	ldr	r1, [pc, #56]	@ (8008a14 <MX_USB_HOST_Init+0x40>)
 80089dc:	480e      	ldr	r0, [pc, #56]	@ (8008a18 <MX_USB_HOST_Init+0x44>)
 80089de:	f7fe fb15 	bl	800700c <USBH_Init>
 80089e2:	4603      	mov	r3, r0
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d001      	beq.n	80089ec <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80089e8:	f7f8 f81c 	bl	8000a24 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80089ec:	490b      	ldr	r1, [pc, #44]	@ (8008a1c <MX_USB_HOST_Init+0x48>)
 80089ee:	480a      	ldr	r0, [pc, #40]	@ (8008a18 <MX_USB_HOST_Init+0x44>)
 80089f0:	f7fe fbb9 	bl	8007166 <USBH_RegisterClass>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d001      	beq.n	80089fe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80089fa:	f7f8 f813 	bl	8000a24 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80089fe:	4806      	ldr	r0, [pc, #24]	@ (8008a18 <MX_USB_HOST_Init+0x44>)
 8008a00:	f7fe fc3d 	bl	800727e <USBH_Start>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d001      	beq.n	8008a0e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008a0a:	f7f8 f80b 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008a0e:	bf00      	nop
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	08008a35 	.word	0x08008a35
 8008a18:	200001dc 	.word	0x200001dc
 8008a1c:	2000000c 	.word	0x2000000c

08008a20 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008a24:	4802      	ldr	r0, [pc, #8]	@ (8008a30 <MX_USB_HOST_Process+0x10>)
 8008a26:	f7fe fc3b 	bl	80072a0 <USBH_Process>
}
 8008a2a:	bf00      	nop
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	200001dc 	.word	0x200001dc

08008a34 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008a40:	78fb      	ldrb	r3, [r7, #3]
 8008a42:	3b01      	subs	r3, #1
 8008a44:	2b04      	cmp	r3, #4
 8008a46:	d819      	bhi.n	8008a7c <USBH_UserProcess+0x48>
 8008a48:	a201      	add	r2, pc, #4	@ (adr r2, 8008a50 <USBH_UserProcess+0x1c>)
 8008a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a4e:	bf00      	nop
 8008a50:	08008a7d 	.word	0x08008a7d
 8008a54:	08008a6d 	.word	0x08008a6d
 8008a58:	08008a7d 	.word	0x08008a7d
 8008a5c:	08008a75 	.word	0x08008a75
 8008a60:	08008a65 	.word	0x08008a65
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008a64:	4b09      	ldr	r3, [pc, #36]	@ (8008a8c <USBH_UserProcess+0x58>)
 8008a66:	2203      	movs	r2, #3
 8008a68:	701a      	strb	r2, [r3, #0]
  break;
 8008a6a:	e008      	b.n	8008a7e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008a6c:	4b07      	ldr	r3, [pc, #28]	@ (8008a8c <USBH_UserProcess+0x58>)
 8008a6e:	2202      	movs	r2, #2
 8008a70:	701a      	strb	r2, [r3, #0]
  break;
 8008a72:	e004      	b.n	8008a7e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008a74:	4b05      	ldr	r3, [pc, #20]	@ (8008a8c <USBH_UserProcess+0x58>)
 8008a76:	2201      	movs	r2, #1
 8008a78:	701a      	strb	r2, [r3, #0]
  break;
 8008a7a:	e000      	b.n	8008a7e <USBH_UserProcess+0x4a>

  default:
  break;
 8008a7c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008a7e:	bf00      	nop
 8008a80:	370c      	adds	r7, #12
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	200005b4 	.word	0x200005b4

08008a90 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08a      	sub	sp, #40	@ 0x28
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a98:	f107 0314 	add.w	r3, r7, #20
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	601a      	str	r2, [r3, #0]
 8008aa0:	605a      	str	r2, [r3, #4]
 8008aa2:	609a      	str	r2, [r3, #8]
 8008aa4:	60da      	str	r2, [r3, #12]
 8008aa6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ab0:	d147      	bne.n	8008b42 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	613b      	str	r3, [r7, #16]
 8008ab6:	4b25      	ldr	r3, [pc, #148]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aba:	4a24      	ldr	r2, [pc, #144]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008abc:	f043 0301 	orr.w	r3, r3, #1
 8008ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8008ac2:	4b22      	ldr	r3, [pc, #136]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	613b      	str	r3, [r7, #16]
 8008acc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008ace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008adc:	f107 0314 	add.w	r3, r7, #20
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	481b      	ldr	r0, [pc, #108]	@ (8008b50 <HAL_HCD_MspInit+0xc0>)
 8008ae4:	f7f8 fb58 	bl	8001198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008ae8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008aee:	2302      	movs	r3, #2
 8008af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008af2:	2300      	movs	r3, #0
 8008af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008af6:	2300      	movs	r3, #0
 8008af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008afa:	230a      	movs	r3, #10
 8008afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008afe:	f107 0314 	add.w	r3, r7, #20
 8008b02:	4619      	mov	r1, r3
 8008b04:	4812      	ldr	r0, [pc, #72]	@ (8008b50 <HAL_HCD_MspInit+0xc0>)
 8008b06:	f7f8 fb47 	bl	8001198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008b0a:	4b10      	ldr	r3, [pc, #64]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b14:	6353      	str	r3, [r2, #52]	@ 0x34
 8008b16:	2300      	movs	r3, #0
 8008b18:	60fb      	str	r3, [r7, #12]
 8008b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b1e:	4a0b      	ldr	r2, [pc, #44]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008b20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008b24:	6453      	str	r3, [r2, #68]	@ 0x44
 8008b26:	4b09      	ldr	r3, [pc, #36]	@ (8008b4c <HAL_HCD_MspInit+0xbc>)
 8008b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b2e:	60fb      	str	r3, [r7, #12]
 8008b30:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008b32:	2200      	movs	r2, #0
 8008b34:	2100      	movs	r1, #0
 8008b36:	2043      	movs	r0, #67	@ 0x43
 8008b38:	f7f8 faf7 	bl	800112a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008b3c:	2043      	movs	r0, #67	@ 0x43
 8008b3e:	f7f8 fb10 	bl	8001162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008b42:	bf00      	nop
 8008b44:	3728      	adds	r7, #40	@ 0x28
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	40023800 	.word	0x40023800
 8008b50:	40020000 	.word	0x40020000

08008b54 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b082      	sub	sp, #8
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008b62:	4618      	mov	r0, r3
 8008b64:	f7fe ff73 	bl	8007a4e <USBH_LL_IncTimer>
}
 8008b68:	bf00      	nop
 8008b6a:	3708      	adds	r7, #8
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe ffab 	bl	8007ada <USBH_LL_Connect>
}
 8008b84:	bf00      	nop
 8008b86:	3708      	adds	r7, #8
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7fe ffb4 	bl	8007b08 <USBH_LL_Disconnect>
}
 8008ba0:	bf00      	nop
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	70fb      	strb	r3, [r7, #3]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f7fe ff65 	bl	8007aa2 <USBH_LL_PortEnabled>
}
 8008bd8:	bf00      	nop
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7fe ff65 	bl	8007abe <USBH_LL_PortDisabled>
}
 8008bf4:	bf00      	nop
 8008bf6:	3708      	adds	r7, #8
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d12a      	bne.n	8008c64 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008c0e:	4a18      	ldr	r2, [pc, #96]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a15      	ldr	r2, [pc, #84]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c1a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c1e:	4b14      	ldr	r3, [pc, #80]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c20:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008c24:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008c26:	4b12      	ldr	r3, [pc, #72]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c28:	2208      	movs	r2, #8
 8008c2a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008c2c:	4b10      	ldr	r3, [pc, #64]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c2e:	2201      	movs	r2, #1
 8008c30:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008c32:	4b0f      	ldr	r3, [pc, #60]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c34:	2200      	movs	r2, #0
 8008c36:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008c38:	4b0d      	ldr	r3, [pc, #52]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c3a:	2202      	movs	r2, #2
 8008c3c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c40:	2200      	movs	r2, #0
 8008c42:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008c44:	480a      	ldr	r0, [pc, #40]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c46:	f7f8 fca7 	bl	8001598 <HAL_HCD_Init>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d001      	beq.n	8008c54 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008c50:	f7f7 fee8 	bl	8000a24 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008c54:	4806      	ldr	r0, [pc, #24]	@ (8008c70 <USBH_LL_Init+0x74>)
 8008c56:	f7f9 f907 	bl	8001e68 <HAL_HCD_GetCurrentFrame>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f7fe fee6 	bl	8007a30 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3708      	adds	r7, #8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	200005b8 	.word	0x200005b8

08008c74 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b084      	sub	sp, #16
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c80:	2300      	movs	r3, #0
 8008c82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7f9 f874 	bl	8001d78 <HAL_HCD_Start>
 8008c90:	4603      	mov	r3, r0
 8008c92:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008c94:	7bfb      	ldrb	r3, [r7, #15]
 8008c96:	4618      	mov	r0, r3
 8008c98:	f000 f95e 	bl	8008f58 <USBH_Get_USB_Status>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ca0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7f9 f87c 	bl	8001dbe <HAL_HCD_Stop>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008cca:	7bfb      	ldrb	r3, [r7, #15]
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f000 f943 	bl	8008f58 <USBH_Get_USB_Status>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3710      	adds	r7, #16
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7f9 f8c6 	bl	8001e84 <HAL_HCD_GetCurrentSpeed>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d00c      	beq.n	8008d18 <USBH_LL_GetSpeed+0x38>
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d80d      	bhi.n	8008d1e <USBH_LL_GetSpeed+0x3e>
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d002      	beq.n	8008d0c <USBH_LL_GetSpeed+0x2c>
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d003      	beq.n	8008d12 <USBH_LL_GetSpeed+0x32>
 8008d0a:	e008      	b.n	8008d1e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	73fb      	strb	r3, [r7, #15]
    break;
 8008d10:	e008      	b.n	8008d24 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008d12:	2301      	movs	r3, #1
 8008d14:	73fb      	strb	r3, [r7, #15]
    break;
 8008d16:	e005      	b.n	8008d24 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008d18:	2302      	movs	r3, #2
 8008d1a:	73fb      	strb	r3, [r7, #15]
    break;
 8008d1c:	e002      	b.n	8008d24 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	73fb      	strb	r3, [r7, #15]
    break;
 8008d22:	bf00      	nop
  }
  return  speed;
 8008d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b084      	sub	sp, #16
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d36:	2300      	movs	r3, #0
 8008d38:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008d44:	4618      	mov	r0, r3
 8008d46:	f7f9 f857 	bl	8001df8 <HAL_HCD_ResetPort>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008d4e:	7bfb      	ldrb	r3, [r7, #15]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 f901 	bl	8008f58 <USBH_Get_USB_Status>
 8008d56:	4603      	mov	r3, r0
 8008d58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008d76:	78fa      	ldrb	r2, [r7, #3]
 8008d78:	4611      	mov	r1, r2
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7f9 f85f 	bl	8001e3e <HAL_HCD_HC_GetXferCount>
 8008d80:	4603      	mov	r3, r0
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3708      	adds	r7, #8
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008d8a:	b590      	push	{r4, r7, lr}
 8008d8c:	b089      	sub	sp, #36	@ 0x24
 8008d8e:	af04      	add	r7, sp, #16
 8008d90:	6078      	str	r0, [r7, #4]
 8008d92:	4608      	mov	r0, r1
 8008d94:	4611      	mov	r1, r2
 8008d96:	461a      	mov	r2, r3
 8008d98:	4603      	mov	r3, r0
 8008d9a:	70fb      	strb	r3, [r7, #3]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	70bb      	strb	r3, [r7, #2]
 8008da0:	4613      	mov	r3, r2
 8008da2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008da4:	2300      	movs	r3, #0
 8008da6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008da8:	2300      	movs	r3, #0
 8008daa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008db2:	787c      	ldrb	r4, [r7, #1]
 8008db4:	78ba      	ldrb	r2, [r7, #2]
 8008db6:	78f9      	ldrb	r1, [r7, #3]
 8008db8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008dba:	9302      	str	r3, [sp, #8]
 8008dbc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008dc0:	9301      	str	r3, [sp, #4]
 8008dc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008dc6:	9300      	str	r3, [sp, #0]
 8008dc8:	4623      	mov	r3, r4
 8008dca:	f7f8 fc4c 	bl	8001666 <HAL_HCD_HC_Init>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008dd2:	7bfb      	ldrb	r3, [r7, #15]
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f000 f8bf 	bl	8008f58 <USBH_Get_USB_Status>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dde:	7bbb      	ldrb	r3, [r7, #14]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3714      	adds	r7, #20
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd90      	pop	{r4, r7, pc}

08008de8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	460b      	mov	r3, r1
 8008df2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008df4:	2300      	movs	r3, #0
 8008df6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008e02:	78fa      	ldrb	r2, [r7, #3]
 8008e04:	4611      	mov	r1, r2
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7f8 fce5 	bl	80017d6 <HAL_HCD_HC_Halt>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008e10:	7bfb      	ldrb	r3, [r7, #15]
 8008e12:	4618      	mov	r0, r3
 8008e14:	f000 f8a0 	bl	8008f58 <USBH_Get_USB_Status>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008e26:	b590      	push	{r4, r7, lr}
 8008e28:	b089      	sub	sp, #36	@ 0x24
 8008e2a:	af04      	add	r7, sp, #16
 8008e2c:	6078      	str	r0, [r7, #4]
 8008e2e:	4608      	mov	r0, r1
 8008e30:	4611      	mov	r1, r2
 8008e32:	461a      	mov	r2, r3
 8008e34:	4603      	mov	r3, r0
 8008e36:	70fb      	strb	r3, [r7, #3]
 8008e38:	460b      	mov	r3, r1
 8008e3a:	70bb      	strb	r3, [r7, #2]
 8008e3c:	4613      	mov	r3, r2
 8008e3e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e40:	2300      	movs	r3, #0
 8008e42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008e4e:	787c      	ldrb	r4, [r7, #1]
 8008e50:	78ba      	ldrb	r2, [r7, #2]
 8008e52:	78f9      	ldrb	r1, [r7, #3]
 8008e54:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008e58:	9303      	str	r3, [sp, #12]
 8008e5a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008e5c:	9302      	str	r3, [sp, #8]
 8008e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e60:	9301      	str	r3, [sp, #4]
 8008e62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008e66:	9300      	str	r3, [sp, #0]
 8008e68:	4623      	mov	r3, r4
 8008e6a:	f7f8 fcd7 	bl	800181c <HAL_HCD_HC_SubmitRequest>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008e72:	7bfb      	ldrb	r3, [r7, #15]
 8008e74:	4618      	mov	r0, r3
 8008e76:	f000 f86f 	bl	8008f58 <USBH_Get_USB_Status>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3714      	adds	r7, #20
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd90      	pop	{r4, r7, pc}

08008e88 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	460b      	mov	r3, r1
 8008e92:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008e9a:	78fa      	ldrb	r2, [r7, #3]
 8008e9c:	4611      	mov	r1, r2
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7f8 ffb8 	bl	8001e14 <HAL_HCD_HC_GetURBState>
 8008ea4:	4603      	mov	r3, r0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b082      	sub	sp, #8
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	460b      	mov	r3, r1
 8008eb8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d103      	bne.n	8008ecc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008ec4:	78fb      	ldrb	r3, [r7, #3]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f000 f872 	bl	8008fb0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008ecc:	20c8      	movs	r0, #200	@ 0xc8
 8008ece:	f7f8 f82d 	bl	8000f2c <HAL_Delay>
  return USBH_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3708      	adds	r7, #8
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	70fb      	strb	r3, [r7, #3]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008ef2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008ef4:	78fa      	ldrb	r2, [r7, #3]
 8008ef6:	68f9      	ldr	r1, [r7, #12]
 8008ef8:	4613      	mov	r3, r2
 8008efa:	011b      	lsls	r3, r3, #4
 8008efc:	1a9b      	subs	r3, r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	440b      	add	r3, r1
 8008f02:	3317      	adds	r3, #23
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00a      	beq.n	8008f20 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008f0a:	78fa      	ldrb	r2, [r7, #3]
 8008f0c:	68f9      	ldr	r1, [r7, #12]
 8008f0e:	4613      	mov	r3, r2
 8008f10:	011b      	lsls	r3, r3, #4
 8008f12:	1a9b      	subs	r3, r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	440b      	add	r3, r1
 8008f18:	333c      	adds	r3, #60	@ 0x3c
 8008f1a:	78ba      	ldrb	r2, [r7, #2]
 8008f1c:	701a      	strb	r2, [r3, #0]
 8008f1e:	e009      	b.n	8008f34 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008f20:	78fa      	ldrb	r2, [r7, #3]
 8008f22:	68f9      	ldr	r1, [r7, #12]
 8008f24:	4613      	mov	r3, r2
 8008f26:	011b      	lsls	r3, r3, #4
 8008f28:	1a9b      	subs	r3, r3, r2
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	440b      	add	r3, r1
 8008f2e:	333d      	adds	r3, #61	@ 0x3d
 8008f30:	78ba      	ldrb	r2, [r7, #2]
 8008f32:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3714      	adds	r7, #20
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr

08008f42 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b082      	sub	sp, #8
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f7f7 ffee 	bl	8000f2c <HAL_Delay>
}
 8008f50:	bf00      	nop
 8008f52:	3708      	adds	r7, #8
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b085      	sub	sp, #20
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	4603      	mov	r3, r0
 8008f60:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f66:	79fb      	ldrb	r3, [r7, #7]
 8008f68:	2b03      	cmp	r3, #3
 8008f6a:	d817      	bhi.n	8008f9c <USBH_Get_USB_Status+0x44>
 8008f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f74 <USBH_Get_USB_Status+0x1c>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08008f85 	.word	0x08008f85
 8008f78:	08008f8b 	.word	0x08008f8b
 8008f7c:	08008f91 	.word	0x08008f91
 8008f80:	08008f97 	.word	0x08008f97
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008f84:	2300      	movs	r3, #0
 8008f86:	73fb      	strb	r3, [r7, #15]
    break;
 8008f88:	e00b      	b.n	8008fa2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008f8a:	2302      	movs	r3, #2
 8008f8c:	73fb      	strb	r3, [r7, #15]
    break;
 8008f8e:	e008      	b.n	8008fa2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008f90:	2301      	movs	r3, #1
 8008f92:	73fb      	strb	r3, [r7, #15]
    break;
 8008f94:	e005      	b.n	8008fa2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008f96:	2302      	movs	r3, #2
 8008f98:	73fb      	strb	r3, [r7, #15]
    break;
 8008f9a:	e002      	b.n	8008fa2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	73fb      	strb	r3, [r7, #15]
    break;
 8008fa0:	bf00      	nop
  }
  return usb_status;
 8008fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3714      	adds	r7, #20
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008fba:	79fb      	ldrb	r3, [r7, #7]
 8008fbc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008fbe:	79fb      	ldrb	r3, [r7, #7]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d102      	bne.n	8008fca <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	73fb      	strb	r3, [r7, #15]
 8008fc8:	e001      	b.n	8008fce <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008fce:	7bfb      	ldrb	r3, [r7, #15]
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	2101      	movs	r1, #1
 8008fd4:	4803      	ldr	r0, [pc, #12]	@ (8008fe4 <MX_DriverVbusFS+0x34>)
 8008fd6:	f7f8 fa93 	bl	8001500 <HAL_GPIO_WritePin>
}
 8008fda:	bf00      	nop
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	40020800 	.word	0x40020800

08008fe8 <malloc>:
 8008fe8:	4b02      	ldr	r3, [pc, #8]	@ (8008ff4 <malloc+0xc>)
 8008fea:	4601      	mov	r1, r0
 8008fec:	6818      	ldr	r0, [r3, #0]
 8008fee:	f000 b82d 	b.w	800904c <_malloc_r>
 8008ff2:	bf00      	nop
 8008ff4:	2000002c 	.word	0x2000002c

08008ff8 <free>:
 8008ff8:	4b02      	ldr	r3, [pc, #8]	@ (8009004 <free+0xc>)
 8008ffa:	4601      	mov	r1, r0
 8008ffc:	6818      	ldr	r0, [r3, #0]
 8008ffe:	f000 b8f5 	b.w	80091ec <_free_r>
 8009002:	bf00      	nop
 8009004:	2000002c 	.word	0x2000002c

08009008 <sbrk_aligned>:
 8009008:	b570      	push	{r4, r5, r6, lr}
 800900a:	4e0f      	ldr	r6, [pc, #60]	@ (8009048 <sbrk_aligned+0x40>)
 800900c:	460c      	mov	r4, r1
 800900e:	6831      	ldr	r1, [r6, #0]
 8009010:	4605      	mov	r5, r0
 8009012:	b911      	cbnz	r1, 800901a <sbrk_aligned+0x12>
 8009014:	f000 f8ae 	bl	8009174 <_sbrk_r>
 8009018:	6030      	str	r0, [r6, #0]
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f000 f8a9 	bl	8009174 <_sbrk_r>
 8009022:	1c43      	adds	r3, r0, #1
 8009024:	d103      	bne.n	800902e <sbrk_aligned+0x26>
 8009026:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800902a:	4620      	mov	r0, r4
 800902c:	bd70      	pop	{r4, r5, r6, pc}
 800902e:	1cc4      	adds	r4, r0, #3
 8009030:	f024 0403 	bic.w	r4, r4, #3
 8009034:	42a0      	cmp	r0, r4
 8009036:	d0f8      	beq.n	800902a <sbrk_aligned+0x22>
 8009038:	1a21      	subs	r1, r4, r0
 800903a:	4628      	mov	r0, r5
 800903c:	f000 f89a 	bl	8009174 <_sbrk_r>
 8009040:	3001      	adds	r0, #1
 8009042:	d1f2      	bne.n	800902a <sbrk_aligned+0x22>
 8009044:	e7ef      	b.n	8009026 <sbrk_aligned+0x1e>
 8009046:	bf00      	nop
 8009048:	20000998 	.word	0x20000998

0800904c <_malloc_r>:
 800904c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009050:	1ccd      	adds	r5, r1, #3
 8009052:	f025 0503 	bic.w	r5, r5, #3
 8009056:	3508      	adds	r5, #8
 8009058:	2d0c      	cmp	r5, #12
 800905a:	bf38      	it	cc
 800905c:	250c      	movcc	r5, #12
 800905e:	2d00      	cmp	r5, #0
 8009060:	4606      	mov	r6, r0
 8009062:	db01      	blt.n	8009068 <_malloc_r+0x1c>
 8009064:	42a9      	cmp	r1, r5
 8009066:	d904      	bls.n	8009072 <_malloc_r+0x26>
 8009068:	230c      	movs	r3, #12
 800906a:	6033      	str	r3, [r6, #0]
 800906c:	2000      	movs	r0, #0
 800906e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009148 <_malloc_r+0xfc>
 8009076:	f000 f869 	bl	800914c <__malloc_lock>
 800907a:	f8d8 3000 	ldr.w	r3, [r8]
 800907e:	461c      	mov	r4, r3
 8009080:	bb44      	cbnz	r4, 80090d4 <_malloc_r+0x88>
 8009082:	4629      	mov	r1, r5
 8009084:	4630      	mov	r0, r6
 8009086:	f7ff ffbf 	bl	8009008 <sbrk_aligned>
 800908a:	1c43      	adds	r3, r0, #1
 800908c:	4604      	mov	r4, r0
 800908e:	d158      	bne.n	8009142 <_malloc_r+0xf6>
 8009090:	f8d8 4000 	ldr.w	r4, [r8]
 8009094:	4627      	mov	r7, r4
 8009096:	2f00      	cmp	r7, #0
 8009098:	d143      	bne.n	8009122 <_malloc_r+0xd6>
 800909a:	2c00      	cmp	r4, #0
 800909c:	d04b      	beq.n	8009136 <_malloc_r+0xea>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	4639      	mov	r1, r7
 80090a2:	4630      	mov	r0, r6
 80090a4:	eb04 0903 	add.w	r9, r4, r3
 80090a8:	f000 f864 	bl	8009174 <_sbrk_r>
 80090ac:	4581      	cmp	r9, r0
 80090ae:	d142      	bne.n	8009136 <_malloc_r+0xea>
 80090b0:	6821      	ldr	r1, [r4, #0]
 80090b2:	1a6d      	subs	r5, r5, r1
 80090b4:	4629      	mov	r1, r5
 80090b6:	4630      	mov	r0, r6
 80090b8:	f7ff ffa6 	bl	8009008 <sbrk_aligned>
 80090bc:	3001      	adds	r0, #1
 80090be:	d03a      	beq.n	8009136 <_malloc_r+0xea>
 80090c0:	6823      	ldr	r3, [r4, #0]
 80090c2:	442b      	add	r3, r5
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	f8d8 3000 	ldr.w	r3, [r8]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	bb62      	cbnz	r2, 8009128 <_malloc_r+0xdc>
 80090ce:	f8c8 7000 	str.w	r7, [r8]
 80090d2:	e00f      	b.n	80090f4 <_malloc_r+0xa8>
 80090d4:	6822      	ldr	r2, [r4, #0]
 80090d6:	1b52      	subs	r2, r2, r5
 80090d8:	d420      	bmi.n	800911c <_malloc_r+0xd0>
 80090da:	2a0b      	cmp	r2, #11
 80090dc:	d917      	bls.n	800910e <_malloc_r+0xc2>
 80090de:	1961      	adds	r1, r4, r5
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	6025      	str	r5, [r4, #0]
 80090e4:	bf18      	it	ne
 80090e6:	6059      	strne	r1, [r3, #4]
 80090e8:	6863      	ldr	r3, [r4, #4]
 80090ea:	bf08      	it	eq
 80090ec:	f8c8 1000 	streq.w	r1, [r8]
 80090f0:	5162      	str	r2, [r4, r5]
 80090f2:	604b      	str	r3, [r1, #4]
 80090f4:	4630      	mov	r0, r6
 80090f6:	f000 f82f 	bl	8009158 <__malloc_unlock>
 80090fa:	f104 000b 	add.w	r0, r4, #11
 80090fe:	1d23      	adds	r3, r4, #4
 8009100:	f020 0007 	bic.w	r0, r0, #7
 8009104:	1ac2      	subs	r2, r0, r3
 8009106:	bf1c      	itt	ne
 8009108:	1a1b      	subne	r3, r3, r0
 800910a:	50a3      	strne	r3, [r4, r2]
 800910c:	e7af      	b.n	800906e <_malloc_r+0x22>
 800910e:	6862      	ldr	r2, [r4, #4]
 8009110:	42a3      	cmp	r3, r4
 8009112:	bf0c      	ite	eq
 8009114:	f8c8 2000 	streq.w	r2, [r8]
 8009118:	605a      	strne	r2, [r3, #4]
 800911a:	e7eb      	b.n	80090f4 <_malloc_r+0xa8>
 800911c:	4623      	mov	r3, r4
 800911e:	6864      	ldr	r4, [r4, #4]
 8009120:	e7ae      	b.n	8009080 <_malloc_r+0x34>
 8009122:	463c      	mov	r4, r7
 8009124:	687f      	ldr	r7, [r7, #4]
 8009126:	e7b6      	b.n	8009096 <_malloc_r+0x4a>
 8009128:	461a      	mov	r2, r3
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	42a3      	cmp	r3, r4
 800912e:	d1fb      	bne.n	8009128 <_malloc_r+0xdc>
 8009130:	2300      	movs	r3, #0
 8009132:	6053      	str	r3, [r2, #4]
 8009134:	e7de      	b.n	80090f4 <_malloc_r+0xa8>
 8009136:	230c      	movs	r3, #12
 8009138:	6033      	str	r3, [r6, #0]
 800913a:	4630      	mov	r0, r6
 800913c:	f000 f80c 	bl	8009158 <__malloc_unlock>
 8009140:	e794      	b.n	800906c <_malloc_r+0x20>
 8009142:	6005      	str	r5, [r0, #0]
 8009144:	e7d6      	b.n	80090f4 <_malloc_r+0xa8>
 8009146:	bf00      	nop
 8009148:	2000099c 	.word	0x2000099c

0800914c <__malloc_lock>:
 800914c:	4801      	ldr	r0, [pc, #4]	@ (8009154 <__malloc_lock+0x8>)
 800914e:	f000 b84b 	b.w	80091e8 <__retarget_lock_acquire_recursive>
 8009152:	bf00      	nop
 8009154:	20000ad8 	.word	0x20000ad8

08009158 <__malloc_unlock>:
 8009158:	4801      	ldr	r0, [pc, #4]	@ (8009160 <__malloc_unlock+0x8>)
 800915a:	f000 b846 	b.w	80091ea <__retarget_lock_release_recursive>
 800915e:	bf00      	nop
 8009160:	20000ad8 	.word	0x20000ad8

08009164 <memset>:
 8009164:	4402      	add	r2, r0
 8009166:	4603      	mov	r3, r0
 8009168:	4293      	cmp	r3, r2
 800916a:	d100      	bne.n	800916e <memset+0xa>
 800916c:	4770      	bx	lr
 800916e:	f803 1b01 	strb.w	r1, [r3], #1
 8009172:	e7f9      	b.n	8009168 <memset+0x4>

08009174 <_sbrk_r>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	4d06      	ldr	r5, [pc, #24]	@ (8009190 <_sbrk_r+0x1c>)
 8009178:	2300      	movs	r3, #0
 800917a:	4604      	mov	r4, r0
 800917c:	4608      	mov	r0, r1
 800917e:	602b      	str	r3, [r5, #0]
 8009180:	f7f7 fdf0 	bl	8000d64 <_sbrk>
 8009184:	1c43      	adds	r3, r0, #1
 8009186:	d102      	bne.n	800918e <_sbrk_r+0x1a>
 8009188:	682b      	ldr	r3, [r5, #0]
 800918a:	b103      	cbz	r3, 800918e <_sbrk_r+0x1a>
 800918c:	6023      	str	r3, [r4, #0]
 800918e:	bd38      	pop	{r3, r4, r5, pc}
 8009190:	20000adc 	.word	0x20000adc

08009194 <__errno>:
 8009194:	4b01      	ldr	r3, [pc, #4]	@ (800919c <__errno+0x8>)
 8009196:	6818      	ldr	r0, [r3, #0]
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	2000002c 	.word	0x2000002c

080091a0 <__libc_init_array>:
 80091a0:	b570      	push	{r4, r5, r6, lr}
 80091a2:	4d0d      	ldr	r5, [pc, #52]	@ (80091d8 <__libc_init_array+0x38>)
 80091a4:	4c0d      	ldr	r4, [pc, #52]	@ (80091dc <__libc_init_array+0x3c>)
 80091a6:	1b64      	subs	r4, r4, r5
 80091a8:	10a4      	asrs	r4, r4, #2
 80091aa:	2600      	movs	r6, #0
 80091ac:	42a6      	cmp	r6, r4
 80091ae:	d109      	bne.n	80091c4 <__libc_init_array+0x24>
 80091b0:	4d0b      	ldr	r5, [pc, #44]	@ (80091e0 <__libc_init_array+0x40>)
 80091b2:	4c0c      	ldr	r4, [pc, #48]	@ (80091e4 <__libc_init_array+0x44>)
 80091b4:	f000 f864 	bl	8009280 <_init>
 80091b8:	1b64      	subs	r4, r4, r5
 80091ba:	10a4      	asrs	r4, r4, #2
 80091bc:	2600      	movs	r6, #0
 80091be:	42a6      	cmp	r6, r4
 80091c0:	d105      	bne.n	80091ce <__libc_init_array+0x2e>
 80091c2:	bd70      	pop	{r4, r5, r6, pc}
 80091c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c8:	4798      	blx	r3
 80091ca:	3601      	adds	r6, #1
 80091cc:	e7ee      	b.n	80091ac <__libc_init_array+0xc>
 80091ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80091d2:	4798      	blx	r3
 80091d4:	3601      	adds	r6, #1
 80091d6:	e7f2      	b.n	80091be <__libc_init_array+0x1e>
 80091d8:	080092bc 	.word	0x080092bc
 80091dc:	080092bc 	.word	0x080092bc
 80091e0:	080092bc 	.word	0x080092bc
 80091e4:	080092c0 	.word	0x080092c0

080091e8 <__retarget_lock_acquire_recursive>:
 80091e8:	4770      	bx	lr

080091ea <__retarget_lock_release_recursive>:
 80091ea:	4770      	bx	lr

080091ec <_free_r>:
 80091ec:	b538      	push	{r3, r4, r5, lr}
 80091ee:	4605      	mov	r5, r0
 80091f0:	2900      	cmp	r1, #0
 80091f2:	d041      	beq.n	8009278 <_free_r+0x8c>
 80091f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091f8:	1f0c      	subs	r4, r1, #4
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	bfb8      	it	lt
 80091fe:	18e4      	addlt	r4, r4, r3
 8009200:	f7ff ffa4 	bl	800914c <__malloc_lock>
 8009204:	4a1d      	ldr	r2, [pc, #116]	@ (800927c <_free_r+0x90>)
 8009206:	6813      	ldr	r3, [r2, #0]
 8009208:	b933      	cbnz	r3, 8009218 <_free_r+0x2c>
 800920a:	6063      	str	r3, [r4, #4]
 800920c:	6014      	str	r4, [r2, #0]
 800920e:	4628      	mov	r0, r5
 8009210:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009214:	f7ff bfa0 	b.w	8009158 <__malloc_unlock>
 8009218:	42a3      	cmp	r3, r4
 800921a:	d908      	bls.n	800922e <_free_r+0x42>
 800921c:	6820      	ldr	r0, [r4, #0]
 800921e:	1821      	adds	r1, r4, r0
 8009220:	428b      	cmp	r3, r1
 8009222:	bf01      	itttt	eq
 8009224:	6819      	ldreq	r1, [r3, #0]
 8009226:	685b      	ldreq	r3, [r3, #4]
 8009228:	1809      	addeq	r1, r1, r0
 800922a:	6021      	streq	r1, [r4, #0]
 800922c:	e7ed      	b.n	800920a <_free_r+0x1e>
 800922e:	461a      	mov	r2, r3
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	b10b      	cbz	r3, 8009238 <_free_r+0x4c>
 8009234:	42a3      	cmp	r3, r4
 8009236:	d9fa      	bls.n	800922e <_free_r+0x42>
 8009238:	6811      	ldr	r1, [r2, #0]
 800923a:	1850      	adds	r0, r2, r1
 800923c:	42a0      	cmp	r0, r4
 800923e:	d10b      	bne.n	8009258 <_free_r+0x6c>
 8009240:	6820      	ldr	r0, [r4, #0]
 8009242:	4401      	add	r1, r0
 8009244:	1850      	adds	r0, r2, r1
 8009246:	4283      	cmp	r3, r0
 8009248:	6011      	str	r1, [r2, #0]
 800924a:	d1e0      	bne.n	800920e <_free_r+0x22>
 800924c:	6818      	ldr	r0, [r3, #0]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	6053      	str	r3, [r2, #4]
 8009252:	4408      	add	r0, r1
 8009254:	6010      	str	r0, [r2, #0]
 8009256:	e7da      	b.n	800920e <_free_r+0x22>
 8009258:	d902      	bls.n	8009260 <_free_r+0x74>
 800925a:	230c      	movs	r3, #12
 800925c:	602b      	str	r3, [r5, #0]
 800925e:	e7d6      	b.n	800920e <_free_r+0x22>
 8009260:	6820      	ldr	r0, [r4, #0]
 8009262:	1821      	adds	r1, r4, r0
 8009264:	428b      	cmp	r3, r1
 8009266:	bf04      	itt	eq
 8009268:	6819      	ldreq	r1, [r3, #0]
 800926a:	685b      	ldreq	r3, [r3, #4]
 800926c:	6063      	str	r3, [r4, #4]
 800926e:	bf04      	itt	eq
 8009270:	1809      	addeq	r1, r1, r0
 8009272:	6021      	streq	r1, [r4, #0]
 8009274:	6054      	str	r4, [r2, #4]
 8009276:	e7ca      	b.n	800920e <_free_r+0x22>
 8009278:	bd38      	pop	{r3, r4, r5, pc}
 800927a:	bf00      	nop
 800927c:	2000099c 	.word	0x2000099c

08009280 <_init>:
 8009280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009282:	bf00      	nop
 8009284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009286:	bc08      	pop	{r3}
 8009288:	469e      	mov	lr, r3
 800928a:	4770      	bx	lr

0800928c <_fini>:
 800928c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800928e:	bf00      	nop
 8009290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009292:	bc08      	pop	{r3}
 8009294:	469e      	mov	lr, r3
 8009296:	4770      	bx	lr
