{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "sys_vga.qsys sys_vga.BAK.qsys " "Backing up file \"sys_vga.qsys\" to \"sys_vga.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1527559898078 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "sys_vga/synthesis/sys_vga.v sys_vga.BAK.v " "Backing up file \"sys_vga/synthesis/sys_vga.v\" to \"sys_vga.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1527559898083 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys sys_vga.qsys " "Started upgrading IP component Qsys with file \"sys_vga.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1527559898084 ""}
{ "Info" "" "" "2018.05.28.19:12:20 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.05.28.19:12:20 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1527559940792 ""}
{ "Info" "" "" "2018.05.28.19:12:21 Info: Upgrading sys_sdram_pll_0 to version 17.1." {  } {  } 0 0 "2018.05.28.19:12:21 Info: Upgrading sys_sdram_pll_0 to version 17.1." 0 0 "Shell" 0 -1 1527559941275 ""}
{ "Info" "" "" "2018.05.28.19:12:21 Info: Upgraded from version 16.1" {  } {  } 0 0 "2018.05.28.19:12:21 Info: Upgraded from version 16.1" 0 0 "Shell" 0 -1 1527559941275 ""}
{ "Info" "" "" "2018.05.28.19:12:21 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.05.28.19:12:21 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1527559941275 ""}
{ "Info" "sys_vga_generation.rpt" "" "2018.05.28.19:13:00 Info: Saving generation log to C:/Users/David/Desktop/chess hardware/Hardware/sys_vga" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Saving generation log to C:/Users/David/Desktop/chess hardware/Hardware/sys_vga" 0 0 "Shell" 0 -1 1527559980211 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1527559980212 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: qsys-generate \"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2018.05.28.19:13:00 Info: qsys-generate \"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1527559980225 ""}
{ "Info" "sys_vga.qsys" "" "2018.05.28.19:13:00 Info: Loading Hardware" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Loading Hardware" 0 0 "Shell" 0 -1 1527559980295 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Reading input file" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Reading input file" 0 0 "Shell" 0 -1 1527559980625 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding Arm_A9_HPS \[altera_hps 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding Arm_A9_HPS \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1527559980629 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module Arm_A9_HPS" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module Arm_A9_HPS" 0 0 "Shell" 0 -1 1527559980634 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1527559980644 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1527559980645 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1527559980647 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1527559980648 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" 0 0 "Shell" 0 -1 1527559980650 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1527559980650 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding fifo_fpga_to_hps \[altera_avalon_fifo 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding fifo_fpga_to_hps \[altera_avalon_fifo 17.1\]" 0 0 "Shell" 0 -1 1527559980651 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module fifo_fpga_to_hps" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module fifo_fpga_to_hps" 0 0 "Shell" 0 -1 1527559980651 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding fifo_hps_to_fpga \[altera_avalon_fifo 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding fifo_hps_to_fpga \[altera_avalon_fifo 17.1\]" 0 0 "Shell" 0 -1 1527559980652 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module fifo_hps_to_fpga" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module fifo_hps_to_fpga" 0 0 "Shell" 0 -1 1527559980653 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding hex5_hex0 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding hex5_hex0 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1527559980654 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module hex5_hex0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module hex5_hex0" 0 0 "Shell" 0 -1 1527559980656 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1527559980657 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module new_sdram_controller_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module new_sdram_controller_0" 0 0 "Shell" 0 -1 1527559980658 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding pll_0 \[altera_pll 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding pll_0 \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1527559980659 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module pll_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1527559980660 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding pll_1 \[altera_pll 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding pll_1 \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1527559980664 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module pll_1" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module pll_1" 0 0 "Shell" 0 -1 1527559980665 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding pushbuttons \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding pushbuttons \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1527559980669 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module pushbuttons" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module pushbuttons" 0 0 "Shell" 0 -1 1527559980670 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding ram \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1527559980672 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module ram" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module ram" 0 0 "Shell" 0 -1 1527559980673 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" 0 0 "Shell" 0 -1 1527559980674 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module reg32_avalon_interface_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module reg32_avalon_interface_0" 0 0 "Shell" 0 -1 1527559980674 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 16.1\]" 0 0 "Shell" 0 -1 1527559980675 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module sys_sdram_pll_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module sys_sdram_pll_0" 0 0 "Shell" 0 -1 1527559980676 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1527559980676 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1527559980677 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Adding system_console \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Adding system_console \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1527559980678 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing module system_console" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing module system_console" 0 0 "Shell" 0 -1 1527559980678 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Building connections" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Building connections" 0 0 "Shell" 0 -1 1527559980679 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Parameterizing connections" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1527559980684 ""}
{ "Info" "" "" "2018.05.28.19:13:00 Info: Validating" {  } {  } 0 0 "2018.05.28.19:13:00 Info: Validating" 0 0 "Shell" 0 -1 1527559980686 ""}
{ "Info" "" "" "2018.05.28.19:13:14 Info: Done reading input file" {  } {  } 0 0 "2018.05.28.19:13:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1527559994598 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1527559999543 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527559999543 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1527559999543 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1527559999543 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." 0 0 "Shell" 0 -1 1527559999544 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.05.28.19:13:19 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1527559999548 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1527559999549 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1527559999549 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1527559999549 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1527559999550 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.pll_1: Able to implement PLL with user settings" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.pll_1: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1527559999550 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1527559999551 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1527559999551 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1527559999551 ""}
{ "Info" "" "" "2018.05.28.19:13:19 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.05.28.19:13:19 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1527559999552 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527559999554 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527559999554 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527559999554 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1527559999554 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" 0 0 "Shell" 0 -1 1527559999557 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" 0 0 "Shell" 0 -1 1527559999557 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" 0 0 "Shell" 0 -1 1527559999557 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" 0 0 "Shell" 0 -1 1527559999558 ""}
{ "Warning" "" "" "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2" {  } {  } 0 0 "2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2" 0 0 "Shell" 0 -1 1527559999558 ""}
{ "Info" "" "" "2018.05.28.19:13:22 Info: sys_vga: Generating sys_vga \"sys_vga\" for SIM_VERILOG" {  } {  } 0 0 "2018.05.28.19:13:22 Info: sys_vga: Generating sys_vga \"sys_vga\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1527560002968 ""}
{ "Info" "" "" "2018.05.28.19:13:32 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave Arm_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2018.05.28.19:13:32 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave Arm_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1527560012214 ""}
{ "Info" "" "" "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1527560017683 ""}
{ "Info" "" "" "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 0 "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1527560017707 ""}
{ "Info" "" "" "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1527560017714 ""}
{ "Info" "" "" "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2018.05.28.19:13:37 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1527560017726 ""}
{ "Warning" "" "" "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1527560019332 ""}
{ "Warning" "" "" "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1527560019333 ""}
{ "Warning" "" "" "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527560019334 ""}
{ "Warning" "" "" "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527560019335 ""}
{ "Info" "" "" "2018.05.28.19:13:49 Info: Arm_A9_HPS: \"Running  for module: Arm_A9_HPS\"" {  } {  } 0 0 "2018.05.28.19:13:49 Info: Arm_A9_HPS: \"Running  for module: Arm_A9_HPS\"" 0 0 "Shell" 0 -1 1527560029330 ""}
{ "Info" "" "" "2018.05.28.19:13:50 Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.05.28.19:13:50 Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1527560030585 ""}
{ "Info" "" "" "2018.05.28.19:13:51 Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.28.19:13:51 Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527560031474 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.05.28.19:13:51 Warning: Arm_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.05.28.19:13:51 Warning: Arm_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1527560031479 ""}
{ "Warning" "" "" "2018.05.28.19:13:51 Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.05.28.19:13:51 Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1527560031480 ""}
{ "Info" "" "" "2018.05.28.19:13:51 Info: Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." {  } {  } 0 0 "2018.05.28.19:13:51 Info: Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." 0 0 "Shell" 0 -1 1527560031485 ""}
{ "Info" "" "" "2018.05.28.19:13:54 Info: Arm_A9_HPS: \"sys_vga\" instantiated altera_hps \"Arm_A9_HPS\"" {  } {  } 0 0 "2018.05.28.19:13:54 Info: Arm_A9_HPS: \"sys_vga\" instantiated altera_hps \"Arm_A9_HPS\"" 0 0 "Shell" 0 -1 1527560034143 ""}
{ "Info" "" "" "2018.05.28.19:14:07 Info: alt_vip_itc_0: \"sys_vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2018.05.28.19:14:07 Info: alt_vip_itc_0: \"sys_vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1527560047861 ""}
{ "Info" "" "" "2018.05.28.19:14:20 Info: alt_vip_vfr_0: Generating Verilog simulation model" {  } {  } 0 0 "2018.05.28.19:14:20 Info: alt_vip_vfr_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1527560060684 ""}
{ "Warning" "" "" "2018.05.28.19:14:54 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1527560094435 ""}
{ "Warning" "alt_vipvfr131_prc_read_master.v Line: 47" "" "2018.05.28.19:14:54 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094435 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 142" "" "2018.05.28.19:14:54 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094436 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 143" "" "2018.05.28.19:14:54 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094436 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094437 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181" "" "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094437 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261" "" "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094438 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262" "" "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094438 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094440 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094440 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094440 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094441 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094441 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195\n2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094442 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094442 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094442 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094442 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094443 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094443 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094443 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094443 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260" "" "2018.05.28.19:14:54 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094451 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424" "" "2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094454 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425" "" "2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094455 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437" "" "2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094456 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641" "" "2018.05.28.19:14:54 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094456 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 230" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094456 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094456 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 264" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094457 ""}
{ "Warning" "alt_vipvfr131_common_gray_clock_crosser.vhd Line: 70" "" "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094457 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094458 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094458 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094458 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094459 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094459 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094460 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_vfr_control_packet_encoder.v Line: 82\n2018.05.28.19:14:54 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_vfr_control_packet_encoder.v Line: 82\n2018.05.28.19:14:54 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094461 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.05.28.19:14:54 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094461 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.05.28.19:14:54 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094461 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.05.28.19:14:54 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" {  } {  } 0 0 "2018.05.28.19:14:54 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1527560094461 ""}
{ "Info" "" "" "2018.05.28.19:14:54 Info: alt_vip_vfr_0: Generated simulation model sys_vga_alt_vip_vfr_0.vo" {  } {  } 0 0 "2018.05.28.19:14:54 Info: alt_vip_vfr_0: Generated simulation model sys_vga_alt_vip_vfr_0.vo" 0 0 "Shell" 0 -1 1527560094587 ""}
{ "Info" "" "" "2018.05.28.19:14:54 Info: alt_vip_vfr_0: \"sys_vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2018.05.28.19:14:54 Info: alt_vip_vfr_0: \"sys_vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1527560094631 ""}
{ "Info" "" "" "2018.05.28.19:14:54 Info: fifo_fpga_to_hps: Starting RTL generation for module 'sys_vga_fifo_fpga_to_hps'" {  } {  } 0 0 "2018.05.28.19:14:54 Info: fifo_fpga_to_hps: Starting RTL generation for module 'sys_vga_fifo_fpga_to_hps'" 0 0 "Shell" 0 -1 1527560094673 ""}
{ "Info" "  ]" "" "2018.05.28.19:14:54 Info: fifo_fpga_to_hps:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sys_vga_fifo_fpga_to_hps --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen//sys_vga_fifo_fpga_to_hps_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen" {  } {  } 0 0 "2018.05.28.19:14:54 Info: fifo_fpga_to_hps:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sys_vga_fifo_fpga_to_hps --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen//sys_vga_fifo_fpga_to_hps_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen" 0 0 "Shell" 0 -1 1527560094673 ""}
{ "Info" "" "" "2018.05.28.19:14:55 Info: fifo_fpga_to_hps: Done RTL generation for module 'sys_vga_fifo_fpga_to_hps'" {  } {  } 0 0 "2018.05.28.19:14:55 Info: fifo_fpga_to_hps: Done RTL generation for module 'sys_vga_fifo_fpga_to_hps'" 0 0 "Shell" 0 -1 1527560095775 ""}
{ "Info" "" "" "2018.05.28.19:14:55 Info: fifo_fpga_to_hps: \"sys_vga\" instantiated altera_avalon_fifo \"fifo_fpga_to_hps\"" {  } {  } 0 0 "2018.05.28.19:14:55 Info: fifo_fpga_to_hps: \"sys_vga\" instantiated altera_avalon_fifo \"fifo_fpga_to_hps\"" 0 0 "Shell" 0 -1 1527560095788 ""}
{ "Info" "" "" "2018.05.28.19:14:55 Info: hex5_hex0: Starting RTL generation for module 'sys_vga_hex5_hex0'" {  } {  } 0 0 "2018.05.28.19:14:55 Info: hex5_hex0: Starting RTL generation for module 'sys_vga_hex5_hex0'" 0 0 "Shell" 0 -1 1527560095802 ""}
{ "Info" "  ]" "" "2018.05.28.19:14:55 Info: hex5_hex0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_hex5_hex0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen//sys_vga_hex5_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen" {  } {  } 0 0 "2018.05.28.19:14:55 Info: hex5_hex0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_hex5_hex0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen//sys_vga_hex5_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen" 0 0 "Shell" 0 -1 1527560095803 ""}
{ "Info" "" "" "2018.05.28.19:14:56 Info: hex5_hex0: Done RTL generation for module 'sys_vga_hex5_hex0'" {  } {  } 0 0 "2018.05.28.19:14:56 Info: hex5_hex0: Done RTL generation for module 'sys_vga_hex5_hex0'" 0 0 "Shell" 0 -1 1527560096368 ""}
{ "Info" "" "" "2018.05.28.19:14:56 Info: hex5_hex0: \"sys_vga\" instantiated altera_avalon_pio \"hex5_hex0\"" {  } {  } 0 0 "2018.05.28.19:14:56 Info: hex5_hex0: \"sys_vga\" instantiated altera_avalon_pio \"hex5_hex0\"" 0 0 "Shell" 0 -1 1527560096381 ""}
{ "Info" "" "" "2018.05.28.19:14:56 Info: new_sdram_controller_0: Starting RTL generation for module 'sys_vga_new_sdram_controller_0'" {  } {  } 0 0 "2018.05.28.19:14:56 Info: new_sdram_controller_0: Starting RTL generation for module 'sys_vga_new_sdram_controller_0'" 0 0 "Shell" 0 -1 1527560096396 ""}
{ "Info" "  ]" "" "2018.05.28.19:14:56 Info: new_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_vga_new_sdram_controller_0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen//sys_vga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen" {  } {  } 0 0 "2018.05.28.19:14:56 Info: new_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_vga_new_sdram_controller_0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen//sys_vga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen" 0 0 "Shell" 0 -1 1527560096396 ""}
{ "Info" "" "" "2018.05.28.19:14:57 Info: new_sdram_controller_0: Done RTL generation for module 'sys_vga_new_sdram_controller_0'" {  } {  } 0 0 "2018.05.28.19:14:57 Info: new_sdram_controller_0: Done RTL generation for module 'sys_vga_new_sdram_controller_0'" 0 0 "Shell" 0 -1 1527560097420 ""}
{ "Info" "" "" "2018.05.28.19:14:57 Info: new_sdram_controller_0: \"sys_vga\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 0 "2018.05.28.19:14:57 Info: new_sdram_controller_0: \"sys_vga\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" 0 0 "Shell" 0 -1 1527560097431 ""}
{ "Info" "" "" "2018.05.28.19:14:57 Info: pll_0: Generating simgen model" {  } {  } 0 0 "2018.05.28.19:14:57 Info: pll_0: Generating simgen model" 0 0 "Shell" 0 -1 1527560097497 ""}
{ "Info" "sys_vga_pll_0.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "true"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "normal"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "130.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4794 megabytes\n    Info: Processing ended: Mon May 28 19:15:23 2018\n    Info: Elapsed time: 00:00:22\n    Info: Total CPU time (on all processors): 00:00:05\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4666 megabytes\n    Info: Processing ended: Mon May 28 19:15:23 2018\n    Info: Elapsed time: 00:00:23\n    Info: Total CPU time (on all processors): 00:00:07" "" "2018.05.28.19:15:24 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:00 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:01 2018\nInfo: Command: quartus_map sys_vga_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file sys_vga_pll_0.v\n    Info (12023): Found entity 1: sys_vga_pll_0 File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen/sys_vga_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"sys_vga_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen/sys_vga_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen/sys_vga_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen" {  } {  } 0 0 "2018.05.28.19:15:24 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:00 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:01 2018\nInfo: Command: quartus_map sys_vga_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file sys_vga_pll_0.v\n    Info (12023): Found entity 1: sys_vga_pll_0 File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen/sys_vga_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"sys_vga_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen/sys_vga_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen/sys_vga_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0012_pll_0_gen" 0 0 "Shell" 0 -1 1527560124818 ""}
{ "Info" "" "" "2018.05.28.19:15:24 Info: pll_0: Simgen was successful" {  } {  } 0 0 "2018.05.28.19:15:24 Info: pll_0: Simgen was successful" 0 0 "Shell" 0 -1 1527560124821 ""}
{ "Info" "" "" "2018.05.28.19:15:24 Info: pll_0: \"sys_vga\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2018.05.28.19:15:24 Info: pll_0: \"sys_vga\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1527560124868 ""}
{ "Info" "" "" "2018.05.28.19:15:24 Info: pll_1: Generating simgen model" {  } {  } 0 0 "2018.05.28.19:15:24 Info: pll_1: Generating simgen model" 0 0 "Shell" 0 -1 1527560124931 ""}
{ "Info" "sys_vga_pll_1.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "65.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4794 megabytes\n    Info: Processing ended: Mon May 28 19:15:50 2018\n    Info: Elapsed time: 00:00:21\n    Info: Total CPU time (on all processors): 00:00:05\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4666 megabytes\n    Info: Processing ended: Mon May 28 19:15:50 2018\n    Info: Elapsed time: 00:00:23\n    Info: Total CPU time (on all processors): 00:00:07" "" "2018.05.28.19:15:51 Info: pll_1: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:27 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:29 2018\nInfo: Command: quartus_map sys_vga_pll_1.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file sys_vga_pll_1.v\n    Info (12023): Found entity 1: sys_vga_pll_1 File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen/sys_vga_pll_1.v Line: 2\nInfo (12127): Elaborating entity \"sys_vga_pll_1\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen/sys_vga_pll_1.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen/sys_vga_pll_1.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen" {  } {  } 0 0 "2018.05.28.19:15:51 Info: pll_1: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:27 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:15:29 2018\nInfo: Command: quartus_map sys_vga_pll_1.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file sys_vga_pll_1.v\n    Info (12023): Found entity 1: sys_vga_pll_1 File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen/sys_vga_pll_1.v Line: 2\nInfo (12127): Elaborating entity \"sys_vga_pll_1\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen/sys_vga_pll_1.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen/sys_vga_pll_1.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0013_pll_1_gen" 0 0 "Shell" 0 -1 1527560151751 ""}
{ "Info" "" "" "2018.05.28.19:15:51 Info: pll_1: Simgen was successful" {  } {  } 0 0 "2018.05.28.19:15:51 Info: pll_1: Simgen was successful" 0 0 "Shell" 0 -1 1527560151753 ""}
{ "Info" "" "" "2018.05.28.19:15:51 Info: pll_1: \"sys_vga\" instantiated altera_pll \"pll_1\"" {  } {  } 0 0 "2018.05.28.19:15:51 Info: pll_1: \"sys_vga\" instantiated altera_pll \"pll_1\"" 0 0 "Shell" 0 -1 1527560151802 ""}
{ "Info" "" "" "2018.05.28.19:15:51 Info: pushbuttons: Starting RTL generation for module 'sys_vga_pushbuttons'" {  } {  } 0 0 "2018.05.28.19:15:51 Info: pushbuttons: Starting RTL generation for module 'sys_vga_pushbuttons'" 0 0 "Shell" 0 -1 1527560151824 ""}
{ "Info" "  ]" "" "2018.05.28.19:15:51 Info: pushbuttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_pushbuttons --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen//sys_vga_pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen" {  } {  } 0 0 "2018.05.28.19:15:51 Info: pushbuttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_pushbuttons --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen//sys_vga_pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen" 0 0 "Shell" 0 -1 1527560151825 ""}
{ "Info" "" "" "2018.05.28.19:15:52 Info: pushbuttons: Done RTL generation for module 'sys_vga_pushbuttons'" {  } {  } 0 0 "2018.05.28.19:15:52 Info: pushbuttons: Done RTL generation for module 'sys_vga_pushbuttons'" 0 0 "Shell" 0 -1 1527560152486 ""}
{ "Info" "" "" "2018.05.28.19:15:52 Info: pushbuttons: \"sys_vga\" instantiated altera_avalon_pio \"pushbuttons\"" {  } {  } 0 0 "2018.05.28.19:15:52 Info: pushbuttons: \"sys_vga\" instantiated altera_avalon_pio \"pushbuttons\"" 0 0 "Shell" 0 -1 1527560152496 ""}
{ "Info" "" "" "2018.05.28.19:15:52 Info: ram: Starting RTL generation for module 'sys_vga_ram'" {  } {  } 0 0 "2018.05.28.19:15:52 Info: ram: Starting RTL generation for module 'sys_vga_ram'" 0 0 "Shell" 0 -1 1527560152507 ""}
{ "Info" "  ]" "" "2018.05.28.19:15:52 Info: ram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_vga_ram --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen//sys_vga_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen" {  } {  } 0 0 "2018.05.28.19:15:52 Info: ram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_vga_ram --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen//sys_vga_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen" 0 0 "Shell" 0 -1 1527560152507 ""}
{ "Info" "" "" "2018.05.28.19:15:53 Info: ram: Done RTL generation for module 'sys_vga_ram'" {  } {  } 0 0 "2018.05.28.19:15:53 Info: ram: Done RTL generation for module 'sys_vga_ram'" 0 0 "Shell" 0 -1 1527560153165 ""}
{ "Info" "" "" "2018.05.28.19:15:53 Info: ram: \"sys_vga\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 0 "2018.05.28.19:15:53 Info: ram: \"sys_vga\" instantiated altera_avalon_onchip_memory2 \"ram\"" 0 0 "Shell" 0 -1 1527560153196 ""}
{ "Info" "" "" "2018.05.28.19:15:53 Info: reg32_avalon_interface_0: \"sys_vga\" instantiated reg32_avalon_interface \"reg32_avalon_interface_0\"" {  } {  } 0 0 "2018.05.28.19:15:53 Info: reg32_avalon_interface_0: \"sys_vga\" instantiated reg32_avalon_interface \"reg32_avalon_interface_0\"" 0 0 "Shell" 0 -1 1527560153204 ""}
{ "Info" "" "" "2018.05.28.19:15:54 Info: sys_sdram_pll_0: \"sys_vga\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 0 "2018.05.28.19:15:54 Info: sys_sdram_pll_0: \"sys_vga\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" 0 0 "Shell" 0 -1 1527560154126 ""}
{ "Info" "" "" "2018.05.28.19:15:54 Info: sysid_qsys_0: \"sys_vga\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2018.05.28.19:15:54 Info: sysid_qsys_0: \"sys_vga\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1527560154136 ""}
{ "Info" "" "" "2018.05.28.19:15:54 Info: system_console: Starting RTL generation for module 'sys_vga_system_console'" {  } {  } 0 0 "2018.05.28.19:15:54 Info: system_console: Starting RTL generation for module 'sys_vga_system_console'" 0 0 "Shell" 0 -1 1527560154148 ""}
{ "Info" "  ]" "" "2018.05.28.19:15:54 Info: system_console:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_vga_system_console --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen//sys_vga_system_console_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen" {  } {  } 0 0 "2018.05.28.19:15:54 Info: system_console:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_vga_system_console --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen//sys_vga_system_console_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen" 0 0 "Shell" 0 -1 1527560154148 ""}
{ "Info" "" "" "2018.05.28.19:15:54 Info: system_console: Done RTL generation for module 'sys_vga_system_console'" {  } {  } 0 0 "2018.05.28.19:15:54 Info: system_console: Done RTL generation for module 'sys_vga_system_console'" 0 0 "Shell" 0 -1 1527560154915 ""}
{ "Info" "" "" "2018.05.28.19:15:54 Info: system_console: \"sys_vga\" instantiated altera_avalon_jtag_uart \"system_console\"" {  } {  } 0 0 "2018.05.28.19:15:54 Info: system_console: \"sys_vga\" instantiated altera_avalon_jtag_uart \"system_console\"" 0 0 "Shell" 0 -1 1527560154930 ""}
{ "Info" "" "" "2018.05.28.19:15:55 Info: mm_interconnect_0: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.05.28.19:15:55 Info: mm_interconnect_0: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1527560155959 ""}
{ "Info" "" "" "2018.05.28.19:15:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:15:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560158112 ""}
{ "Info" "" "" "2018.05.28.19:15:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:15:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560158437 ""}
{ "Info" "" "" "2018.05.28.19:15:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:15:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560158780 ""}
{ "Info" "" "" "2018.05.28.19:15:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:15:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560159115 ""}
{ "Info" "" "" "2018.05.28.19:16:00 Info: mm_interconnect_1: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.05.28.19:16:00 Info: mm_interconnect_1: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1527560160908 ""}
{ "Info" "" "" "2018.05.28.19:16:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560164301 ""}
{ "Info" "" "" "2018.05.28.19:16:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560164668 ""}
{ "Info" "" "" "2018.05.28.19:16:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560164984 ""}
{ "Info" "" "" "2018.05.28.19:16:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560165309 ""}
{ "Info" "" "" "2018.05.28.19:16:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560165627 ""}
{ "Info" "" "" "2018.05.28.19:16:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560166001 ""}
{ "Info" "" "" "2018.05.28.19:16:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560166379 ""}
{ "Info" "" "" "2018.05.28.19:16:06 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:16:06 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560166703 ""}
{ "Info" "" "" "2018.05.28.19:16:10 Info: mm_interconnect_2: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.05.28.19:16:10 Info: mm_interconnect_2: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1527560170012 ""}
{ "Info" "" "" "2018.05.28.19:16:10 Info: irq_mapper: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.05.28.19:16:10 Info: irq_mapper: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1527560170027 ""}
{ "Info" "" "" "2018.05.28.19:16:10 Info: irq_mapper_001: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.05.28.19:16:10 Info: irq_mapper_001: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1527560170040 ""}
{ "Info" "" "" "2018.05.28.19:16:10 Info: rst_controller: \"sys_vga\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.05.28.19:16:10 Info: rst_controller: \"sys_vga\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1527560170053 ""}
{ "Info" "" "" "2018.05.28.19:16:10 Info: fpga_interfaces: \"Arm_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.05.28.19:16:10 Info: fpga_interfaces: \"Arm_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1527560170309 ""}
{ "Info" "" "" "2018.05.28.19:16:11 Info: hps_io: \"Arm_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.05.28.19:16:11 Info: hps_io: \"Arm_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1527560171009 ""}
{ "Info" "" "" "2018.05.28.19:16:11 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2018.05.28.19:16:11 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1527560171078 ""}
{ "Info" "sys_vga_sys_sdram_pll_0_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4794 megabytes\n    Info: Processing ended: Mon May 28 19:16:36 2018\n    Info: Elapsed time: 00:00:20\n    Info: Total CPU time (on all processors): 00:00:05\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4666 megabytes\n    Info: Processing ended: Mon May 28 19:16:37 2018\n    Info: Elapsed time: 00:00:23\n    Info: Total CPU time (on all processors): 00:00:07" "" "2018.05.28.19:16:38 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:16:14 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:16:16 2018\nInfo: Command: quartus_map sys_vga_sys_sdram_pll_0_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file sys_vga_sys_sdram_pll_0_sys_pll.v\n    Info (12023): Found entity 1: sys_vga_sys_sdram_pll_0_sys_pll File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen/sys_vga_sys_sdram_pll_0_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"sys_vga_sys_sdram_pll_0_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen/sys_vga_sys_sdram_pll_0_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen/sys_vga_sys_sdram_pll_0_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen" {  } {  } 0 0 "2018.05.28.19:16:38 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:16:14 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon May 28 19:16:16 2018\nInfo: Command: quartus_map sys_vga_sys_sdram_pll_0_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file sys_vga_sys_sdram_pll_0_sys_pll.v\n    Info (12023): Found entity 1: sys_vga_sys_sdram_pll_0_sys_pll File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen/sys_vga_sys_sdram_pll_0_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"sys_vga_sys_sdram_pll_0_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen/sys_vga_sys_sdram_pll_0_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen/sys_vga_sys_sdram_pll_0_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0023_sys_pll_gen" 0 0 "Shell" 0 -1 1527560198008 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2018.05.28.19:16:38 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1527560198010 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1527560198054 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1527560198061 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" 0 0 "Shell" 0 -1 1527560198068 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" 0 0 "Shell" 0 -1 1527560198086 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"Arm_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"Arm_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1527560198096 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527560198122 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1527560198144 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_0_avalon_master_limiter\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_0_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1527560198154 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198159 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1527560198175 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198184 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198186 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527560198197 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527560198226 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527560198239 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527560198266 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198269 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1527560198276 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198279 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198280 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"fifo_hps_to_fpga_in_translator\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"fifo_hps_to_fpga_in_translator\"" 0 0 "Shell" 0 -1 1527560198285 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: Arm_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"Arm_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Arm_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"Arm_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1527560198291 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198294 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"fifo_hps_to_fpga_in_agent\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"fifo_hps_to_fpga_in_agent\"" 0 0 "Shell" 0 -1 1527560198305 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198308 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"fifo_hps_to_fpga_in_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1527560198314 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198315 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527560198337 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527560198358 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1527560198381 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527560198392 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527560198419 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198422 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527560198435 ""}
{ "Info" "" "" "2018.05.28.19:16:38 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.28.19:16:38 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527560198464 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560198467 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1527560199057 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" 0 0 "Shell" 0 -1 1527560199657 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527560199687 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527560199715 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527560199734 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527560199774 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199777 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527560199790 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1527560199805 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527560199841 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199843 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1527560199853 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199857 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1527560199970 ""}
{ "Info" "verbosity_pkg.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199971 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199972 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199973 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199974 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199975 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199976 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" {  } {  } 0 0 "2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules" 0 0 "Shell" 0 -1 1527560199977 ""}
{ "Info" "" "" "2018.05.28.19:16:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.28.19:16:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527560199992 ""}
{ "Info" "" "" "2018.05.28.19:16:40 Info: error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.28.19:16:40 Info: error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527560200003 ""}
{ "Info" "" "" "2018.05.28.19:16:40 Info: sys_vga: Done \"sys_vga\" with 61 modules, 108 files" {  } {  } 0 0 "2018.05.28.19:16:40 Info: sys_vga: Done \"sys_vga\" with 61 modules, 108 files" 0 0 "Shell" 0 -1 1527560200005 ""}
{ "Info" "" "" "2018.05.28.19:16:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.05.28.19:16:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1527560200060 ""}
{ "Info" "" "" "2018.05.28.19:16:40 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.05.28.19:16:40 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1527560200061 ""}
{ "Info" "" "" "2018.05.28.19:16:40 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.05.28.19:16:40 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1527560200061 ""}
{ "Info" "" --use-relative-paths=true" "" "2018.05.28.19:16:40 Info: sim-script-gen --spd=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\sys_vga.spd\" --output-directory=\"C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:40 Info: sim-script-gen --spd=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\sys_vga.spd\" --output-directory=\"C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560200062 ""}
{ "Info" " --use-relative-paths=true" "" "2018.05.28.19:16:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\sys_vga.spd --output-directory=C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\sys_vga.spd --output-directory=C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560200069 ""}
{ "Info" " directory:" "" "2018.05.28.19:16:42 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560202683 ""}
{ "Info" "msim_setup.tcl" "" "2018.05.28.19:16:42 Info:     mentor" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     mentor" 0 0 "Shell" 0 -1 1527560202685 ""}
{ "Info" " directory:" "" "2018.05.28.19:16:42 Info: Generating the following file(s) for VCS simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Generating the following file(s) for VCS simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560202697 ""}
{ "Info" "vcs_setup.sh" "" "2018.05.28.19:16:42 Info:     synopsys/vcs" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1527560202702 ""}
{ "Info" " directory:" "" "2018.05.28.19:16:42 Info: Generating the following file(s) for VCSMX simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Generating the following file(s) for VCSMX simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560202718 ""}
{ "Info" "synopsys_sim.setup" "" "2018.05.28.19:16:42 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1527560202720 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.05.28.19:16:42 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1527560202722 ""}
{ "Info" " directory:" "" "2018.05.28.19:16:42 Info: Generating the following file(s) for NCSIM simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Generating the following file(s) for NCSIM simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560202755 ""}
{ "Info" "cds.lib" "" "2018.05.28.19:16:42 Info:     cadence" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     cadence" 0 0 "Shell" 0 -1 1527560202757 ""}
{ "Info" "hdl.var" "" "2018.05.28.19:16:42 Info:     cadence" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     cadence" 0 0 "Shell" 0 -1 1527560202841 ""}
{ "Info" "ncsim_setup.sh" "" "2018.05.28.19:16:42 Info:     cadence" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     cadence" 0 0 "Shell" 0 -1 1527560202844 ""}
{ "Info" " directory" "" "2018.05.28.19:16:42 Info:     49 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     49 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1527560202844 ""}
{ "Info" " directory:" "" "2018.05.28.19:16:42 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560202856 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.05.28.19:16:42 Info:     aldec" {  } {  } 0 0 "2018.05.28.19:16:42 Info:     aldec" 0 0 "Shell" 0 -1 1527560202860 ""}
{ "Info" "." "" "2018.05.28.19:16:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" {  } {  } 0 0 "2018.05.28.19:16:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation" 0 0 "Shell" 0 -1 1527560202860 ""}
{ "Info" "" "" "2018.05.28.19:16:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.05.28.19:16:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1527560202860 ""}
{ "Info" "" "" "2018.05.28.19:16:42 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.05.28.19:16:42 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1527560202860 ""}
{ "Info" "" "" "2018.05.28.19:16:42 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1527560202860 ""}
{ "Info" "" "" "2018.05.28.19:16:42 Info: qsys-generate \"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2018.05.28.19:16:42 Info: qsys-generate \"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1527560202861 ""}
{ "Info" "sys_vga.qsys" "" "2018.05.28.19:16:42 Info: Loading Hardware" {  } {  } 0 0 "2018.05.28.19:16:42 Info: Loading Hardware" 0 0 "Shell" 0 -1 1527560202866 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Reading input file" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Reading input file" 0 0 "Shell" 0 -1 1527560203131 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding Arm_A9_HPS \[altera_hps 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding Arm_A9_HPS \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1527560203134 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module Arm_A9_HPS" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module Arm_A9_HPS" 0 0 "Shell" 0 -1 1527560203137 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1527560203143 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1527560203145 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1527560203146 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1527560203146 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" 0 0 "Shell" 0 -1 1527560203147 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1527560203147 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding fifo_fpga_to_hps \[altera_avalon_fifo 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding fifo_fpga_to_hps \[altera_avalon_fifo 17.1\]" 0 0 "Shell" 0 -1 1527560203148 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module fifo_fpga_to_hps" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module fifo_fpga_to_hps" 0 0 "Shell" 0 -1 1527560203148 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding fifo_hps_to_fpga \[altera_avalon_fifo 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding fifo_hps_to_fpga \[altera_avalon_fifo 17.1\]" 0 0 "Shell" 0 -1 1527560203148 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module fifo_hps_to_fpga" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module fifo_hps_to_fpga" 0 0 "Shell" 0 -1 1527560203149 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding hex5_hex0 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding hex5_hex0 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1527560203149 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module hex5_hex0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module hex5_hex0" 0 0 "Shell" 0 -1 1527560203149 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1527560203149 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module new_sdram_controller_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module new_sdram_controller_0" 0 0 "Shell" 0 -1 1527560203150 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding pll_0 \[altera_pll 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding pll_0 \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1527560203150 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module pll_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1527560203151 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding pll_1 \[altera_pll 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding pll_1 \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1527560203153 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module pll_1" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module pll_1" 0 0 "Shell" 0 -1 1527560203153 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding pushbuttons \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding pushbuttons \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1527560203155 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module pushbuttons" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module pushbuttons" 0 0 "Shell" 0 -1 1527560203156 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding ram \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1527560203156 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module ram" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module ram" 0 0 "Shell" 0 -1 1527560203156 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" 0 0 "Shell" 0 -1 1527560203156 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module reg32_avalon_interface_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module reg32_avalon_interface_0" 0 0 "Shell" 0 -1 1527560203157 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 16.1\]" 0 0 "Shell" 0 -1 1527560203157 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module sys_sdram_pll_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module sys_sdram_pll_0" 0 0 "Shell" 0 -1 1527560203157 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1527560203157 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1527560203157 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Adding system_console \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Adding system_console \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1527560203158 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing module system_console" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing module system_console" 0 0 "Shell" 0 -1 1527560203158 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Building connections" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Building connections" 0 0 "Shell" 0 -1 1527560203158 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Parameterizing connections" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1527560203161 ""}
{ "Info" "" "" "2018.05.28.19:16:43 Info: Validating" {  } {  } 0 0 "2018.05.28.19:16:43 Info: Validating" 0 0 "Shell" 0 -1 1527560203162 ""}
{ "Info" "" "" "2018.05.28.19:16:57 Info: Done reading input file" {  } {  } 0 0 "2018.05.28.19:16:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1527560217499 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1527560222399 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527560222400 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1527560222400 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1527560222400 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." 0 0 "Shell" 0 -1 1527560222400 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.05.28.19:17:02 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1527560222405 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1527560222405 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1527560222405 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1527560222406 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1527560222406 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.pll_1: Able to implement PLL with user settings" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.pll_1: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1527560222406 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1527560222406 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1527560222406 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1527560222407 ""}
{ "Info" "" "" "2018.05.28.19:17:02 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.05.28.19:17:02 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1527560222407 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527560222408 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527560222409 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527560222409 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1527560222409 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" 0 0 "Shell" 0 -1 1527560222411 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" 0 0 "Shell" 0 -1 1527560222411 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" 0 0 "Shell" 0 -1 1527560222411 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" 0 0 "Shell" 0 -1 1527560222411 ""}
{ "Warning" "" "" "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2" {  } {  } 0 0 "2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2" 0 0 "Shell" 0 -1 1527560222411 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.05.28.19:17:03 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1527560223436 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1527560223436 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info:" {  } {  } 0 0 "2018.05.28.19:17:03 Info:" 0 0 "Shell" 0 -1 1527560223436 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1527560223437 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: qsys-generate \"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2018.05.28.19:17:03 Info: qsys-generate \"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\David\\Desktop\\chess hardware\\Hardware\\sys_vga\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1527560223438 ""}
{ "Info" "sys_vga.qsys" "" "2018.05.28.19:17:03 Info: Loading Hardware" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Loading Hardware" 0 0 "Shell" 0 -1 1527560223444 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Reading input file" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Reading input file" 0 0 "Shell" 0 -1 1527560223767 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding Arm_A9_HPS \[altera_hps 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding Arm_A9_HPS \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1527560223771 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module Arm_A9_HPS" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module Arm_A9_HPS" 0 0 "Shell" 0 -1 1527560223775 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1527560223780 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1527560223781 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1527560223782 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1527560223782 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" 0 0 "Shell" 0 -1 1527560223783 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1527560223783 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding fifo_fpga_to_hps \[altera_avalon_fifo 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding fifo_fpga_to_hps \[altera_avalon_fifo 17.1\]" 0 0 "Shell" 0 -1 1527560223783 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module fifo_fpga_to_hps" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module fifo_fpga_to_hps" 0 0 "Shell" 0 -1 1527560223783 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding fifo_hps_to_fpga \[altera_avalon_fifo 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding fifo_hps_to_fpga \[altera_avalon_fifo 17.1\]" 0 0 "Shell" 0 -1 1527560223784 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module fifo_hps_to_fpga" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module fifo_hps_to_fpga" 0 0 "Shell" 0 -1 1527560223784 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding hex5_hex0 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding hex5_hex0 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1527560223784 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module hex5_hex0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module hex5_hex0" 0 0 "Shell" 0 -1 1527560223785 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1527560223785 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module new_sdram_controller_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module new_sdram_controller_0" 0 0 "Shell" 0 -1 1527560223785 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding pll_0 \[altera_pll 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding pll_0 \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1527560223786 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module pll_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1527560223786 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding pll_1 \[altera_pll 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding pll_1 \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1527560223788 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module pll_1" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module pll_1" 0 0 "Shell" 0 -1 1527560223789 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding pushbuttons \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding pushbuttons \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1527560223791 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module pushbuttons" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module pushbuttons" 0 0 "Shell" 0 -1 1527560223791 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding ram \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1527560223791 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module ram" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module ram" 0 0 "Shell" 0 -1 1527560223791 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" 0 0 "Shell" 0 -1 1527560223792 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module reg32_avalon_interface_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module reg32_avalon_interface_0" 0 0 "Shell" 0 -1 1527560223792 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 16.1\]" 0 0 "Shell" 0 -1 1527560223792 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module sys_sdram_pll_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module sys_sdram_pll_0" 0 0 "Shell" 0 -1 1527560223792 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1527560223793 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1527560223793 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Adding system_console \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Adding system_console \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1527560223793 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing module system_console" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing module system_console" 0 0 "Shell" 0 -1 1527560223793 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Building connections" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Building connections" 0 0 "Shell" 0 -1 1527560223794 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Parameterizing connections" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1527560223797 ""}
{ "Info" "" "" "2018.05.28.19:17:03 Info: Validating" {  } {  } 0 0 "2018.05.28.19:17:03 Info: Validating" 0 0 "Shell" 0 -1 1527560223798 ""}
{ "Info" "" "" "2018.05.28.19:17:17 Info: Done reading input file" {  } {  } 0 0 "2018.05.28.19:17:17 Info: Done reading input file" 0 0 "Shell" 0 -1 1527560237311 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1527560242198 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527560242198 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1527560242199 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1527560242199 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." 0 0 "Shell" 0 -1 1527560242199 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.05.28.19:17:22 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1527560242204 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1527560242205 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1527560242205 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1527560242205 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1527560242205 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.pll_1: Able to implement PLL with user settings" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.pll_1: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1527560242205 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1527560242206 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1527560242206 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1527560242206 ""}
{ "Info" "" "" "2018.05.28.19:17:22 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.05.28.19:17:22 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1527560242206 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527560242209 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527560242209 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1527560242209 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1527560242210 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" 0 0 "Shell" 0 -1 1527560242212 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in" 0 0 "Shell" 0 -1 1527560242212 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" 0 0 "Shell" 0 -1 1527560242212 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out" 0 0 "Shell" 0 -1 1527560242212 ""}
{ "Warning" "" "" "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2" {  } {  } 0 0 "2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2" 0 0 "Shell" 0 -1 1527560242213 ""}
{ "Info" "" "" "2018.05.28.19:17:26 Info: sys_vga: Generating sys_vga \"sys_vga\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.05.28.19:17:26 Info: sys_vga: Generating sys_vga \"sys_vga\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1527560246963 ""}
{ "Info" "" "" "2018.05.28.19:17:32 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave Arm_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2018.05.28.19:17:32 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave Arm_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1527560252839 ""}
{ "Info" "" "" "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1527560255931 ""}
{ "Info" "" "" "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 0 "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1527560255936 ""}
{ "Info" "" "" "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1527560255942 ""}
{ "Info" "" "" "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2018.05.28.19:17:35 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1527560255949 ""}
{ "Warning" "" "" "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1527560257181 ""}
{ "Warning" "" "" "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1527560257181 ""}
{ "Warning" "" "" "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527560257183 ""}
{ "Warning" "" "" "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527560257183 ""}
{ "Info" "" "" "2018.05.28.19:17:45 Info: Arm_A9_HPS: \"Running  for module: Arm_A9_HPS\"" {  } {  } 0 0 "2018.05.28.19:17:45 Info: Arm_A9_HPS: \"Running  for module: Arm_A9_HPS\"" 0 0 "Shell" 0 -1 1527560265600 ""}
{ "Info" "" "" "2018.05.28.19:17:46 Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.05.28.19:17:46 Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1527560266718 ""}
{ "Info" "" "" "2018.05.28.19:17:47 Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.28.19:17:47 Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527560267638 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.05.28.19:17:47 Warning: Arm_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.05.28.19:17:47 Warning: Arm_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1527560267644 ""}
{ "Warning" "" "" "2018.05.28.19:17:47 Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.05.28.19:17:47 Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1527560267645 ""}
{ "Info" "" "" "2018.05.28.19:17:47 Info: Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." {  } {  } 0 0 "2018.05.28.19:17:47 Info: Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0." 0 0 "Shell" 0 -1 1527560267649 ""}
{ "Info" "" "" "2018.05.28.19:17:49 Info: Arm_A9_HPS: \"sys_vga\" instantiated altera_hps \"Arm_A9_HPS\"" {  } {  } 0 0 "2018.05.28.19:17:49 Info: Arm_A9_HPS: \"sys_vga\" instantiated altera_hps \"Arm_A9_HPS\"" 0 0 "Shell" 0 -1 1527560269717 ""}
{ "Info" "" "" "2018.05.28.19:17:49 Info: alt_vip_itc_0: \"sys_vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2018.05.28.19:17:49 Info: alt_vip_itc_0: \"sys_vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1527560269738 ""}
{ "Info" "" "" "2018.05.28.19:17:49 Info: alt_vip_vfr_0: \"sys_vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2018.05.28.19:17:49 Info: alt_vip_vfr_0: \"sys_vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1527560269783 ""}
{ "Info" "" "" "2018.05.28.19:17:49 Info: fifo_fpga_to_hps: Starting RTL generation for module 'sys_vga_fifo_fpga_to_hps'" {  } {  } 0 0 "2018.05.28.19:17:49 Info: fifo_fpga_to_hps: Starting RTL generation for module 'sys_vga_fifo_fpga_to_hps'" 0 0 "Shell" 0 -1 1527560269823 ""}
{ "Info" "sys_vga_fifo_fpga_to_hps_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.28.19:17:49 Info: fifo_fpga_to_hps:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sys_vga_fifo_fpga_to_hps --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0060_fifo_fpga_to_hps_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0060_fifo_fpga_to_hps_gen/" {  } {  } 0 0 "2018.05.28.19:17:49 Info: fifo_fpga_to_hps:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sys_vga_fifo_fpga_to_hps --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0060_fifo_fpga_to_hps_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0060_fifo_fpga_to_hps_gen/" 0 0 "Shell" 0 -1 1527560269824 ""}
{ "Info" "" "" "2018.05.28.19:17:50 Info: fifo_fpga_to_hps: Done RTL generation for module 'sys_vga_fifo_fpga_to_hps'" {  } {  } 0 0 "2018.05.28.19:17:50 Info: fifo_fpga_to_hps: Done RTL generation for module 'sys_vga_fifo_fpga_to_hps'" 0 0 "Shell" 0 -1 1527560270923 ""}
{ "Info" "" "" "2018.05.28.19:17:50 Info: fifo_fpga_to_hps: \"sys_vga\" instantiated altera_avalon_fifo \"fifo_fpga_to_hps\"" {  } {  } 0 0 "2018.05.28.19:17:50 Info: fifo_fpga_to_hps: \"sys_vga\" instantiated altera_avalon_fifo \"fifo_fpga_to_hps\"" 0 0 "Shell" 0 -1 1527560270934 ""}
{ "Info" "" "" "2018.05.28.19:17:50 Info: hex5_hex0: Starting RTL generation for module 'sys_vga_hex5_hex0'" {  } {  } 0 0 "2018.05.28.19:17:50 Info: hex5_hex0: Starting RTL generation for module 'sys_vga_hex5_hex0'" 0 0 "Shell" 0 -1 1527560270946 ""}
{ "Info" "sys_vga_hex5_hex0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.28.19:17:50 Info: hex5_hex0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_hex5_hex0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0061_hex5_hex0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0061_hex5_hex0_gen/" {  } {  } 0 0 "2018.05.28.19:17:50 Info: hex5_hex0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_hex5_hex0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0061_hex5_hex0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0061_hex5_hex0_gen/" 0 0 "Shell" 0 -1 1527560270946 ""}
{ "Info" "" "" "2018.05.28.19:17:51 Info: hex5_hex0: Done RTL generation for module 'sys_vga_hex5_hex0'" {  } {  } 0 0 "2018.05.28.19:17:51 Info: hex5_hex0: Done RTL generation for module 'sys_vga_hex5_hex0'" 0 0 "Shell" 0 -1 1527560271557 ""}
{ "Info" "" "" "2018.05.28.19:17:51 Info: hex5_hex0: \"sys_vga\" instantiated altera_avalon_pio \"hex5_hex0\"" {  } {  } 0 0 "2018.05.28.19:17:51 Info: hex5_hex0: \"sys_vga\" instantiated altera_avalon_pio \"hex5_hex0\"" 0 0 "Shell" 0 -1 1527560271566 ""}
{ "Info" "" "" "2018.05.28.19:17:51 Info: new_sdram_controller_0: Starting RTL generation for module 'sys_vga_new_sdram_controller_0'" {  } {  } 0 0 "2018.05.28.19:17:51 Info: new_sdram_controller_0: Starting RTL generation for module 'sys_vga_new_sdram_controller_0'" 0 0 "Shell" 0 -1 1527560271577 ""}
{ "Info" "sys_vga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.28.19:17:51 Info: new_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_vga_new_sdram_controller_0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0062_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0062_new_sdram_controller_0_gen/" {  } {  } 0 0 "2018.05.28.19:17:51 Info: new_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_vga_new_sdram_controller_0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0062_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0062_new_sdram_controller_0_gen/" 0 0 "Shell" 0 -1 1527560271577 ""}
{ "Info" "" "" "2018.05.28.19:17:52 Info: new_sdram_controller_0: Done RTL generation for module 'sys_vga_new_sdram_controller_0'" {  } {  } 0 0 "2018.05.28.19:17:52 Info: new_sdram_controller_0: Done RTL generation for module 'sys_vga_new_sdram_controller_0'" 0 0 "Shell" 0 -1 1527560272573 ""}
{ "Info" "" "" "2018.05.28.19:17:52 Info: new_sdram_controller_0: \"sys_vga\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 0 "2018.05.28.19:17:52 Info: new_sdram_controller_0: \"sys_vga\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" 0 0 "Shell" 0 -1 1527560272585 ""}
{ "Info" "" "" "2018.05.28.19:17:52 Info: pll_0: \"sys_vga\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2018.05.28.19:17:52 Info: pll_0: \"sys_vga\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1527560272647 ""}
{ "Info" "" "" "2018.05.28.19:17:52 Info: pll_1: \"sys_vga\" instantiated altera_pll \"pll_1\"" {  } {  } 0 0 "2018.05.28.19:17:52 Info: pll_1: \"sys_vga\" instantiated altera_pll \"pll_1\"" 0 0 "Shell" 0 -1 1527560272711 ""}
{ "Info" "" "" "2018.05.28.19:17:52 Info: pushbuttons: Starting RTL generation for module 'sys_vga_pushbuttons'" {  } {  } 0 0 "2018.05.28.19:17:52 Info: pushbuttons: Starting RTL generation for module 'sys_vga_pushbuttons'" 0 0 "Shell" 0 -1 1527560272724 ""}
{ "Info" "sys_vga_pushbuttons_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.28.19:17:52 Info: pushbuttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_pushbuttons --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0065_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0065_pushbuttons_gen/" {  } {  } 0 0 "2018.05.28.19:17:52 Info: pushbuttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_pushbuttons --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0065_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0065_pushbuttons_gen/" 0 0 "Shell" 0 -1 1527560272724 ""}
{ "Info" "" "" "2018.05.28.19:17:53 Info: pushbuttons: Done RTL generation for module 'sys_vga_pushbuttons'" {  } {  } 0 0 "2018.05.28.19:17:53 Info: pushbuttons: Done RTL generation for module 'sys_vga_pushbuttons'" 0 0 "Shell" 0 -1 1527560273369 ""}
{ "Info" "" "" "2018.05.28.19:17:53 Info: pushbuttons: \"sys_vga\" instantiated altera_avalon_pio \"pushbuttons\"" {  } {  } 0 0 "2018.05.28.19:17:53 Info: pushbuttons: \"sys_vga\" instantiated altera_avalon_pio \"pushbuttons\"" 0 0 "Shell" 0 -1 1527560273382 ""}
{ "Info" "" "" "2018.05.28.19:17:53 Info: ram: Starting RTL generation for module 'sys_vga_ram'" {  } {  } 0 0 "2018.05.28.19:17:53 Info: ram: Starting RTL generation for module 'sys_vga_ram'" 0 0 "Shell" 0 -1 1527560273392 ""}
{ "Info" "sys_vga_ram_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.28.19:17:53 Info: ram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_vga_ram --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0066_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0066_ram_gen/" {  } {  } 0 0 "2018.05.28.19:17:53 Info: ram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_vga_ram --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0066_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0066_ram_gen/" 0 0 "Shell" 0 -1 1527560273392 ""}
{ "Info" "" "" "2018.05.28.19:17:54 Info: ram: Done RTL generation for module 'sys_vga_ram'" {  } {  } 0 0 "2018.05.28.19:17:54 Info: ram: Done RTL generation for module 'sys_vga_ram'" 0 0 "Shell" 0 -1 1527560274201 ""}
{ "Info" "" "" "2018.05.28.19:17:54 Info: ram: \"sys_vga\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 0 "2018.05.28.19:17:54 Info: ram: \"sys_vga\" instantiated altera_avalon_onchip_memory2 \"ram\"" 0 0 "Shell" 0 -1 1527560274241 ""}
{ "Info" "" "" "2018.05.28.19:17:54 Info: reg32_avalon_interface_0: \"sys_vga\" instantiated reg32_avalon_interface \"reg32_avalon_interface_0\"" {  } {  } 0 0 "2018.05.28.19:17:54 Info: reg32_avalon_interface_0: \"sys_vga\" instantiated reg32_avalon_interface \"reg32_avalon_interface_0\"" 0 0 "Shell" 0 -1 1527560274251 ""}
{ "Info" "" "" "2018.05.28.19:17:55 Info: sys_sdram_pll_0: \"sys_vga\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 0 "2018.05.28.19:17:55 Info: sys_sdram_pll_0: \"sys_vga\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" 0 0 "Shell" 0 -1 1527560275154 ""}
{ "Info" "" "" "2018.05.28.19:17:55 Info: sysid_qsys_0: \"sys_vga\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2018.05.28.19:17:55 Info: sysid_qsys_0: \"sys_vga\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1527560275163 ""}
{ "Info" "" "" "2018.05.28.19:17:55 Info: system_console: Starting RTL generation for module 'sys_vga_system_console'" {  } {  } 0 0 "2018.05.28.19:17:55 Info: system_console: Starting RTL generation for module 'sys_vga_system_console'" 0 0 "Shell" 0 -1 1527560275175 ""}
{ "Info" "sys_vga_system_console_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.28.19:17:55 Info: system_console:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_vga_system_console --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0069_system_console_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0069_system_console_gen/" {  } {  } 0 0 "2018.05.28.19:17:55 Info: system_console:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_vga_system_console --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0069_system_console_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0069_system_console_gen/" 0 0 "Shell" 0 -1 1527560275176 ""}
{ "Info" "" "" "2018.05.28.19:17:55 Info: system_console: Done RTL generation for module 'sys_vga_system_console'" {  } {  } 0 0 "2018.05.28.19:17:55 Info: system_console: Done RTL generation for module 'sys_vga_system_console'" 0 0 "Shell" 0 -1 1527560275961 ""}
{ "Info" "" "" "2018.05.28.19:17:55 Info: system_console: \"sys_vga\" instantiated altera_avalon_jtag_uart \"system_console\"" {  } {  } 0 0 "2018.05.28.19:17:55 Info: system_console: \"sys_vga\" instantiated altera_avalon_jtag_uart \"system_console\"" 0 0 "Shell" 0 -1 1527560275977 ""}
{ "Info" "" "" "2018.05.28.19:17:56 Info: mm_interconnect_0: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.05.28.19:17:56 Info: mm_interconnect_0: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1527560276951 ""}
{ "Info" "" "" "2018.05.28.19:17:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:17:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560278945 ""}
{ "Info" "" "" "2018.05.28.19:17:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:17:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560279285 ""}
{ "Info" "" "" "2018.05.28.19:17:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:17:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560279638 ""}
{ "Info" "" "" "2018.05.28.19:18:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560280063 ""}
{ "Info" "" "" "2018.05.28.19:18:01 Info: mm_interconnect_1: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.05.28.19:18:01 Info: mm_interconnect_1: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1527560281824 ""}
{ "Info" "" "" "2018.05.28.19:18:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560285323 ""}
{ "Info" "" "" "2018.05.28.19:18:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560285713 ""}
{ "Info" "" "" "2018.05.28.19:18:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560286029 ""}
{ "Info" "" "" "2018.05.28.19:18:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560286384 ""}
{ "Info" "" "" "2018.05.28.19:18:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560286718 ""}
{ "Info" "" "" "2018.05.28.19:18:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560287049 ""}
{ "Info" "" "" "2018.05.28.19:18:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560287397 ""}
{ "Info" "" "" "2018.05.28.19:18:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.28.19:18:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527560287791 ""}
{ "Info" "" "" "2018.05.28.19:18:10 Info: mm_interconnect_2: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.05.28.19:18:10 Info: mm_interconnect_2: \"sys_vga\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1527560290942 ""}
{ "Info" "" "" "2018.05.28.19:18:10 Info: irq_mapper: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.05.28.19:18:10 Info: irq_mapper: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1527560290954 ""}
{ "Info" "" "" "2018.05.28.19:18:10 Info: irq_mapper_001: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.05.28.19:18:10 Info: irq_mapper_001: \"sys_vga\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1527560290964 ""}
{ "Info" "" "" "2018.05.28.19:18:10 Info: rst_controller: \"sys_vga\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.05.28.19:18:10 Info: rst_controller: \"sys_vga\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1527560290974 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: fpga_interfaces: \"Arm_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: fpga_interfaces: \"Arm_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1527560291135 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: hps_io: \"Arm_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: hps_io: \"Arm_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1527560291772 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1527560291845 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1527560291851 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" 0 0 "Shell" 0 -1 1527560291857 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" 0 0 "Shell" 0 -1 1527560291864 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: Arm_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"Arm_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: Arm_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"Arm_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1527560291874 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527560291899 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1527560291919 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_0_avalon_master_limiter\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_0_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1527560291928 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560291930 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1527560291943 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560291951 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560291953 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527560291965 ""}
{ "Info" "" "" "2018.05.28.19:18:11 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.28.19:18:11 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527560291989 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527560292002 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527560292043 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292045 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1527560292052 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292054 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292055 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"fifo_hps_to_fpga_in_translator\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"fifo_hps_to_fpga_in_translator\"" 0 0 "Shell" 0 -1 1527560292061 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: Arm_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"Arm_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Arm_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"Arm_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1527560292068 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292069 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"fifo_hps_to_fpga_in_agent\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"fifo_hps_to_fpga_in_agent\"" 0 0 "Shell" 0 -1 1527560292075 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292077 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"fifo_hps_to_fpga_in_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1527560292082 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292083 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527560292106 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527560292127 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1527560292148 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527560292158 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527560292182 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292184 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527560292196 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527560292226 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560292228 ""}
{ "Info" "" "" "2018.05.28.19:18:12 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.05.28.19:18:12 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1527560292836 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" 0 0 "Shell" 0 -1 1527560293368 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527560293390 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527560293412 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527560293423 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527560293448 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560293450 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527560293461 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1527560293472 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527560293501 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560293504 ""}
{ "Info" "" "" "2018.05.28.19:18:13 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2018.05.28.19:18:13 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1527560293511 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" {  } {  } 0 0 "2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules" 0 0 "Shell" 0 -1 1527560293514 ""}
{ "Info" "" "" "2018.05.28.19:18:59 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.05.28.19:18:59 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1527560339929 ""}
{ "Info" "" "" "2018.05.28.19:18:59 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.28.19:18:59 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527560339984 ""}
{ "Info" "" "" "2018.05.28.19:18:59 Info: error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.28.19:18:59 Info: error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527560339995 ""}
{ "Info" "" "" "2018.05.28.19:18:59 Info: sys_vga: Done \"sys_vga\" with 61 modules, 161 files" {  } {  } 0 0 "2018.05.28.19:18:59 Info: sys_vga: Done \"sys_vga\" with 61 modules, 161 files" 0 0 "Shell" 0 -1 1527560339997 ""}
{ "Info" "" "" "2018.05.28.19:19:02 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.05.28.19:19:02 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1527560342635 ""}
{ "Info" "" "" "2018.05.28.19:19:02 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.05.28.19:19:02 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1527560342635 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys sys_vga.qsys " "Completed upgrading IP component Qsys with file \"sys_vga.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1527560342921 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1527560379806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 88 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527560379806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 19:19:39 2018 " "Processing ended: Mon May 28 19:19:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527560379806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:28 " "Elapsed time: 00:08:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527560379806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:05 " "Total CPU time (on all processors): 00:12:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527560379806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1527560379806 ""}
