Analysis & Synthesis report for fullSubtracter
Mon Dec 19 20:13:22 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Dec 19 20:13:22 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; fullSubtracter                              ;
; Top-level Entity Name       ; Block1                                      ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Block1             ; fullSubtracter     ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------+---------+
; ../assignment11/b2seg_bus.bdf    ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf   ;         ;
; ../assignment11/mx_4bit_2x1.bdf  ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/20.1/assignment11/mx_4bit_2x1.bdf ;         ;
; ../four_bit_counter.bdf          ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/20.1/four_bit_counter.bdf         ;         ;
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/20.1/2022/Block1.bdf              ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 19 20:13:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fullSubtracter -c fullSubtracter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/dectobin.bdf
    Info (12023): Found entity 1: DecToBin
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/cnt_ten.bdf
    Info (12023): Found entity 1: cnt_ten
Info (12021): Found 1 design units, including 1 entities, in source file calculator.bdf
    Info (12023): Found entity 1: calculator
Info (12021): Found 1 design units, including 1 entities, in source file total_calculator.bdf
    Info (12023): Found entity 1: total_calculator
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/assignment11/b2seg_bus.bdf
    Info (12023): Found entity 1: b2seg_bus
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/assignment11/mx_4bit_2x1.bdf
    Info (12023): Found entity 1: mx_4bit_2x1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/four_bit_reg_ce.bdf
    Info (12023): Found entity 1: four_bit_reg_ce
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/mx_2x1.bdf
    Info (12023): Found entity 1: mx_2x1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/four_bit_counter.bdf
    Info (12023): Found entity 1: four_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12127): Elaborating entity "Block1" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "g"
Warning (275080): Converted elements in bus name "G" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G[3..0]" to "G3..0"
Info (12128): Elaborating entity "four_bit_counter" for hierarchy "four_bit_counter:inst57"
Info (12128): Elaborating entity "b2seg_bus" for hierarchy "b2seg_bus:inst21"
Warning (275011): Block or symbol "AND2" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "OR2" of instance "inst19" overlaps another block or symbol
Warning (275008): Primitive "NOT" of instance "inst" not used
Info (12128): Elaborating entity "mx_4bit_2x1" for hierarchy "mx_4bit_2x1:inst56"
Warning (275011): Block or symbol "AND2" of instance "inst5" overlaps another block or symbol
Error (12006): Node instance "inst43" instantiates undefined entity "trigger". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error (12006): Node instance "inst42" instantiates undefined entity "trigger". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error (12006): Node instance "inst47" instantiates undefined entity "four_bit_register_ce". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error (12006): Node instance "inst52" instantiates undefined entity "ten_counter". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error (12006): Node instance "inst48" instantiates undefined entity "four_bit_register_ce". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error (12006): Node instance "inst53" instantiates undefined entity "ten_counter". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 8 warnings
    Error: Peak virtual memory: 4689 megabytes
    Error: Processing ended: Mon Dec 19 20:13:22 2022
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:19


