uvmf:
  interfaces:
    memaccess_out:
      clock: clock
      config_constraints: []
      config_vars: []
      existing_library_component: 'False'
      gen_inbound_streaming_driver: 'False'
      hdl_pkg_parameters: []
      hdl_typedefs:
      - name: bit_16
        type: bit [15:0]
      - name: op_t
        type: enum bit [3:0] {ADD=4'b0001, AND=4'b0101, NOT=4'b1001, LD=4'b0010, LDR=4'b0110, LDI=4'b1010, LEA=4'b1110, ST=4'b0011, STR=4'b0111, STI=4'b1011, BR=4'b0000, JMP=4'b1100}
      hvl_pkg_parameters: []
      hvl_typedefs: []
      parameters: []
      ports:
      - dir: input
        name: DMem_addr
        reset_value: '''b0'
        width: '16'
      - dir: input
        name: DMem_din
        reset_value: '''b0'
        width: '16'
      - dir: input
        name: memout
        reset_value: '''b0'
        width: '16'
      - dir: input
        name: DMem_rd
        reset_value: '''b0'
        width: '1'
      - dir: input
        name: mem_state
        reset_value: '''b0'
        width: '2'
      reset: reset
      reset_assertion_level: 'True'
      transaction_constraints: []
      transaction_vars:
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: DMem_addr
        type: bit_16
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: DMem_din
        type: bit_16
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: memout
        type: bit_16
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: DMem_rd
        type: bit
        unpacked_dimension: ''
      use_dpi_link: 'False'
