# A MIPS-CPU in Verilog 

## Introduction

計算機組織 Project
透過Verilog 實作ALU及5-Stage-Pipeline(有些資料遺失)

[課堂報告](https://github.com/HouHou0925/MIPS_CPU/blob/main/%E8%A8%88%E7%AE%97%E6%A9%9F%E7%B5%84%E7%B9%94%E5%A0%B1%E5%91%8A.pdf)


## Result


![](https://github.com/HouHou0925/MIPS_CPU/blob/main/ALU/img/alu%20total.jpg)

![](https://github.com/HouHou0925/MIPS_CPU/blob/main/ALU/img/%E6%96%87%E5%AD%97%E7%B5%90%E6%9E%9C.jpg)

![](https://github.com/HouHou0925/MIPS_CPU/blob/main/ALU/img/%E4%BD%8D%E7%A7%BB.jpg)

![](https://github.com/HouHou0925/MIPS_CPU/blob/main/CPU/img/stage.png)

