
---------- Begin Simulation Statistics ----------
host_inst_rate                                 265601                       # Simulator instruction rate (inst/s)
host_mem_usage                                 397836                       # Number of bytes of host memory used
host_seconds                                    75.30                       # Real time elapsed on the host
host_tick_rate                              260690006                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.019630                       # Number of seconds simulated
sim_ticks                                 19630287500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2914694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 25380.076944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 15599.247314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2769134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3694324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.049940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    814483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017914                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52213                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 48607.917039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44641.822131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    8924608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146629                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105344                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3493669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78260                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 41973.472623                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.025109                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35322                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1482587000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4166864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 38336.306522                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33019.494455                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3837700                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     12618932000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.078996                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                329164                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4308152500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990435                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.205029                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4166864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 38336.306522                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33019.494455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3837700                       # number of overall hits
system.cpu.dcache.overall_miss_latency    12618932000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.078996                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               329164                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4308152500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77275                       # number of replacements
system.cpu.dcache.sampled_refs                  78299                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.205029                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3995215                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500383126000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12563740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        61880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60088.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12563690                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3094000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               273123.695652                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12563740                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        61880                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60088.888889                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12563690                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3094000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078861                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.376695                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12563740                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        61880                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60088.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12563690                       # number of overall hits
system.cpu.icache.overall_miss_latency        3094000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2704000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.376695                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12563690                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 36156.987271                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2670157353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 73849                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     55888.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26078                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          9                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     9                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58428.475336                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43418.030949                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          47798                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              260591000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.085346                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4460                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         193601000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.085327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    4459                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60430.942615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44789.617434                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3152924000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2336853500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.004748                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78345                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58423.360931                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43411.145927                       # average overall mshr miss latency
system.l2.demand_hits                           73876                       # number of demand (read+write) hits
system.l2.demand_miss_latency               261094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.057043                       # miss rate for demand accesses
system.l2.demand_misses                          4469                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          193961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.057030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     4468                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.000629                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452291                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     10.302644                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7410.327561                       # Average occupied blocks per context
system.l2.overall_accesses                      78345                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58423.360931                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  36570.838426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          73876                       # number of overall hits
system.l2.overall_miss_latency              261094000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.057043                       # miss rate for overall accesses
system.l2.overall_misses                         4469                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2864118353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.999643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78317                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.646860                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         47770                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        34327                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       124146                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            83791                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         6026                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69104                       # number of replacements
system.l2.sampled_refs                          77299                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7420.630205                       # Cycle average of tags in use
system.l2.total_refs                              367                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69052                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28325568                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1221072                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2368653                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       162961                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2067098                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2769878                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         245087                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       554323                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10072350                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.011994                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.123739                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      7101067     70.50%     70.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       944567      9.38%     79.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       699406      6.94%     86.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       257363      2.56%     89.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       226318      2.25%     91.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        73613      0.73%     92.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       140085      1.39%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        75608      0.75%     94.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       554323      5.50%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10072350                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       162950                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4375468                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.093520                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.093520                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1322230                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       451539                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19319171                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5297474                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3434635                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       827922                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        18010                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2863270                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2861672                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1598                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2207766                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2206588                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1178                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        655504                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            655084                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             420                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2769878                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2563412                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6114357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        54621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19774436                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        454802                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.253299                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2563412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1466159                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.808328                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10900272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.814123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.937674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7349335     67.42%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         198435      1.82%     69.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         188468      1.73%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         537564      4.93%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         425975      3.91%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         247256      2.27%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         421478      3.87%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         136763      1.25%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1394998     12.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10900272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 34934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1794817                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              265797                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.111436                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2934226                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           655504                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9314539                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11595936                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.677840                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6313763                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.060422                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11609610                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       183016                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        578735                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2429038                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1389895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       751252                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14575043                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2278722                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       374125                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12153786                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       138237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       827922                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       142253                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       530607                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       260074                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       848771                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       119146                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.914478                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.914478                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4931247     39.36%     39.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35133      0.28%     39.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2270721     18.13%     57.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258384      2.06%     59.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106560      0.85%     60.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1504594     12.01%     72.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       352603      2.81%     75.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.28%     75.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2376196     18.97%     94.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       657357      5.25%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12527914                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       482927                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.038548                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        16007      3.31%      3.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4484      0.93%      4.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           38      0.01%      4.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       269090     55.72%     59.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       115617     23.94%     83.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     83.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        76931     15.93%     99.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          760      0.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10900272                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.149321                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.603466                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5816125     53.36%     53.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1729646     15.87%     69.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1336905     12.26%     81.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       850116      7.80%     89.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       604505      5.55%     94.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       310886      2.85%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       171935      1.58%     99.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        71182      0.65%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8972      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10900272                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.145650                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14309246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12527914                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4309052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        66500                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3833625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2563420                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2563412                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       567113                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       149331                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2429038                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       751252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10935206                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1002123                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       143585                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5472267                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       154436                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          309                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     28192998                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18676042                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15025858                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3299278                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       827922                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       298681                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7012888                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       800140                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10905                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
