library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity dff is
    Port ( clk  : in  STD_LOGIC;
           d    : in  STD_LOGIC; 
           q    : out  STD_LOGIC);
end dff;

architecture Behavioral of dff is

begin

	process(clk) is
	begin	
		--if clk'event and clk = '1' then
		if rising_edge(clk) then
			q <= d;
		end if;
	end process;

end Behavioral;

