 2 
growth and simultaneously enhances the device 
performance. In this work, we construct a HC-CVD 
system to deposit SiO2 at a process temperature 
below 100 ℃, to serve as the gate insulator for 
OTFTs. The physical properties of SiO2 deposited 
using HC-CVD are studied using various process 
parameters, including the deposition temperature, 
RF power and TEOS/O2 ratio. The OTFTs with 
HC-CVD-deposited SiO2 gate insulator showed 
good electrical performance without the gate 
insulator surface treatment. These results show that 
low-temperature-processed OTFTs, below 100 ℃, 
can be achieved using HC-CVD SiO2 as the gate 
insulator. Our topic is focused on the fabrication and 
application of the low-temperature SiO2 gate 
insulator for OTFTs. From our experiment’s results, 
OTFTs fabricated below 100 ℃ with a HC-CVD 
SiO2 gate insulator can indeed perform similar to 
those fabricated at higher temperatures. Thus, we 
believe that low-temperature-processed (<100 ℃) 
OTFTs delivering a good performance will enable 
potential applications on plastic substrates. 
 
III. Experimental details 
The HC-CVD system employed in the experiment 
is illustrated in figure 1. A radio frequency of 13.5 
MHz was used to excite the hollow-cathode plasma. 
Gas flows were regulated by mass flow controllers 
(PC-540, Protec Instruments), and the chamber 
pressure was measured using a pressure controller 
(600 series, MKS). The cathode was a 
cylindrical-shaped tantalum tube, 23 cm in length 
and 8 cm in diameter, locked into a stainless steel 
holder. The distance between the cathode and the 
substrate was adjustable. The substrate holder was 
the anode, made of a 10.5 × 10.5 cm aluminum 
frame fixed onto a water-cooled and 
tungsten-wire-heated holder for adjusting a wide 
range of temperatures.  
 
Fig. 1. A schematic diagram of the HC-CVD system. 
The SiO2 films were deposited onto n-Si wafers 
using nitrogen, oxygen and tetraethoxysilane (TEOS) 
precursors using the HC-CVD system with varied 
deposition temperatures from 80 to 350 ℃, RF 
power from 250 to 350 W and TEOS/O2 ratios from 
65/100 to 65/200. The films were characterized 
using the chemical wet etching rate (HF:H2O = 1:50), 
refractive index and Fourier transform infrared 
spectroscopy analysis. The OTFTs were fabricated, 
with process temperatures maintained below 100 ℃, 
onto a heavily doped n-type silicon wafer (resistivity 
<0.020 Ω cm, 500 µm thick) acting as the bottom 
gate electrode with a bottom contact structure. 130 
nm thick SiO2, acting as the gate insulator, was 
deposited using the HC-CVD system under an RF 
power of 300 W at 50 mTorr. The substrate 
temperature was maintained at 80 ℃ during the 
deposition process. The flow rates of N2, O2 and 
TEOS were fixed at 80, 200 and 65 sccm, 
respectively. The metal Pt/Cr (70 nm/2 nm) 
source-drain electrodes were deposited onto the gate 
insulator using the lift-off method. Finally, 
pentacene (purchased from Sigma Aldrich), without 
any further purification, was deposited by thermal 
evaporation (base pressure of 2 × 10-6 Torr) at a rate 
of 0.1-0.2 Å s-1 to a total thickness of 50 nm with the 
substrate held at room temperature. The source-drain 
width and length of the devices were 500 µm and 10 
µm, respectively. The OTFTs were stored in a glove 
box (O2 < 0.1 ppm and H2O < 0.1 ppm) and 
measured at room temperature in a dark environment 
using a semiconductor parameter analyzer 
(HP4145B, Hewlett-Packard). The surface 
morphology of the pentacene film was observed 
using an atomic force microscope (AFM).  
 
IV. Results and discussion 
4.1. Characterization of HC-CVD SiO2 films 
Figure 2 shows the relationship between the SiO2 
deposition rate and deposition temperature under RF 
powers of 250 W, 300 W and 350 W, respectively. It 
was found that the deposition rate increased with 
increasing RF power through the whole deposition 
temperature range. This increase in deposition rate 
with RF power can be explained by an enhanced 
generation of precursors and radicals because RF 
power directly affects the extent of dissociation of 
gas molecules. In addition, the deposition rate 
increased with the deposition temperature from 80 to 
150 ℃ and then started to decrease above 150 ℃. 
This behavior is typical of adsorption-controlled 
reactions. An increase in the deposition temperature 
increases the kinetic energy of the active species, 
 4 
Figure 4 shows the typical FTIR spectrum 
obtained from SiO2 deposited at 80 ℃. The three 
characteristic absorption bands due to Si-O-Si were 
observed at 1065 cm-1, 810 cm-1 and 450 cm-1 
corresponding to stretching, bending and rocking 
motions of oxygen atoms, respectively, and 
absorption bands at 930 cm-1 and 3300 cm-1 assigned 
to the OH vibration of the associated Si-OH and 
water, respectively. This Si-OH bond was detected 
from the FTIR spectrum and is due to the 
incorporation of OH-related groups in the film 
during deposition and water absorption by exposure 
to air after deposition. It has been reported that SiO2 
deposited at lower deposition temperatures has 
higher pore volume in its matrix, which favors the 
incorporation of water when it is exposed to the 
ambient atmosphere [9, 13]. Thus, we presume that 
SiO2 deposited at 80 ℃ may contain more vacant 
defects, which may affect the film properties, such 
as film density and stability. 
 
  
Fig. 4. FTIR spectrum of SiO2 deposited at 80 ℃ by the 
HC-CVD system. 
 
4.2. Electrical characterization on OTFTs 
OTFTs with HC-CVD-deposited SiO2 gate 
insulators were fabricated below 100 ℃ without the 
gate insulator surface treatment. The device output 
(IDS versus VDS) and transfer (log10|IDS| versus VGS) 
characteristics with a W/L of 500 µm/10 µm are 
shown in figure 5. The OTFTs showed good 
saturation behavior as well as a high on-current of 
6.79 µA. The field-effect mobilities and threshold 
voltages were calculated in the saturation regime by 
fitting the |IDS|1/2 versus VGS data to the square law:  
       
2
THGSOXFEDS )(2 VVL
WCI −= µ ,    (1) 
  
 
Fig. 5. (a) The output characteristics (IDS versus VDS) of 
OTFTs fabricated below 100 ℃. (b) The transfer 
characteristics (IDS versus VGS) of OTFTs fabricated below 
100 ℃. 
 
where µFE is the field-effect mobility, COX is the 
capacitance density of the gate insulator, VTH is the 
threshold voltage, and W (width) and L (length) are 
the dimensions of the semiconductor channel 
defined by the source and drain electrodes. The 
maximum and minimum values of drain current (IDS) 
at a drain voltage (VDS) of -10 V are designated as Ion 
(on-current) and Ioff (off-current), respectively 
[14-16]. The OTFTs fabricated below 100 ℃ 
showed a field-effect mobility (µFE) of 2.3 × 10-2 cm2 
V-1 s-1, a threshold voltage (VTH) of -2.9 V, a 
sub-threshold swing (SS) of 0.516 V/decade and an 
on/off current ratio (Ion/Ioff) of 1.27 × 105 at VDS of 
-10 V. Normally, the OTFT performances, 
particularly the carrier mobility and on-current, can 
be strongly influenced by the grain size of the 
semiconductor [17-20]. The large grains can 
 6 
[3] Mizukami M et al 2006 IEEE Electron Devices Lett. 27 
249 
[4] Zhou L, Park S, Bai B, Sun J, Wu S C, Jackson T N, 
Nelson S, Freeman D and Hong Y 2005 IEEE Electron 
Devices Lett. 26 640 
[5] Lee J W, Chang J W, Kim D J, Yoon Y S and Kim J K 
2007 IEEE Electron Devices Lett. 28 379 
[6] Park S K, Kim Y H, Han J I, Moon D G and Kim W K 
2002 IEEE Trans. Electron Devices 49 2008 
[7] Liang G T and Hong F C N 1998 J. Mater. Res. 13 3114 
[8] Patrick W J, Schwartz G C, Chapple-Sokol J D, 
Carruthers R and Olsen K 1992 J. Electrochem. Soc. 139 
2604 
[9] Baklanov M R, Vasilyeva L L, Gavrilov T A, Dultsev F 
N, Mogilnikov K P and Nenasheva L A 1989 Thin Solid 
Films 171 43 
[10] Idris I and Sugiura O 1998 Japan. J. Appl. Phys. 37 6562 
[11] Deshmukh S C and Aydil E S 1994 Appl. Phys. Lett. 65 
25 
[12] Vall´ee C, Goullet A, Nicolazo F, Granier A and Turban 
G 1997 J. Non-Cryst. Solids 216 48 
[13] Theil J A, Tsu D V and Lucovsky G 1990 J. Electron. 
Mater. 19 209 
[14] Gamota D R, Brazis P, Kalyanasundaram K and Zhang J 
2004 Printed Organic and Molecular Electronics 
(Norwell, MA: Kluwer) p 364 
[15] Zhang X H, Domercq B, Wang X, Yoo S, Kondo T, 
Wang Z L and Kippelen B 2007 Org. Electron. 8 718 
[16] Fan C L and Yang T H 2006 J. Electrochem. Soc. 153 
H161 
[17] Horowitz G and Hajlaoui M E 2000 Adv. Mater. 12 1046 
[18] Tan H S, Cahyadi T, Wang Z B, Lohani A, Tsakadze Z, 
Zhang S, Zhu F R and Mhaisalkar S G 2008 IEEE 
Electron Devices Lett. 29 698 
[19] Carlo A D, Piacenza F, Bolognesi A, Stadlober B and 
Maresch H 2005 Appl. Phys. Lett. 86 263501 
[20] Moon M R, Nam E, Woo J, Lee S, Park K, Jung D, Kim 
H and Lee H J 2009 Thin Solid Films 517 4161
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：99 年 9 月 27 日 
一、參加會議經過 
 研討會第一天(6 月 22 日)：於台灣時間早上 08:45 從桃園國際機場搭乘全日空班機飛往日
本成田國際機場，並於日本時間 13:00 抵達，隨即搭乘機場巴士至東京羽田機場，於日本
時間 17:45 從羽田機場搭乘全日空班機飛往富山，並於 18:45 抵達富山，隨後抵達富山國際
會議中心辦理辦到(Registration)，報到完後隨即前往飯店 check in 並休息，準備參加明天議
程。 
 研討會第二天(6 月 23 日)：於早上 10:00 至下午 17:30 參加 Oral Session A1(Organic TFT)，
一連串聽了好幾場受邀學者與學生的演講，而令學生最感興趣的演講內容有三場，分別為
來自韓國的 Jin Jang 教授、日本的 Takao Someya 教授及日本的 Hiroki Maeda 教授。其中韓
國的 Jin Jang 教授所演講的題目與學生目前在研究的主題有些類似，而在 Jin Jang 教授的
演講內容中，探討了照光對 Organic TFT 與 Oxide TFT 的影響以及劣化機制，教授也藉此
把元件經照光過後的現象一一清楚的分析並說明，因此學生在此場演講中收穫良多並產生
許多靈感可以實現在學生目前的研究主題上；而另外兩場之所以感興趣的原因是因為兩位
日本教授把 Organic TFT 的應用產品一一的介紹，而且也把他們目前的研究方向順帶一提
的介紹，並在演講內容中秀出了他們所製作出的大面積感應器(Sensor)與 UXGA Organic 
TFT 可撓式面板，令台下的聽眾嘆為觀止，而學生在本年度計畫所提出的研究內容也是關
於可撓式 Organic TFT，恰巧藉由兩位大師級的教授對軟性電子的介紹，可讓學生在 Organic 
TFT 研究領域上變得更寬廣。聽完演講後，於晚上 18:00 參加大會辦的晚宴，隨後於晚宴
完後學生去準備接下來的 Poster presentation。在 Organic and Inorganic Materials and Devices 
I Poster Session 海報展覽中，有 67 張來自各國的研究團隊參與，在海報展覽中，學生也與
其他參展中的教授與學生討論自己的研究內容，並一一回答問題，而學生也到韓國 Jin Jang
教授所參展的海報攤位前，向教授討教了幾個有關照光在 Organic TFT 上的幾個問題，Jin 
Jang 教授也和藹可親的為學生解答，令學生感謝不已。海報展於晚上 20:00 結束，隨後學
生就收拾海報並返回飯店休息，準備參加明天議程。 
 研討會第三天(6 月 24 日)：於早上 10:00 至中午 12:00 參加 Oral Session A6(Oxide TFT(1))
與 A7(Oxide TFT(2))，一連串聽了有關 Oxide TFT 的材料介紹、電氣特性改善技術介紹與
元件產品應用等，讓學生有助於除了 Organic TFT 研究領域外而在 Oxide TFT 研究領域上
獲得許多知識，讓學生增廣見聞。聽完演講後，於下午 13:20 至 17:40 參加了 Organic and 
Inorganic Materials and Devices II & Nano Technologies Poster Session，在此海報展覽中有來
自 68 個國外研究單位參展。不免俗地，學生也在會場中與其他教授與學生交流他們的研究
計畫編號 NSC 98－2221－E－011－141－ 
計畫名稱 高性能長壽命可撓式有機薄膜電晶體元件之製作與研究(III) 
出國人員
姓名 邱秉誠 
服務機構
及職稱 
國立台灣科技大學 
電子所/博士班研究生 
會議時間 99 年 6 月 22 日至 99年 6 月 25 日 會議地點 
日本富山 (富山國際會議中心) 
會議名稱 (中文) 有機及無機電子材料與相關奈米科技國際研討會 (英文) Organic and Inorganic Electronic Materials and Related Nanotechnologies 
發表論文
題目 
(中文) 五苯環有機薄膜電晶體之製作搭配多種低溫化學氣相沉積二氧化矽薄膜
作為閘極絕緣層 
(英文) Fabrication of Pentacene-based Organic Thin-Film Transistor with Various 
Low-Temperature CVD SiO2 as Gate Insulator 
國科會補助計畫衍生研發成果推廣資料表
日期 2010年09月28日
國科會補助計畫
研發成果名稱
發明人
(創作人)
技術說明
技術移轉可行性及
預期效益
技術/產品應用範圍
產業別
計畫名稱:
計畫主持人:
計畫編號: 學門領域:
(中文)
(英文)
成果歸屬機構
(中文)
(英文)
高性能長壽命可撓式有機薄膜電晶體元件之製作與研究(III)
范慶麟
98 -2221-E -011 -141 - 固態電子
有機薄膜電晶體之疏水性二氧化矽閘極絕緣層製造方法
Fabrication of hydrophobic SiO2 gate insulator for organic thin-film
transistor
國立臺灣科技大學 范慶麟,邱秉誠,林昶志
本專利利用一個簡易的沉積方法來製造具疏水性的二氧化矽薄膜作為有機薄膜
電晶體之閘極絕緣層。此疏水性二氧化矽閘極絕緣層即藉由電漿化學氣相沉積
系統並使用四乙氧基矽烷前驅物在一百度以下製造。由於四乙氧基矽烷前驅物
在一百度以下會有部分乙氧基矽烷分子未解離而殘留下疏水性的甲烷官能基。
然而這個疏水性的甲烷官能基會使二氧化矽薄膜的表面呈現疏水的特性，也因
此幫助了後續有機主動層(五苯環素)的結晶成長，進而提升有機薄膜電晶體的
元件特性。
This patent used a simple deposition method to fabricate hydrophobic
SiO2 as an organic thin-film transistor gate insulator. The SiO2 gate
insulator, deposited at 80 ℃ by plasma CVD using tetraethoxysilane
(TEOS) precursor gas, contained hydrophobic methyl (CH3) functional
groups due to incompletely dissociated TEOS molecules. These CH3
functional groups made the SiO2 surface more hydrophobic, and thus
facilitated crystalline growth of the pentacene film resulting in
enhanced device performance.
其他工業製品製造業
有機薄膜電晶體
由於本技術製程溫度極低且不涉及其他複雜製程，所以有利於有機薄膜電晶體的低溫
製作並與有機發光二極體的整合於塑膠基板來達成主動式驅動可撓式面板，使其可運
用在新穎的消費性電子產品上來提升軟性電子產業價值與增進國內面板廠商之競爭力
。
註：本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
