--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml SLAVE_TOP.twx SLAVE_TOP.ncd -o SLAVE_TOP.twr
SLAVE_TOP.pcf -ucf constraints.ucf

Design file:              SLAVE_TOP.ncd
Physical constraint file: SLAVE_TOP.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+----------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                      | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)     | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------+--------+
address<0>  |        17.660(R)|      SLOW  |        10.352(R)|      FAST  |clock100_out_OBUF_BUFG|   0.000|
address<1>  |        15.241(R)|      SLOW  |         8.963(R)|      FAST  |clock100_out_OBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+----------------------+--------+

Clock reset_from_slide to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
address<0>  |        21.172(F)|      SLOW  |        12.663(F)|      FAST  |reset_from_slide_IBUF_BUFG|   0.000|
address<1>  |        18.753(F)|      SLOW  |        11.274(F)|      FAST  |reset_from_slide_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock to Setup on destination clock clock
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
reset_from_slide|    3.443|    3.443|         |         |
----------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock          |clock100_out   |    6.189|
---------------+---------------+---------+


Analysis completed Tue Oct  4 11:10:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 547 MB



