Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,RCOSC_50MHZ
COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/Primitives,27,9,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/Primitives,18,88,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/Primitives,90,36,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/Primitives,93,43,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/Primitives,5,1,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/Primitives,40,1,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,11,8,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/Primitives,53,2,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/Primitives,18,13,0,0,0,0,0,0,0,0,0
CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/Primitives,57,0,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/Primitives,908,200,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/Primitives,0,13,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/Primitives,327,80,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,6,0,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,35,0,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/Primitives,0,69,144,144,0,4,0,0,0,0,0
CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/Primitives,0,69,144,144,0,4,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/Primitives,868,200,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/Primitives,0,13,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/Primitives,331,80,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,7,0,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,36,0,0,0,0,0,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/Primitives,0,69,144,144,0,4,0,0,0,0,0
CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/Primitives,0,69,144,144,0,4,0,0,0,0,0
CoreGPIO_IN_inst_0/CoreGPIO_IN_0/Primitives,2,8,0,0,0,0,0,0,0,0,0
CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/Primitives,2,4,0,0,0,0,0,0,0,0,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/Primitives,1,0,0,0,0,0,0,0,0,0,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/Primitives,0,0,0,0,0,0,0,0,0,2,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/Primitives,119,17,0,0,0,0,0,0,0,1,0
CoreTimer_0_inst_0/CoreTimer_0_0/Primitives,129,118,0,0,0,0,0,0,0,0,0
CoreTimer_1_inst_0/CoreTimer_1_0/Primitives,131,118,0,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/Primitives,30,21,0,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/Primitives,71,41,0,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/Primitives,24,19,0,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/Primitives,3,9,0,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/Primitives,27,24,0,0,0,0,0,0,0,0,0
FCCC_0_inst_0/FCCC_0_0/Primitives,0,0,0,0,0,0,0,0,1,1,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,45,77,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,11,149,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,9,11,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,20,83,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,75,141,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,397,607,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,398,606,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,394,607,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,399,607,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,397,607,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/Primitives,367,24,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,8,15,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Primitives,71,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/Primitives,8,15,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/Primitives,0,6,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,75,74,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,51,47,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/Primitives,70,15,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,48,41,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/Primitives,95,45,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/Primitives,12,7,0,0,0,0,0,0,0,1,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,18,79,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,16,149,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,10,11,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,18,85,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,74,141,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/Primitives,369,129,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,80,74,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,61,48,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/Primitives,65,13,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0,1,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,12,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1708,563,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,42,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,2,32,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,8,12,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,5,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,32,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,0,42,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,27,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,21,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,37,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,2,0,0,0,0,0,0,0,1,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/Primitives,11,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/Primitives,6,5,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/Primitives,3,5,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/Primitives,6,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,3,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,1,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/Primitives,29,47,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/Primitives,44,41,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/Primitives,3,32,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/Primitives,12,32,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/Primitives,73,31,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/Primitives,4,10,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/Primitives,236,9,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,31,34,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/Primitives,25,24,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Primitives,136,33,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/Primitives,21,20,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/Primitives,410,123,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,73,145,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,47,81,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/Primitives,7,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/Primitives,6,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,12,71,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/Primitives,266,69,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/Primitives,205,17,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,11,5,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,13,13,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/Primitives,229,25,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/Primitives,79,24,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/Primitives,41,12,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,85,155,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,11,81,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,81,151,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,14,83,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,15,21,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/Primitives,15,23,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,44,41,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/Primitives,119,45,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/Primitives,0,3,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,83,161,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,49,85,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,69,123,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/Primitives,861,433,72,72,0,2,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/Primitives,518,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/Primitives,583,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/Primitives,538,287,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/Primitives,393,120,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,2,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/Primitives,479,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/Primitives,13,0,108,108,0,3,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/Primitives,261,366,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/Primitives,12,11,144,144,0,0,4,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/Primitives,102,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/Primitives,27,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/Primitives,29,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/Primitives,104,68,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/Primitives,349,325,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/Primitives,11,11,144,144,0,0,4,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/Primitives,7,0,108,108,0,3,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/Primitives,420,171,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/Primitives,146,13,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,4,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,4,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,9,15,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Primitives,77,0,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/Primitives,3,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/Primitives,28,15,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/Primitives,20,0,0,0,0,0,0,0,0,0,0
OSC_0_inst_0/OSC_0_0/Primitives,0,0,0,0,0,0,0,0,0,0,1
Primitives/Primitives,2,0,0,0,8,0,0,0,0,0,0
SRAM_0_inst_0/SRAM_0_0/U_SRAM_0_SRAM_0_0_AHBLSramIf/Primitives,25,30,0,0,0,0,0,0,0,0,0
SRAM_0_inst_0/SRAM_0_0/U_SramCtrlIf/Primitives,12,36,0,0,0,0,0,0,0,0,0
SRAM_0_inst_0/SRAM_0_0/U_SramCtrlIf/genblk1.byte_0/Primitives,432,0,576,576,0,0,16,0,0,0,0
reset_synchronizer_0/Primitives,0,5,0,0,0,0,0,0,0,1,0
