Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3143: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3144: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3145: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3146: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3147: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3148: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3149: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3150: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3151: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3152: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3153: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3154: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3155: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3156: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3157: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4043: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4044: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4045: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4046: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4047: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4048: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4049: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4050: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4051: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4052: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4053: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4054: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4055: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4056: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4057: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4847: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4872: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4897: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5056: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5057: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5058: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5059: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5060: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5061: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5062: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5063: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5064: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5065: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5584: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5609: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5634: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5793: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5794: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5795: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5796: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5797: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5798: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5799: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5800: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5801: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5802: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18705: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18706: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18707: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18708: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18709: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18710: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18711: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18712: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18713: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18714: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18715: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18716: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18717: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18718: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18719: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19760: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19761: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19762: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19763: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19764: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19765: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19766: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19767: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19768: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19769: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19770: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19771: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19772: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19773: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19774: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 26952: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27029: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27038: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27099: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27140: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27283: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27314: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27342: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27373: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27401: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27432: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27460: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27491: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27519: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27550: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27578: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27609: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27637: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27668: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27696: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27727: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27755: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27786: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27814: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27845: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27873: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27904: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27932: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27963: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27991: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28022: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28050: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28081: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28109: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28140: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28168: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28199: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28227: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28253: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28597: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28649: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28668: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28687: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28711: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28736: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28755: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28774: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28798: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28823: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28842: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28861: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28885: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29005: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29057: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29076: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29095: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29119: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29144: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29163: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29182: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29206: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29231: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29250: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29269: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29293: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29463: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29483: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29550: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29582: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29619: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29651: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29688: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29720: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29894: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29925: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29957: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29994: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30026: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30063: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30095: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 88: Using initial value of videosoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 132: Using initial value of videosoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 145: Using initial value of videosoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 164: Using initial value of videosoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 177: Using initial value of videosoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 205: Using initial value of videosoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 211: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 313: Using initial value of suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 326: Using initial value of suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 327: Using initial value of suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 363: Using initial value of suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 364: Using initial value of suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 380: Using initial value of suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 417: Using initial value of suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 445: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 484: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 643: Using initial value of videosoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 659: Using initial value of videosoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 675: Using initial value of videosoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 691: Using initial value of videosoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 834: Using initial value of videosoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 850: Using initial value of videosoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 866: Using initial value of videosoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 882: Using initial value of videosoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 902: Using initial value of videosoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 918: Using initial value of videosoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 934: Using initial value of videosoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 950: Using initial value of videosoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1024: Using initial value of videosoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1025: Using initial value of videosoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1029: Using initial value of videosoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1030: Using initial value of videosoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1057: Using initial value of videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1058: Using initial value of videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1074: Using initial value of videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1146: Using initial value of videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1147: Using initial value of videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1163: Using initial value of videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1235: Using initial value of videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1236: Using initial value of videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1252: Using initial value of videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1324: Using initial value of videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1325: Using initial value of videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1341: Using initial value of videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1413: Using initial value of videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1414: Using initial value of videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1430: Using initial value of videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1502: Using initial value of videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1503: Using initial value of videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1519: Using initial value of videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1591: Using initial value of videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1592: Using initial value of videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1608: Using initial value of videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1680: Using initial value of videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1681: Using initial value of videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1697: Using initial value of videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1749: Using initial value of videosoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1750: Using initial value of videosoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1751: Using initial value of videosoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1769: Using initial value of videosoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1770: Using initial value of videosoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1785: Using initial value of videosoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1786: Using initial value of videosoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1791: Using initial value of videosoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1792: Using initial value of videosoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1793: Using initial value of videosoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1794: Using initial value of videosoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1795: Using initial value of videosoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1796: Using initial value of videosoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1797: Using initial value of videosoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1798: Using initial value of videosoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1823: Using initial value of videosoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1826: Using initial value of videosoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1899: Using initial value of ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1902: Using initial value of ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1903: Using initial value of ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1933: Using initial value of ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1950: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2005: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2041: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2116: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2119: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2120: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2324: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2356: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2357: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2373: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2401: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2405: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2408: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2433: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2434: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2450: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2488: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2501: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2514: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2529: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2593: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2596: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2603: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2619: Using initial value of hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2624: Using initial value of hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2710: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2739: Using initial value of hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2744: Using initial value of hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2830: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2859: Using initial value of hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2864: Using initial value of hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2950: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3101: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3102: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3258: Using initial value of hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3259: Using initial value of hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3387: Using initial value of hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3388: Using initial value of hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3402: Using initial value of hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3493: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3496: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3503: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3519: Using initial value of hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3524: Using initial value of hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3610: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3639: Using initial value of hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3644: Using initial value of hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3730: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3759: Using initial value of hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3764: Using initial value of hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3850: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4001: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4002: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4158: Using initial value of hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4159: Using initial value of hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4287: Using initial value of hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4288: Using initial value of hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4302: Using initial value of hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4343: Using initial value of hdmi_out0_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4344: Using initial value of hdmi_out0_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4347: Using initial value of hdmi_out0_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4348: Using initial value of hdmi_out0_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4352: Using initial value of hdmi_out0_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4353: Using initial value of hdmi_out0_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4354: Using initial value of hdmi_out0_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4451: Using initial value of hdmi_out0_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4452: Using initial value of hdmi_out0_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4457: Using initial value of hdmi_out0_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4458: Using initial value of hdmi_out0_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4472: Using initial value of hdmi_out0_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4547: Using initial value of hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4565: Using initial value of hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4566: Using initial value of hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4733: Using initial value of hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4780: Using initial value of hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4783: Using initial value of hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4798: Using initial value of hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4801: Using initial value of hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4917: Using initial value of hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4918: Using initial value of hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4924: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4925: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4939: Using initial value of hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4957: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4958: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4972: Using initial value of hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4990: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4991: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5005: Using initial value of hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5125: Using initial value of hdmi_out1_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5126: Using initial value of hdmi_out1_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5129: Using initial value of hdmi_out1_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5130: Using initial value of hdmi_out1_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5134: Using initial value of hdmi_out1_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5135: Using initial value of hdmi_out1_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5136: Using initial value of hdmi_out1_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5233: Using initial value of hdmi_out1_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5234: Using initial value of hdmi_out1_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5239: Using initial value of hdmi_out1_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5240: Using initial value of hdmi_out1_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5254: Using initial value of hdmi_out1_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5329: Using initial value of hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5347: Using initial value of hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5348: Using initial value of hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5515: Using initial value of hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5654: Using initial value of hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5655: Using initial value of hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5661: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5662: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5676: Using initial value of hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5694: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5695: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5709: Using initial value of hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5727: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5728: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5742: Using initial value of hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5912: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5913: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5914: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5915: Using initial value of locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5916: Using initial value of locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5917: Using initial value of locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5918: Using initial value of locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5919: Using initial value of locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5920: Using initial value of locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5921: Using initial value of locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5922: Using initial value of locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5923: Using initial value of locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5924: Using initial value of locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5925: Using initial value of locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5926: Using initial value of locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5927: Using initial value of locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5928: Using initial value of locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5929: Using initial value of locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5930: Using initial value of locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5931: Using initial value of locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5932: Using initial value of locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5933: Using initial value of locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5934: Using initial value of locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5935: Using initial value of locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5936: Using initial value of locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5937: Using initial value of locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5938: Using initial value of locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5939: Using initial value of locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5940: Using initial value of locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5941: Using initial value of locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5942: Using initial value of locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5943: Using initial value of locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5944: Using initial value of locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5945: Using initial value of locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5946: Using initial value of locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5947: Using initial value of locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5948: Using initial value of locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5949: Using initial value of locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5950: Using initial value of locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5951: Using initial value of locked39 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 26993: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7754: Assignment to opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7794: Assignment to opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7799: Assignment to opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8017: Assignment to suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8018: Assignment to suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8022: Assignment to suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8068: Assignment to suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8093: Assignment to suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8094: Assignment to suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8098: Assignment to suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8148: Assignment to half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8235: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8236: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8239: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8240: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8263: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8295: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8311: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8331: Assignment to videosoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8347: Assignment to videosoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8363: Assignment to videosoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8379: Assignment to videosoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8745: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8842: Assignment to videosoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8843: Assignment to videosoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8844: Assignment to videosoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9004: Assignment to videosoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9005: Assignment to videosoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9006: Assignment to videosoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9166: Assignment to videosoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9167: Assignment to videosoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9168: Assignment to videosoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9328: Assignment to videosoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9329: Assignment to videosoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9330: Assignment to videosoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9490: Assignment to videosoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9491: Assignment to videosoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9492: Assignment to videosoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9652: Assignment to videosoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9653: Assignment to videosoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9654: Assignment to videosoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9814: Assignment to videosoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9815: Assignment to videosoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9816: Assignment to videosoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9976: Assignment to videosoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9977: Assignment to videosoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9978: Assignment to videosoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10112: Assignment to videosoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10149: Assignment to videosoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10387: Assignment to hdmi_out0_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10388: Assignment to hdmi_out1_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10390: Assignment to litedramnativeport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10391: Assignment to litedramnativeport1_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10425: Assignment to litedramnativeport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10426: Assignment to litedramnativeport1_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10478: Assignment to hdmi_out0_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10479: Assignment to hdmi_out0_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10522: Assignment to hdmi_out0_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10588: Assignment to hdmi_out0_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10594: Assignment to hdmi_out0_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10595: Assignment to hdmi_out0_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10616: Assignment to hdmi_out0_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10635: Assignment to hdmi_out0_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10636: Assignment to hdmi_out0_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10679: Assignment to hdmi_out0_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10729: Assignment to hdmi_out1_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10730: Assignment to hdmi_out1_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10773: Assignment to hdmi_out1_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10839: Assignment to hdmi_out1_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10845: Assignment to hdmi_out1_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10846: Assignment to hdmi_out1_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10867: Assignment to hdmi_out1_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10886: Assignment to hdmi_out1_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10887: Assignment to hdmi_out1_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10930: Assignment to hdmi_out1_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10968: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10969: Assignment to videosoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11051: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11036: Assignment to videosoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11249: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11383: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11429: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11430: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11431: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11603: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11737: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11741: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11772: Assignment to ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11773: Assignment to ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11775: Assignment to ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11776: Assignment to ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11778: Assignment to ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11821: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11865: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11868: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11872: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11875: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11900: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11901: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12035: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12036: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12126: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12127: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12129: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12130: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12131: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12133: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12134: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12136: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12137: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12138: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12144: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12145: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12151: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12152: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12195: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12196: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12199: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12200: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12212: Assignment to hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12213: Assignment to hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12218: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12220: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12540: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12568: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12574: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12576: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12589: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12590: Assignment to hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12591: Assignment to hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12645: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12655: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12666: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12714: Assignment to hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12715: Assignment to hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12829: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12830: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12833: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12834: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12846: Assignment to hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12847: Assignment to hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12852: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12854: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13174: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13202: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13208: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13210: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13223: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13224: Assignment to hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13225: Assignment to hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13279: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13289: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13300: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13348: Assignment to hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13349: Assignment to hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13499: Assignment to hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13500: Assignment to hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13513: Assignment to hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13581: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13582: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13586: Assignment to hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13587: Assignment to hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13589: Assignment to hdmi_out0_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13619: Assignment to hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13636: Assignment to hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13669: Assignment to hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13671: Assignment to hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13672: Assignment to hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13737: Assignment to hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13738: Assignment to hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13764: Assignment to hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13765: Assignment to hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13791: Assignment to hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13792: Assignment to hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13813: Assignment to hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13902: Assignment to hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13903: Assignment to hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13916: Assignment to hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13984: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13985: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13989: Assignment to hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13990: Assignment to hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13992: Assignment to hdmi_out1_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14022: Assignment to hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14039: Assignment to hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14072: Assignment to hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14074: Assignment to hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14075: Assignment to hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14135: Assignment to hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14136: Assignment to hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14162: Assignment to hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14163: Assignment to hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14189: Assignment to hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14190: Assignment to hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14211: Assignment to hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14235: Assignment to videosoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14236: Assignment to videosoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14240: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14267: Assignment to videosoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14268: Assignment to videosoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14270: Assignment to videosoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14271: Assignment to videosoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14272: Assignment to videosoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14278: Assignment to videosoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14279: Assignment to videosoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14282: Assignment to videosoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14285: Assignment to videosoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14286: Assignment to videosoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14288: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14289: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14291: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14292: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14293: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14330: Assignment to videosoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14340: Assignment to videosoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14341: Assignment to videosoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14342: Assignment to videosoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14343: Assignment to videosoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14344: Assignment to videosoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14345: Assignment to videosoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14346: Assignment to videosoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14347: Assignment to videosoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14348: Assignment to videosoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14358: Assignment to videosoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14359: Assignment to videosoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14360: Assignment to videosoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14361: Assignment to videosoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14362: Assignment to videosoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14363: Assignment to videosoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14364: Assignment to videosoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14365: Assignment to videosoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14366: Assignment to videosoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14367: Assignment to videosoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14368: Assignment to videosoc_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14369: Assignment to videosoc_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14370: Assignment to videosoc_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14371: Assignment to videosoc_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14372: Assignment to videosoc_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14373: Assignment to videosoc_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14374: Assignment to videosoc_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14375: Assignment to videosoc_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14376: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14377: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14382: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14384: Assignment to videosoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14385: Assignment to videosoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14386: Assignment to videosoc_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14387: Assignment to videosoc_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14394: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14395: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14400: Assignment to videosoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14401: Assignment to videosoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14402: Assignment to videosoc_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14403: Assignment to videosoc_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14404: Assignment to videosoc_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14405: Assignment to videosoc_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14406: Assignment to videosoc_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14407: Assignment to videosoc_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14408: Assignment to videosoc_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14409: Assignment to videosoc_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14410: Assignment to videosoc_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14411: Assignment to videosoc_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14412: Assignment to videosoc_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14413: Assignment to videosoc_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14414: Assignment to videosoc_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14415: Assignment to videosoc_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14416: Assignment to videosoc_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14417: Assignment to videosoc_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14452: Assignment to videosoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14453: Assignment to videosoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14460: Assignment to videosoc_csrbank3_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14461: Assignment to videosoc_csrbank3_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14478: Assignment to videosoc_csrbank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14479: Assignment to videosoc_csrbank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14484: Assignment to videosoc_csrbank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14485: Assignment to videosoc_csrbank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14488: Assignment to videosoc_csrbank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14489: Assignment to videosoc_csrbank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14490: Assignment to videosoc_csrbank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14491: Assignment to videosoc_csrbank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14496: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14498: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14500: Assignment to videosoc_csrbank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14501: Assignment to videosoc_csrbank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14504: Assignment to videosoc_csrbank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14505: Assignment to videosoc_csrbank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14506: Assignment to videosoc_csrbank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14507: Assignment to videosoc_csrbank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14508: Assignment to hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14510: Assignment to videosoc_csrbank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14511: Assignment to videosoc_csrbank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14512: Assignment to videosoc_csrbank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14513: Assignment to videosoc_csrbank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14514: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14516: Assignment to videosoc_csrbank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14517: Assignment to videosoc_csrbank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14518: Assignment to videosoc_csrbank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14519: Assignment to videosoc_csrbank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14520: Assignment to videosoc_csrbank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14521: Assignment to videosoc_csrbank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14524: Assignment to videosoc_csrbank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14525: Assignment to videosoc_csrbank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14526: Assignment to videosoc_csrbank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14527: Assignment to videosoc_csrbank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14528: Assignment to hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14530: Assignment to videosoc_csrbank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14531: Assignment to videosoc_csrbank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14532: Assignment to videosoc_csrbank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14533: Assignment to videosoc_csrbank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14534: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14536: Assignment to videosoc_csrbank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14537: Assignment to videosoc_csrbank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14538: Assignment to videosoc_csrbank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14539: Assignment to videosoc_csrbank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14540: Assignment to videosoc_csrbank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14541: Assignment to videosoc_csrbank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14544: Assignment to videosoc_csrbank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14545: Assignment to videosoc_csrbank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14546: Assignment to videosoc_csrbank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14547: Assignment to videosoc_csrbank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14548: Assignment to hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14550: Assignment to videosoc_csrbank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14551: Assignment to videosoc_csrbank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14552: Assignment to videosoc_csrbank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14553: Assignment to videosoc_csrbank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14554: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14556: Assignment to videosoc_csrbank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14557: Assignment to videosoc_csrbank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14558: Assignment to videosoc_csrbank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14559: Assignment to videosoc_csrbank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14560: Assignment to videosoc_csrbank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14561: Assignment to videosoc_csrbank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14562: Assignment to videosoc_csrbank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14563: Assignment to videosoc_csrbank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14564: Assignment to videosoc_csrbank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14565: Assignment to videosoc_csrbank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14566: Assignment to videosoc_csrbank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14567: Assignment to videosoc_csrbank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14568: Assignment to videosoc_csrbank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14569: Assignment to videosoc_csrbank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14570: Assignment to videosoc_csrbank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14571: Assignment to videosoc_csrbank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14572: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14602: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14603: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14670: Assignment to videosoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14671: Assignment to videosoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14672: Assignment to videosoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14673: Assignment to videosoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14674: Assignment to videosoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14675: Assignment to videosoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14676: Assignment to videosoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14677: Assignment to videosoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14693: Assignment to videosoc_csrbank6_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14694: Assignment to videosoc_csrbank6_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14699: Assignment to videosoc_csrbank6_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14700: Assignment to videosoc_csrbank6_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14703: Assignment to videosoc_csrbank6_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14704: Assignment to videosoc_csrbank6_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14705: Assignment to videosoc_csrbank6_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14706: Assignment to videosoc_csrbank6_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14711: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14713: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14715: Assignment to videosoc_csrbank6_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14716: Assignment to videosoc_csrbank6_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14719: Assignment to videosoc_csrbank6_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14720: Assignment to videosoc_csrbank6_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14721: Assignment to videosoc_csrbank6_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14722: Assignment to videosoc_csrbank6_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14723: Assignment to hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14725: Assignment to videosoc_csrbank6_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14726: Assignment to videosoc_csrbank6_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14727: Assignment to videosoc_csrbank6_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14728: Assignment to videosoc_csrbank6_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14729: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14731: Assignment to videosoc_csrbank6_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14732: Assignment to videosoc_csrbank6_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14733: Assignment to videosoc_csrbank6_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14734: Assignment to videosoc_csrbank6_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14735: Assignment to videosoc_csrbank6_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14736: Assignment to videosoc_csrbank6_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14739: Assignment to videosoc_csrbank6_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14740: Assignment to videosoc_csrbank6_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14741: Assignment to videosoc_csrbank6_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14742: Assignment to videosoc_csrbank6_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14743: Assignment to hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14745: Assignment to videosoc_csrbank6_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14746: Assignment to videosoc_csrbank6_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14747: Assignment to videosoc_csrbank6_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14748: Assignment to videosoc_csrbank6_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14749: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14751: Assignment to videosoc_csrbank6_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14752: Assignment to videosoc_csrbank6_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14753: Assignment to videosoc_csrbank6_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14754: Assignment to videosoc_csrbank6_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14755: Assignment to videosoc_csrbank6_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14756: Assignment to videosoc_csrbank6_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14759: Assignment to videosoc_csrbank6_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14760: Assignment to videosoc_csrbank6_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14761: Assignment to videosoc_csrbank6_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14762: Assignment to videosoc_csrbank6_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14763: Assignment to hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14765: Assignment to videosoc_csrbank6_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14766: Assignment to videosoc_csrbank6_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14767: Assignment to videosoc_csrbank6_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14768: Assignment to videosoc_csrbank6_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14769: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14771: Assignment to videosoc_csrbank6_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14772: Assignment to videosoc_csrbank6_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14773: Assignment to videosoc_csrbank6_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14774: Assignment to videosoc_csrbank6_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14775: Assignment to videosoc_csrbank6_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14776: Assignment to videosoc_csrbank6_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14777: Assignment to videosoc_csrbank6_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14778: Assignment to videosoc_csrbank6_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14779: Assignment to videosoc_csrbank6_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14780: Assignment to videosoc_csrbank6_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14781: Assignment to videosoc_csrbank6_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14782: Assignment to videosoc_csrbank6_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14783: Assignment to videosoc_csrbank6_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14784: Assignment to videosoc_csrbank6_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14785: Assignment to videosoc_csrbank6_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14786: Assignment to videosoc_csrbank6_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14787: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14817: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14818: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14885: Assignment to videosoc_csrbank7_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14886: Assignment to videosoc_csrbank7_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14887: Assignment to videosoc_csrbank7_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14888: Assignment to videosoc_csrbank7_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14889: Assignment to videosoc_csrbank7_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14890: Assignment to videosoc_csrbank7_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14891: Assignment to videosoc_csrbank7_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14892: Assignment to videosoc_csrbank7_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14900: Assignment to hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14902: Assignment to videosoc_csrbank8_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14903: Assignment to videosoc_csrbank8_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14904: Assignment to videosoc_csrbank8_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14905: Assignment to videosoc_csrbank8_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14906: Assignment to videosoc_csrbank8_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14907: Assignment to videosoc_csrbank8_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14908: Assignment to videosoc_csrbank8_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14909: Assignment to videosoc_csrbank8_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14972: Assignment to hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14974: Assignment to hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14976: Assignment to videosoc_csrbank8_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14977: Assignment to videosoc_csrbank8_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14982: Assignment to videosoc_csrbank8_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14983: Assignment to videosoc_csrbank8_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14984: Assignment to videosoc_csrbank8_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14985: Assignment to videosoc_csrbank8_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14990: Assignment to hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14992: Assignment to hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14994: Assignment to videosoc_csrbank8_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14995: Assignment to videosoc_csrbank8_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14998: Assignment to videosoc_csrbank8_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14999: Assignment to videosoc_csrbank8_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15042: Assignment to hdmi_out0_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15067: Assignment to hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15069: Assignment to videosoc_csrbank9_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15070: Assignment to videosoc_csrbank9_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15071: Assignment to videosoc_csrbank9_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15072: Assignment to videosoc_csrbank9_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15073: Assignment to videosoc_csrbank9_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15074: Assignment to videosoc_csrbank9_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15075: Assignment to videosoc_csrbank9_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15076: Assignment to videosoc_csrbank9_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15137: Assignment to videosoc_csrbank9_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15138: Assignment to videosoc_csrbank9_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15181: Assignment to hdmi_out1_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15198: Assignment to videosoc_csrbank10_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15199: Assignment to videosoc_csrbank10_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15200: Assignment to videosoc_csrbank10_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15201: Assignment to videosoc_csrbank10_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15202: Assignment to videosoc_csrbank10_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15203: Assignment to videosoc_csrbank10_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15204: Assignment to videosoc_csrbank10_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15205: Assignment to videosoc_csrbank10_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15206: Assignment to videosoc_csrbank10_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15207: Assignment to videosoc_csrbank10_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15208: Assignment to videosoc_csrbank10_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15209: Assignment to videosoc_csrbank10_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15210: Assignment to videosoc_csrbank10_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15211: Assignment to videosoc_csrbank10_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15212: Assignment to videosoc_csrbank10_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15213: Assignment to videosoc_csrbank10_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15214: Assignment to videosoc_csrbank10_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15215: Assignment to videosoc_csrbank10_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15216: Assignment to videosoc_csrbank10_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15217: Assignment to videosoc_csrbank10_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15218: Assignment to videosoc_csrbank10_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15219: Assignment to videosoc_csrbank10_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15220: Assignment to videosoc_csrbank10_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15221: Assignment to videosoc_csrbank10_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15222: Assignment to videosoc_csrbank10_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15223: Assignment to videosoc_csrbank10_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15224: Assignment to videosoc_csrbank10_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15225: Assignment to videosoc_csrbank10_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15226: Assignment to videosoc_csrbank10_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15227: Assignment to videosoc_csrbank10_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15228: Assignment to videosoc_csrbank10_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15229: Assignment to videosoc_csrbank10_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15230: Assignment to videosoc_csrbank10_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15231: Assignment to videosoc_csrbank10_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15232: Assignment to videosoc_csrbank10_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15233: Assignment to videosoc_csrbank10_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15234: Assignment to videosoc_csrbank10_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15235: Assignment to videosoc_csrbank10_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15236: Assignment to videosoc_csrbank10_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15237: Assignment to videosoc_csrbank10_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15238: Assignment to videosoc_csrbank10_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15239: Assignment to videosoc_csrbank10_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15240: Assignment to videosoc_csrbank10_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15241: Assignment to videosoc_csrbank10_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15242: Assignment to videosoc_csrbank10_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15243: Assignment to videosoc_csrbank10_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15244: Assignment to videosoc_csrbank10_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15245: Assignment to videosoc_csrbank10_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15246: Assignment to videosoc_csrbank10_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15247: Assignment to videosoc_csrbank10_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15248: Assignment to videosoc_csrbank10_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15249: Assignment to videosoc_csrbank10_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15250: Assignment to videosoc_csrbank10_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15251: Assignment to videosoc_csrbank10_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15252: Assignment to videosoc_csrbank10_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15253: Assignment to videosoc_csrbank10_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15254: Assignment to videosoc_csrbank10_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15255: Assignment to videosoc_csrbank10_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15256: Assignment to videosoc_csrbank10_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15257: Assignment to videosoc_csrbank10_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15258: Assignment to videosoc_csrbank10_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15259: Assignment to videosoc_csrbank10_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15260: Assignment to videosoc_csrbank10_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15261: Assignment to videosoc_csrbank10_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15262: Assignment to videosoc_csrbank10_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15263: Assignment to videosoc_csrbank10_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15264: Assignment to videosoc_csrbank10_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15265: Assignment to videosoc_csrbank10_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15266: Assignment to videosoc_csrbank10_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15267: Assignment to videosoc_csrbank10_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15268: Assignment to videosoc_csrbank10_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15269: Assignment to videosoc_csrbank10_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15270: Assignment to videosoc_csrbank10_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15271: Assignment to videosoc_csrbank10_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15272: Assignment to videosoc_csrbank10_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15273: Assignment to videosoc_csrbank10_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15274: Assignment to videosoc_csrbank10_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15275: Assignment to videosoc_csrbank10_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15276: Assignment to videosoc_csrbank10_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15277: Assignment to videosoc_csrbank10_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15278: Assignment to videosoc_csrbank10_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15279: Assignment to videosoc_csrbank10_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15280: Assignment to videosoc_csrbank10_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15281: Assignment to videosoc_csrbank10_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15282: Assignment to videosoc_csrbank10_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15283: Assignment to videosoc_csrbank10_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15284: Assignment to videosoc_csrbank10_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15285: Assignment to videosoc_csrbank10_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15333: Assignment to videosoc_csrbank11_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15334: Assignment to videosoc_csrbank11_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15363: Assignment to videosoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15379: Assignment to videosoc_csrbank12_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15380: Assignment to videosoc_csrbank12_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15381: Assignment to videosoc_csrbank12_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15382: Assignment to videosoc_csrbank12_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15383: Assignment to videosoc_csrbank12_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15384: Assignment to videosoc_csrbank12_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15385: Assignment to videosoc_csrbank12_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15386: Assignment to videosoc_csrbank12_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15389: Assignment to videosoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15405: Assignment to videosoc_csrbank12_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15406: Assignment to videosoc_csrbank12_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15407: Assignment to videosoc_csrbank12_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15408: Assignment to videosoc_csrbank12_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15409: Assignment to videosoc_csrbank12_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15410: Assignment to videosoc_csrbank12_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15411: Assignment to videosoc_csrbank12_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15412: Assignment to videosoc_csrbank12_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15415: Assignment to videosoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15431: Assignment to videosoc_csrbank12_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15432: Assignment to videosoc_csrbank12_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15433: Assignment to videosoc_csrbank12_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15434: Assignment to videosoc_csrbank12_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15435: Assignment to videosoc_csrbank12_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15436: Assignment to videosoc_csrbank12_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15437: Assignment to videosoc_csrbank12_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15438: Assignment to videosoc_csrbank12_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15441: Assignment to videosoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15457: Assignment to videosoc_csrbank12_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15458: Assignment to videosoc_csrbank12_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15459: Assignment to videosoc_csrbank12_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15460: Assignment to videosoc_csrbank12_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15461: Assignment to videosoc_csrbank12_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15462: Assignment to videosoc_csrbank12_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15463: Assignment to videosoc_csrbank12_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15464: Assignment to videosoc_csrbank12_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15465: Assignment to videosoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15467: Assignment to videosoc_csrbank12_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15468: Assignment to videosoc_csrbank12_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15469: Assignment to videosoc_csrbank12_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15470: Assignment to videosoc_csrbank12_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15471: Assignment to videosoc_csrbank12_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15472: Assignment to videosoc_csrbank12_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15473: Assignment to videosoc_csrbank12_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15474: Assignment to videosoc_csrbank12_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15475: Assignment to videosoc_csrbank12_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15476: Assignment to videosoc_csrbank12_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15477: Assignment to videosoc_csrbank12_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15478: Assignment to videosoc_csrbank12_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15479: Assignment to videosoc_csrbank12_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15480: Assignment to videosoc_csrbank12_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15557: Assignment to videosoc_csrbank13_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15558: Assignment to videosoc_csrbank13_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15585: Assignment to videosoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15587: Assignment to videosoc_csrbank14_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15588: Assignment to videosoc_csrbank14_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15589: Assignment to videosoc_csrbank14_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15590: Assignment to videosoc_csrbank14_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15591: Assignment to videosoc_csrbank14_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15592: Assignment to videosoc_csrbank14_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15593: Assignment to videosoc_csrbank14_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15594: Assignment to videosoc_csrbank14_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15595: Assignment to videosoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15596: Assignment to videosoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15622: Assignment to videosoc_csrbank15_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15623: Assignment to videosoc_csrbank15_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15624: Assignment to videosoc_csrbank15_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15625: Assignment to videosoc_csrbank15_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15626: Assignment to suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15627: Assignment to suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15673: Assignment to videosoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15692: Assignment to videosoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17659: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17659: Assignment to xilinxmultiregimpl22 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17673: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17673: Assignment to xilinxmultiregimpl35 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17687: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17687: Assignment to xilinxmultiregimpl48 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17715: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17715: Assignment to xilinxmultiregimpl73 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17729: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17729: Assignment to xilinxmultiregimpl86 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17743: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17743: Assignment to xilinxmultiregimpl99 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17775: Assignment to ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18029: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18129: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18229: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18494: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18510: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18519: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18528: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17973: Assignment to hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19012: Assignment to hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19084: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19184: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19284: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19549: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19565: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19574: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19583: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19028: Assignment to hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20067: Assignment to hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20328: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20329: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20330: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20337: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20346: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20355: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20078: Assignment to hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20787: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20788: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20789: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20796: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20805: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20814: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20537: Assignment to hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21039: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21040: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21005: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21091: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21092: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21132: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21329: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22598: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21076: Assignment to rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27072: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27075: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27170: Assignment to opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27186: Assignment to suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27203: Assignment to suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28290: Assignment to videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28304: Assignment to videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28318: Assignment to videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28332: Assignment to videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28346: Assignment to videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28360: Assignment to videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28374: Assignment to videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28388: Assignment to videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28473: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28489: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28505: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28519: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28535: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28551: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28565: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28915: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28929: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28943: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28959: Assignment to hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28973: Assignment to hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29323: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29337: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29351: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29367: Assignment to hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29381: Assignment to hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29397: Assignment to hdmi_out0_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29413: Assignment to hdmi_out0_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29427: Assignment to hdmi_out0_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29443: Assignment to hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29460: Assignment to hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29768: Assignment to hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29782: Assignment to hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29796: Assignment to hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29800: Assignment to i2c0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29818: Assignment to hdmi_out1_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29834: Assignment to hdmi_out1_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29848: Assignment to hdmi_out1_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29864: Assignment to hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29881: Assignment to hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30143: Assignment to hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30157: Assignment to hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30171: Assignment to hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30175: Assignment to i2c1_scl_i ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30391: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30411: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl124_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl124_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl124_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl124_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl125_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl125_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl125_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl125_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl126_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl126_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl126_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl126_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl127_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl127_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl127_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl127_regs1>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <videosoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl128_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl128_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl128_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl128_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl129_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl129_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl129_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl129_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out1_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26954: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26954: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26954: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26954: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26954: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26954: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28441: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28441: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28441: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28441: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28441: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28441: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 9x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x131-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x130-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x21-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x21-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x21-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x130-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x27-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x130-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x162-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x18-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x10-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x10-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x10-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x27-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x130-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x162-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x18-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Register <ethphy_rx_dv_d> equivalent to <ethphy_source_valid> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <memadr_54> equivalent to <memadr_10> has been removed
    Register <memadr_52> equivalent to <memadr_10> has been removed
    Register <memadr_50> equivalent to <memadr_10> has been removed
    Register <memadr_48> equivalent to <memadr_10> has been removed
    Register <memadr_46> equivalent to <memadr_10> has been removed
    Register <memadr_44> equivalent to <memadr_10> has been removed
    Register <memadr_42> equivalent to <memadr_10> has been removed
    Register <memadr_40> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_53> equivalent to <memadr_39> has been removed
    Register <memadr_51> equivalent to <memadr_39> has been removed
    Register <memadr_49> equivalent to <memadr_39> has been removed
    Register <memadr_47> equivalent to <memadr_39> has been removed
    Register <memadr_45> equivalent to <memadr_39> has been removed
    Register <memadr_43> equivalent to <memadr_39> has been removed
    Register <memadr_41> equivalent to <memadr_39> has been removed
    Register <hdmi_in1_frame_vsync_r> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in0_frame_vsync_r> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi_out0_next_s12> equivalent to <hdmi_out0_de_r> has been removed
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Register <hdmi_out1_next_s12> equivalent to <hdmi_out1_de_r> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <memadr_21> equivalent to <memadr_14> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <ethphy_source_valid>.
    Found 8-bit register for signal <ethphy_source_payload_data>.
    Found 1-bit register for signal <liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <liteethmaccrc32checker_state>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <ethphy_tx_data>.
    Found 1-bit register for signal <ethphy_tx_valid>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 6-bit register for signal <hdmi_in0_freq_q_binary>.
    Found 6-bit register for signal <hdmi_in0_freq_q>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 128-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 6-bit register for signal <hdmi_in1_freq_q_binary>.
    Found 6-bit register for signal <hdmi_in1_freq_q>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 128-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <hdmi_out0_dram_port_counter>.
    Found 8-bit register for signal <hdmi_out0_dram_port_rdata_chunk>.
    Found 2-bit register for signal <hdmi_out0_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <hdmi_out0_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <hdmi_out0_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <hdmi_out0_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <hdmi_out0_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_r>.
    Found 12-bit register for signal <hdmi_out0_g>.
    Found 12-bit register for signal <hdmi_out0_b>.
    Found 8-bit register for signal <hdmi_out0_source_r>.
    Found 8-bit register for signal <hdmi_out0_source_g>.
    Found 8-bit register for signal <hdmi_out0_source_b>.
    Found 1-bit register for signal <hdmi_out0_next_s0>.
    Found 1-bit register for signal <hdmi_out0_next_s1>.
    Found 1-bit register for signal <hdmi_out0_next_s2>.
    Found 1-bit register for signal <hdmi_out0_next_s3>.
    Found 1-bit register for signal <hdmi_out0_next_s4>.
    Found 1-bit register for signal <hdmi_out0_next_s5>.
    Found 1-bit register for signal <hdmi_out0_next_s6>.
    Found 1-bit register for signal <hdmi_out0_next_s7>.
    Found 1-bit register for signal <hdmi_out0_next_s8>.
    Found 1-bit register for signal <hdmi_out0_next_s9>.
    Found 1-bit register for signal <hdmi_out0_next_s10>.
    Found 1-bit register for signal <hdmi_out0_next_s11>.
    Found 1-bit register for signal <hdmi_out0_next_s13>.
    Found 1-bit register for signal <hdmi_out0_next_s14>.
    Found 1-bit register for signal <hdmi_out0_next_s15>.
    Found 1-bit register for signal <hdmi_out0_next_s16>.
    Found 1-bit register for signal <hdmi_out0_next_s17>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl114_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl115_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl115_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl117_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl117_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl120_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl120_regs1>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <hdmi_out1_dram_port_counter>.
    Found 8-bit register for signal <hdmi_out1_dram_port_rdata_chunk>.
    Found 2-bit register for signal <hdmi_out1_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <hdmi_out1_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <hdmi_out1_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <hdmi_out1_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <hdmi_out1_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_r>.
    Found 12-bit register for signal <hdmi_out1_g>.
    Found 12-bit register for signal <hdmi_out1_b>.
    Found 8-bit register for signal <hdmi_out1_source_r>.
    Found 8-bit register for signal <hdmi_out1_source_g>.
    Found 8-bit register for signal <hdmi_out1_source_b>.
    Found 1-bit register for signal <hdmi_out1_next_s0>.
    Found 1-bit register for signal <hdmi_out1_next_s1>.
    Found 1-bit register for signal <hdmi_out1_next_s2>.
    Found 1-bit register for signal <hdmi_out1_next_s3>.
    Found 1-bit register for signal <hdmi_out1_next_s4>.
    Found 1-bit register for signal <hdmi_out1_next_s5>.
    Found 1-bit register for signal <hdmi_out1_next_s6>.
    Found 1-bit register for signal <hdmi_out1_next_s7>.
    Found 1-bit register for signal <hdmi_out1_next_s8>.
    Found 1-bit register for signal <hdmi_out1_next_s9>.
    Found 1-bit register for signal <hdmi_out1_next_s10>.
    Found 1-bit register for signal <hdmi_out1_next_s11>.
    Found 1-bit register for signal <hdmi_out1_next_s13>.
    Found 1-bit register for signal <hdmi_out1_next_s14>.
    Found 1-bit register for signal <hdmi_out1_next_s15>.
    Found 1-bit register for signal <hdmi_out1_next_s16>.
    Found 1-bit register for signal <hdmi_out1_next_s17>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl123_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl124_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl124_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl126_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl126_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl129_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl129_regs1>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <videosoc_ctrl_bus_errors>.
    Found 1-bit register for signal <videosoc_rom_bus_ack>.
    Found 1-bit register for signal <videosoc_sram_bus_ack>.
    Found 1-bit register for signal <videosoc_interface_we>.
    Found 8-bit register for signal <videosoc_interface_dat_w>.
    Found 14-bit register for signal <videosoc_interface_adr>.
    Found 32-bit register for signal <videosoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videosoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videosoc_counter>.
    Found 32-bit register for signal <videosoc_value>.
    Found 32-bit register for signal <videosoc_value_status>.
    Found 1-bit register for signal <videosoc_zero_pending>.
    Found 1-bit register for signal <videosoc_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <opsis_i2c_samp_count>.
    Found 1-bit register for signal <opsis_i2c_samp_carry>.
    Found 1-bit register for signal <opsis_i2c_scl_i>.
    Found 1-bit register for signal <opsis_i2c_sda_i>.
    Found 1-bit register for signal <opsis_i2c_scl_r>.
    Found 1-bit register for signal <opsis_i2c_sda_r>.
    Found 4-bit register for signal <opsis_i2c_counter>.
    Found 8-bit register for signal <opsis_i2c_din>.
    Found 1-bit register for signal <opsis_i2c_is_read>.
    Found 1-bit register for signal <opsis_i2c_data_drv>.
    Found 1-bit register for signal <opsis_i2c_data_bit>.
    Found 4-bit register for signal <opsisi2c_state>.
    Found 1-bit register for signal <suart_sink_ready>.
    Found 8-bit register for signal <suart_tx_reg>.
    Found 4-bit register for signal <suart_tx_bitcount>.
    Found 1-bit register for signal <suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <suart_phase_accumulator_tx>.
    Found 1-bit register for signal <suart_uart_clk_txen>.
    Found 1-bit register for signal <suart_source_valid>.
    Found 1-bit register for signal <suart_rx_r>.
    Found 1-bit register for signal <suart_rx_busy>.
    Found 4-bit register for signal <suart_rx_bitcount>.
    Found 8-bit register for signal <suart_source_payload_data>.
    Found 8-bit register for signal <suart_rx_reg>.
    Found 32-bit register for signal <suart_phase_accumulator_rx>.
    Found 1-bit register for signal <suart_uart_clk_rxen>.
    Found 1-bit register for signal <suart_tx_pending>.
    Found 1-bit register for signal <suart_tx_old_trigger>.
    Found 1-bit register for signal <suart_rx_pending>.
    Found 1-bit register for signal <suart_rx_old_trigger>.
    Found 1-bit register for signal <suart_tx_fifo_readable>.
    Found 4-bit register for signal <suart_tx_fifo_produce>.
    Found 4-bit register for signal <suart_tx_fifo_consume>.
    Found 5-bit register for signal <suart_tx_fifo_level0>.
    Found 1-bit register for signal <suart_rx_fifo_readable>.
    Found 4-bit register for signal <suart_rx_fifo_produce>.
    Found 4-bit register for signal <suart_rx_fifo_consume>.
    Found 5-bit register for signal <suart_rx_fifo_level0>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 26-bit register for signal <front_panel_count>.
    Found 1-bit register for signal <phase_sys>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <videosoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <videosoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <videosoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <videosoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <videosoc_sdram_timer_count>.
    Found 14-bit register for signal <videosoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <videosoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <videosoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <videosoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <videosoc_sdram_generator_done>.
    Found 4-bit register for signal <videosoc_sdram_generator_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <videosoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <videosoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <videosoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <videosoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <videosoc_sdram_time0>.
    Found 4-bit register for signal <videosoc_sdram_time1>.
    Found 3-bit register for signal <videosoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <videosoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <videosoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <videosoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <videosoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <videosoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <videosoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <videosoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <videosoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <videosoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <videosoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <videosoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <videosoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <videosoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <videosoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <videosoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <videosoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <videosoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <videosoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_wdata_ready2>.
    Found 1-bit register for signal <new_master_wdata_ready3>.
    Found 1-bit register for signal <new_master_wdata_ready4>.
    Found 1-bit register for signal <new_master_wdata_ready5>.
    Found 1-bit register for signal <new_master_wdata_ready6>.
    Found 1-bit register for signal <new_master_wdata_ready7>.
    Found 1-bit register for signal <new_master_wdata_ready8>.
    Found 1-bit register for signal <new_master_wdata_ready9>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid15>.
    Found 1-bit register for signal <new_master_rdata_valid16>.
    Found 1-bit register for signal <new_master_rdata_valid17>.
    Found 1-bit register for signal <new_master_rdata_valid18>.
    Found 1-bit register for signal <new_master_rdata_valid19>.
    Found 1-bit register for signal <new_master_rdata_valid20>.
    Found 1-bit register for signal <new_master_rdata_valid21>.
    Found 1-bit register for signal <new_master_rdata_valid22>.
    Found 1-bit register for signal <new_master_rdata_valid23>.
    Found 1-bit register for signal <new_master_rdata_valid24>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 2-bit register for signal <videosoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 32-bit register for signal <ethmac_preamble_errors_status>.
    Found 32-bit register for signal <ethmac_crc_errors_status>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 3-bit register for signal <liteethmacsramwriter_state>.
    Found 32-bit register for signal <ethmac_writer_errors_status>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <edid0_state>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <dma0_state>.
    Found 32-bit register for signal <hdmi_in0_freq_period_counter>.
    Found 6-bit register for signal <hdmi_in0_freq_gray_decoder_o>.
    Found 6-bit register for signal <hdmi_in0_freq_sampler_i_d>.
    Found 32-bit register for signal <hdmi_in0_freq_sampler_counter>.
    Found 32-bit register for signal <hdmi_in0_freq_sampler_value>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <edid1_state>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <dma1_state>.
    Found 32-bit register for signal <hdmi_in1_freq_period_counter>.
    Found 6-bit register for signal <hdmi_in1_freq_gray_decoder_o>.
    Found 6-bit register for signal <hdmi_in1_freq_sampler_i_d>.
    Found 32-bit register for signal <hdmi_in1_freq_sampler_counter>.
    Found 32-bit register for signal <hdmi_in1_freq_sampler_value>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_i>.
    Found 1-bit register for signal <videosoc_grant>.
    Found 6-bit register for signal <videosoc_slave_sel_r>.
    Found 20-bit register for signal <videosoc_count>.
    Found 8-bit register for signal <videosoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <videosoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <videosoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <videosoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <ethphy_crg_storage_full>.
    Found 3-bit register for signal <ethphy_mdio_storage_full>.
    Found 8-bit register for signal <videosoc_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <front_panel_leds_storage_full>.
    Found 1-bit register for signal <videosoc_sram0_sel_r>.
    Found 8-bit register for signal <videosoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_hpd_en>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 8-bit register for signal <videosoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_sram1_sel_r>.
    Found 8-bit register for signal <videosoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_hpd_en>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <videosoc_interface7_bank_bus_dat_r>.
    Found 8-bit register for signal <videosoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <i2c0_storage_full>.
    Found 8-bit register for signal <videosoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank9_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank9_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_storage_full<0>>.
    Found 8-bit register for signal <i2c1_storage_full>.
    Found 1-bit register for signal <videosoc_sram2_sel_r>.
    Found 8-bit register for signal <videosoc_interface10_bank_bus_dat_r>.
    Found 8-bit register for signal <videosoc_interface11_bank_bus_dat_r>.
    Found 8-bit register for signal <opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <opsisi2c_storage_full>.
    Found 8-bit register for signal <videosoc_interface12_bank_bus_dat_r>.
    Found 4-bit register for signal <videosoc_sdram_storage_full>.
    Found 6-bit register for signal <videosoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <videosoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <videosoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <videosoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <videosoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <videosoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <videosoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <videosoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videosoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <videosoc_interface13_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <videosoc_interface14_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_load_storage_full<31>>.
    Found 1-bit register for signal <videosoc_load_storage_full<30>>.
    Found 1-bit register for signal <videosoc_load_storage_full<29>>.
    Found 1-bit register for signal <videosoc_load_storage_full<28>>.
    Found 1-bit register for signal <videosoc_load_storage_full<27>>.
    Found 1-bit register for signal <videosoc_load_storage_full<26>>.
    Found 1-bit register for signal <videosoc_load_storage_full<25>>.
    Found 1-bit register for signal <videosoc_load_storage_full<24>>.
    Found 1-bit register for signal <videosoc_load_storage_full<23>>.
    Found 1-bit register for signal <videosoc_load_storage_full<22>>.
    Found 1-bit register for signal <videosoc_load_storage_full<21>>.
    Found 1-bit register for signal <videosoc_load_storage_full<20>>.
    Found 1-bit register for signal <videosoc_load_storage_full<19>>.
    Found 1-bit register for signal <videosoc_load_storage_full<18>>.
    Found 1-bit register for signal <videosoc_load_storage_full<17>>.
    Found 1-bit register for signal <videosoc_load_storage_full<16>>.
    Found 1-bit register for signal <videosoc_load_storage_full<15>>.
    Found 1-bit register for signal <videosoc_load_storage_full<14>>.
    Found 1-bit register for signal <videosoc_load_storage_full<13>>.
    Found 1-bit register for signal <videosoc_load_storage_full<12>>.
    Found 1-bit register for signal <videosoc_load_storage_full<11>>.
    Found 1-bit register for signal <videosoc_load_storage_full<10>>.
    Found 1-bit register for signal <videosoc_load_storage_full<9>>.
    Found 1-bit register for signal <videosoc_load_storage_full<8>>.
    Found 1-bit register for signal <videosoc_load_storage_full<7>>.
    Found 1-bit register for signal <videosoc_load_storage_full<6>>.
    Found 1-bit register for signal <videosoc_load_storage_full<5>>.
    Found 1-bit register for signal <videosoc_load_storage_full<4>>.
    Found 1-bit register for signal <videosoc_load_storage_full<3>>.
    Found 1-bit register for signal <videosoc_load_storage_full<2>>.
    Found 1-bit register for signal <videosoc_load_storage_full<1>>.
    Found 1-bit register for signal <videosoc_load_storage_full<0>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<31>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<30>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<29>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<28>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<27>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<26>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<25>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<24>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<23>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<22>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<21>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<20>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<19>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<18>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<17>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<16>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<15>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<14>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<13>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<12>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<11>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<10>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<9>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<8>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<7>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<6>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<5>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<4>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<3>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<2>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<1>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<0>>.
    Found 1-bit register for signal <videosoc_en_storage_full>.
    Found 1-bit register for signal <videosoc_eventmanager_storage_full>.
    Found 8-bit register for signal <videosoc_interface15_bank_bus_dat_r>.
    Found 2-bit register for signal <suart_eventmanager_storage_full>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 6-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 6-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 6-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 6-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl116_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl116_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl118_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl118_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl119_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl119_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl121_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl121_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl122_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl122_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl125_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl125_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl127_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl127_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl128_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl128_regs1>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 8-bit register for signal <memadr_13>.
    Found 8-bit register for signal <memadr_14>.
    Found 9-bit register for signal <memadr_19>.
    Found 8-bit register for signal <memadr_20>.
    Found 9-bit register for signal <memadr_26>.
    Found 2-bit register for signal <memadr_28>.
    Found 4-bit register for signal <memadr_30>.
    Found 1-bit register for signal <memadr_32>.
    Found 18-bit register for signal <memdat_19>.
    Found 2-bit register for signal <memadr_34>.
    Found 4-bit register for signal <memadr_36>.
    Found 1-bit register for signal <memadr_38>.
    Found 18-bit register for signal <memdat_25>.
    Found 9-bit register for signal <memadr_39>.
    Found finite state machine <FSM_0> for signal <liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <videosoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <videosoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <hdmi_in0_freq_sampler_counter_inc> created at line 12793.
    Found 6-bit subtractor for signal <hdmi_in1_freq_sampler_counter_inc> created at line 13427.
    Found 27-bit subtractor for signal <hdmi_out0_core_dmareader_length[26]_GND_1_o_sub_2293_OUT> created at line 13650.
    Found 27-bit subtractor for signal <hdmi_out1_core_dmareader_length[26]_GND_1_o_sub_2453_OUT> created at line 14053.
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4462_OUT> created at line 17806.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4507_OUT> created at line 17913.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4871_OUT> created at line 18489.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4872_OUT> created at line 18490.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4877_OUT> created at line 18495.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4878_OUT> created at line 18496.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_5149_OUT> created at line 18809.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_5155_OUT> created at line 18857.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_5161_OUT> created at line 18905.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5514_OUT> created at line 19544.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5515_OUT> created at line 19545.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5520_OUT> created at line 19550.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5521_OUT> created at line 19551.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5792_OUT> created at line 19864.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5798_OUT> created at line 19912.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5804_OUT> created at line 19960.
    Found 3-bit subtractor for signal <hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_sub_5836_OUT> created at line 20101.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5868_OUT> created at line 20186.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5877_OUT> created at line 20208.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5887_OUT> created at line 20234.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5896_OUT> created at line 20249.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5905_OUT> created at line 20264.
    Found 9-bit subtractor for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5951_OUT> created at line 20321.
    Found 9-bit subtractor for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5952_OUT> created at line 20322.
    Found 9-bit subtractor for signal <hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5953_OUT> created at line 20323.
    Found 3-bit subtractor for signal <hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6249_OUT> created at line 20560.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_6281_OUT> created at line 20645.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_6290_OUT> created at line 20667.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_6300_OUT> created at line 20693.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6309_OUT> created at line 20708.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6318_OUT> created at line 20723.
    Found 9-bit subtractor for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_6364_OUT> created at line 20780.
    Found 9-bit subtractor for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_6365_OUT> created at line 20781.
    Found 9-bit subtractor for signal <hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_6366_OUT> created at line 20782.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_6654_OUT> created at line 20998.
    Found 32-bit subtractor for signal <videosoc_value[31]_GND_1_o_sub_6683_OUT> created at line 21114.
    Found 5-bit subtractor for signal <suart_tx_fifo_level0[4]_GND_1_o_sub_6743_OUT> created at line 21287.
    Found 5-bit subtractor for signal <suart_rx_fifo_level0[4]_GND_1_o_sub_6752_OUT> created at line 21309.
    Found 26-bit subtractor for signal <front_panel_count[25]_GND_1_o_sub_6776_OUT> created at line 21356.
    Found 9-bit subtractor for signal <videosoc_sdram_timer_count[8]_GND_1_o_sub_6784_OUT> created at line 21387.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6805_OUT> created at line 21445.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_6809_OUT> created at line 21468.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_6813_OUT> created at line 21483.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_6817_OUT> created at line 21498.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6829_OUT> created at line 21525.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_6833_OUT> created at line 21548.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_6837_OUT> created at line 21563.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_6841_OUT> created at line 21578.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6853_OUT> created at line 21605.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_6857_OUT> created at line 21628.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_6861_OUT> created at line 21643.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_6865_OUT> created at line 21658.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6877_OUT> created at line 21685.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_6881_OUT> created at line 21708.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_6885_OUT> created at line 21723.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_6889_OUT> created at line 21738.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6901_OUT> created at line 21765.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_6905_OUT> created at line 21788.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_6909_OUT> created at line 21803.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_6913_OUT> created at line 21818.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6925_OUT> created at line 21845.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_6929_OUT> created at line 21868.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_6933_OUT> created at line 21883.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_6937_OUT> created at line 21898.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6949_OUT> created at line 21925.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_6953_OUT> created at line 21948.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_6957_OUT> created at line 21963.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_6961_OUT> created at line 21978.
    Found 4-bit subtractor for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6973_OUT> created at line 22005.
    Found 3-bit subtractor for signal <videosoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_6977_OUT> created at line 22028.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_6981_OUT> created at line 22043.
    Found 2-bit subtractor for signal <videosoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_6985_OUT> created at line 22058.
    Found 5-bit subtractor for signal <videosoc_sdram_time0[4]_GND_1_o_sub_6989_OUT> created at line 22069.
    Found 4-bit subtractor for signal <videosoc_sdram_time1[3]_GND_1_o_sub_6992_OUT> created at line 22076.
    Found 3-bit subtractor for signal <videosoc_sdram_twtrcon_count[2]_GND_1_o_sub_7116_OUT> created at line 22630.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_7433_OUT> created at line 23501.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_7444_OUT> created at line 23534.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7474_OUT> created at line 23778.
    Found 5-bit subtractor for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7485_OUT> created at line 23801.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7520_OUT> created at line 24041.
    Found 5-bit subtractor for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7531_OUT> created at line 24064.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7539_OUT> created at line 24091.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_7544_OUT> created at line 24099.
    Found 20-bit subtractor for signal <videosoc_count[19]_GND_1_o_sub_7547_OUT> created at line 24133.
    Found 2-bit adder for signal <n20322> created at line 10253.
    Found 2-bit adder for signal <videosoc_sdram_tfawcon_count> created at line 10253.
    Found 3-bit adder for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1356_OUT> created at line 10455.
    Found 3-bit adder for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1359_OUT> created at line 10464.
    Found 5-bit adder for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1376_OUT> created at line 10506.
    Found 5-bit adder for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1379_OUT> created at line 10515.
    Found 3-bit adder for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1423_OUT> created at line 10706.
    Found 3-bit adder for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1426_OUT> created at line 10715.
    Found 5-bit adder for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1443_OUT> created at line 10757.
    Found 5-bit adder for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1446_OUT> created at line 10766.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1638_OUT> created at line 11670.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1641_OUT> created at line 11679.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1660_OUT> created at line 11713.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1663_OUT> created at line 11722.
    Found 32-bit adder for signal <ethmac_writer_errors_status[31]_GND_1_o_add_1716_OUT> created at line 11970.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_1740_OUT> created at line 12002.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1947_OUT> created at line 12626.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1950_OUT> created at line 12635.
    Found 6-bit adder for signal <hdmi_in0_freq_q_next_binary> created at line 12778.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2145_OUT> created at line 13260.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2148_OUT> created at line 13269.
    Found 6-bit adder for signal <hdmi_in1_freq_q_next_binary> created at line 13412.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2266_OUT> created at line 13553.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2269_OUT> created at line 13562.
    Found 27-bit adder for signal <hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 13583.
    Found 27-bit adder for signal <hdmi_out0_core_dmareader_offset[26]_GND_1_o_add_2291_OUT> created at line 13648.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2426_OUT> created at line 13956.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2429_OUT> created at line 13965.
    Found 27-bit adder for signal <hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 13986.
    Found 27-bit adder for signal <hdmi_out1_core_dmareader_offset[26]_GND_1_o_add_2451_OUT> created at line 14051.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4452_OUT> created at line 17790.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4456_OUT> created at line 17797.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4459_OUT> created at line 17802.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_4468_OUT> created at line 17829.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4500_OUT> created at line 17897.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4503_OUT> created at line 17905.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_4511_OUT> created at line 17927.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_4514_OUT> created at line 17944.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4595_OUT> created at line 18023.
    Found 2-bit adder for signal <n20403[1:0]> created at line 18031.
    Found 3-bit adder for signal <n20406[2:0]> created at line 18031.
    Found 25-bit adder for signal <n20423> created at line 18034.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4612_OUT> created at line 18041.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4676_OUT> created at line 18123.
    Found 2-bit adder for signal <n20430[1:0]> created at line 18131.
    Found 3-bit adder for signal <n20433[2:0]> created at line 18131.
    Found 25-bit adder for signal <n20450> created at line 18134.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4693_OUT> created at line 18141.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4757_OUT> created at line 18223.
    Found 2-bit adder for signal <n20457[1:0]> created at line 18231.
    Found 3-bit adder for signal <n20460[2:0]> created at line 18231.
    Found 25-bit adder for signal <n20477> created at line 18234.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4774_OUT> created at line 18241.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4786_OUT> created at line 18285.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4787_OUT> created at line 18287.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4789_OUT> created at line 18289.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4790_OUT> created at line 18291.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4792_OUT> created at line 18293.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4793_OUT> created at line 18295.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4798_OUT> created at line 18310.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4802_OUT> created at line 18326.
    Found 3-bit adder for signal <hdmi_in0_frame_pack_counter[2]_GND_1_o_add_4817_OUT> created at line 18391.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4826_OUT> created at line 18493.
    Found 17-bit adder for signal <n17013> created at line 18494.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4883_OUT> created at line 18501.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4884_OUT> created at line 18502.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4885_OUT> created at line 18503.
    Found 9-bit adder for signal <n19555> created at line 18569.
    Found 9-bit adder for signal <n19556> created at line 18570.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_5150_OUT> created at line 18812.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_5156_OUT> created at line 18860.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_5162_OUT> created at line 18908.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5238_OUT> created at line 19078.
    Found 2-bit adder for signal <n20526[1:0]> created at line 19086.
    Found 3-bit adder for signal <n20529[2:0]> created at line 19086.
    Found 25-bit adder for signal <n20546> created at line 19089.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5255_OUT> created at line 19096.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5319_OUT> created at line 19178.
    Found 2-bit adder for signal <n20553[1:0]> created at line 19186.
    Found 3-bit adder for signal <n20556[2:0]> created at line 19186.
    Found 25-bit adder for signal <n20573> created at line 19189.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5336_OUT> created at line 19196.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5400_OUT> created at line 19278.
    Found 2-bit adder for signal <n20580[1:0]> created at line 19286.
    Found 3-bit adder for signal <n20583[2:0]> created at line 19286.
    Found 25-bit adder for signal <n20600> created at line 19289.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5417_OUT> created at line 19296.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5429_OUT> created at line 19340.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5430_OUT> created at line 19342.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5432_OUT> created at line 19344.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5433_OUT> created at line 19346.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5435_OUT> created at line 19348.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5436_OUT> created at line 19350.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5441_OUT> created at line 19365.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5445_OUT> created at line 19381.
    Found 3-bit adder for signal <hdmi_in1_frame_pack_counter[2]_GND_1_o_add_5460_OUT> created at line 19446.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5469_OUT> created at line 19548.
    Found 17-bit adder for signal <n17321> created at line 19549.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5526_OUT> created at line 19556.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5527_OUT> created at line 19557.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5528_OUT> created at line 19558.
    Found 9-bit adder for signal <n19617> created at line 19624.
    Found 9-bit adder for signal <n19618> created at line 19625.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5793_OUT> created at line 19867.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5799_OUT> created at line 19915.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5805_OUT> created at line 19963.
    Found 3-bit adder for signal <hdmi_out0_dram_port_counter[2]_GND_1_o_add_5826_OUT> created at line 20084.
    Found 2-bit adder for signal <hdmi_out0_dram_port_cmd_buffer_produce[1]_GND_1_o_add_5829_OUT> created at line 20090.
    Found 2-bit adder for signal <hdmi_out0_dram_port_cmd_buffer_consume[1]_GND_1_o_add_5831_OUT> created at line 20093.
    Found 3-bit adder for signal <hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_add_5833_OUT> created at line 20097.
    Found 3-bit adder for signal <hdmi_out0_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_5839_OUT> created at line 20118.
    Found 32-bit adder for signal <hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5842_OUT> created at line 20126.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5846_OUT> created at line 20144.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5853_OUT> created at line 20163.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5865_OUT> created at line 20182.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5870_OUT> created at line 20197.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5872_OUT> created at line 20200.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5874_OUT> created at line 20204.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5880_OUT> created at line 20223.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5882_OUT> created at line 20226.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5884_OUT> created at line 20230.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5889_OUT> created at line 20238.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5891_OUT> created at line 20241.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5893_OUT> created at line 20245.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5898_OUT> created at line 20253.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5900_OUT> created at line 20256.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5902_OUT> created at line 20260.
    Found 14-bit adder for signal <n17589> created at line 20328.
    Found 14-bit adder for signal <n20693> created at line 20329.
    Found 14-bit adder for signal <n17591> created at line 20329.
    Found 14-bit adder for signal <n17592> created at line 20330.
    Found 2-bit adder for signal <n20701[1:0]> created at line 20377.
    Found 3-bit adder for signal <n20704[2:0]> created at line 20377.
    Found 4-bit adder for signal <n20723> created at line 20388.
    Found 4-bit adder for signal <n20726> created at line 20388.
    Found 4-bit adder for signal <n20729> created at line 20388.
    Found 4-bit adder for signal <n20732> created at line 20388.
    Found 4-bit adder for signal <n20735> created at line 20388.
    Found 4-bit adder for signal <n20738> created at line 20388.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5985_OUT> created at line 20388.
    Found 2-bit adder for signal <n20743[1:0]> created at line 20389.
    Found 3-bit adder for signal <n20746[2:0]> created at line 20389.
    Found 2-bit adder for signal <n20779[1:0]> created at line 20425.
    Found 3-bit adder for signal <n20782[2:0]> created at line 20425.
    Found 4-bit adder for signal <n20801> created at line 20436.
    Found 4-bit adder for signal <n20804> created at line 20436.
    Found 4-bit adder for signal <n20807> created at line 20436.
    Found 4-bit adder for signal <n20810> created at line 20436.
    Found 4-bit adder for signal <n20813> created at line 20436.
    Found 4-bit adder for signal <n20816> created at line 20436.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6042_OUT> created at line 20436.
    Found 2-bit adder for signal <n20821[1:0]> created at line 20437.
    Found 3-bit adder for signal <n20824[2:0]> created at line 20437.
    Found 2-bit adder for signal <n20857[1:0]> created at line 20473.
    Found 3-bit adder for signal <n20860[2:0]> created at line 20473.
    Found 4-bit adder for signal <n20879> created at line 20484.
    Found 4-bit adder for signal <n20882> created at line 20484.
    Found 4-bit adder for signal <n20885> created at line 20484.
    Found 4-bit adder for signal <n20888> created at line 20484.
    Found 4-bit adder for signal <n20891> created at line 20484.
    Found 4-bit adder for signal <n20894> created at line 20484.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6099_OUT> created at line 20484.
    Found 2-bit adder for signal <n20899[1:0]> created at line 20485.
    Found 3-bit adder for signal <n20902[2:0]> created at line 20485.
    Found 3-bit adder for signal <hdmi_out1_dram_port_counter[2]_GND_1_o_add_6239_OUT> created at line 20543.
    Found 2-bit adder for signal <hdmi_out1_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6242_OUT> created at line 20549.
    Found 2-bit adder for signal <hdmi_out1_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6244_OUT> created at line 20552.
    Found 3-bit adder for signal <hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_add_6246_OUT> created at line 20556.
    Found 3-bit adder for signal <hdmi_out1_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6252_OUT> created at line 20577.
    Found 32-bit adder for signal <hdmi_out1_core_underflow_counter[31]_GND_1_o_add_6255_OUT> created at line 20585.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_6259_OUT> created at line 20603.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_6266_OUT> created at line 20622.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_6278_OUT> created at line 20641.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_6283_OUT> created at line 20656.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_6285_OUT> created at line 20659.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_6287_OUT> created at line 20663.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_6293_OUT> created at line 20682.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_6295_OUT> created at line 20685.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_6297_OUT> created at line 20689.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6302_OUT> created at line 20697.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6304_OUT> created at line 20700.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_6306_OUT> created at line 20704.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6311_OUT> created at line 20712.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6313_OUT> created at line 20715.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_6315_OUT> created at line 20719.
    Found 14-bit adder for signal <n17853> created at line 20787.
    Found 14-bit adder for signal <n20981> created at line 20788.
    Found 14-bit adder for signal <n17855> created at line 20788.
    Found 14-bit adder for signal <n17856> created at line 20789.
    Found 2-bit adder for signal <n20989[1:0]> created at line 20836.
    Found 3-bit adder for signal <n20992[2:0]> created at line 20836.
    Found 4-bit adder for signal <n21011> created at line 20847.
    Found 4-bit adder for signal <n21014> created at line 20847.
    Found 4-bit adder for signal <n21017> created at line 20847.
    Found 4-bit adder for signal <n21020> created at line 20847.
    Found 4-bit adder for signal <n21023> created at line 20847.
    Found 4-bit adder for signal <n21026> created at line 20847.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6398_OUT> created at line 20847.
    Found 2-bit adder for signal <n21031[1:0]> created at line 20848.
    Found 3-bit adder for signal <n21034[2:0]> created at line 20848.
    Found 2-bit adder for signal <n21067[1:0]> created at line 20884.
    Found 3-bit adder for signal <n21070[2:0]> created at line 20884.
    Found 4-bit adder for signal <n21089> created at line 20895.
    Found 4-bit adder for signal <n21092> created at line 20895.
    Found 4-bit adder for signal <n21095> created at line 20895.
    Found 4-bit adder for signal <n21098> created at line 20895.
    Found 4-bit adder for signal <n21101> created at line 20895.
    Found 4-bit adder for signal <n21104> created at line 20895.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6455_OUT> created at line 20895.
    Found 2-bit adder for signal <n21109[1:0]> created at line 20896.
    Found 3-bit adder for signal <n21112[2:0]> created at line 20896.
    Found 2-bit adder for signal <n21145[1:0]> created at line 20932.
    Found 3-bit adder for signal <n21148[2:0]> created at line 20932.
    Found 4-bit adder for signal <n21167> created at line 20943.
    Found 4-bit adder for signal <n21170> created at line 20943.
    Found 4-bit adder for signal <n21173> created at line 20943.
    Found 4-bit adder for signal <n21176> created at line 20943.
    Found 4-bit adder for signal <n21179> created at line 20943.
    Found 4-bit adder for signal <n21182> created at line 20943.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6512_OUT> created at line 20943.
    Found 2-bit adder for signal <n21187[1:0]> created at line 20944.
    Found 3-bit adder for signal <n21190[2:0]> created at line 20944.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_6659_OUT<0>> created at line 21009.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_6660_OUT<0>> created at line 21011.
    Found 32-bit adder for signal <videosoc_ctrl_bus_errors[31]_GND_1_o_add_6671_OUT> created at line 21079.
    Found 2-bit adder for signal <videosoc_counter[1]_GND_1_o_add_6678_OUT> created at line 21104.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_6687_OUT> created at line 21130.
    Found 4-bit adder for signal <n21232> created at line 21137.
    Found 4-bit adder for signal <opsis_i2c_counter[3]_GND_1_o_add_6694_OUT> created at line 21151.
    Found 4-bit adder for signal <suart_tx_bitcount[3]_GND_1_o_add_6708_OUT> created at line 21202.
    Found 33-bit adder for signal <n21238> created at line 21218.
    Found 4-bit adder for signal <suart_rx_bitcount[3]_GND_1_o_add_6720_OUT> created at line 21231.
    Found 33-bit adder for signal <n21242> created at line 21250.
    Found 4-bit adder for signal <suart_tx_fifo_produce[3]_GND_1_o_add_6736_OUT> created at line 21276.
    Found 4-bit adder for signal <suart_tx_fifo_consume[3]_GND_1_o_add_6738_OUT> created at line 21279.
    Found 5-bit adder for signal <suart_tx_fifo_level0[4]_GND_1_o_add_6740_OUT> created at line 21283.
    Found 4-bit adder for signal <suart_rx_fifo_produce[3]_GND_1_o_add_6745_OUT> created at line 21298.
    Found 4-bit adder for signal <suart_rx_fifo_consume[3]_GND_1_o_add_6747_OUT> created at line 21301.
    Found 5-bit adder for signal <suart_rx_fifo_level0[4]_GND_1_o_add_6749_OUT> created at line 21305.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_6757_OUT> created at line 21321.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_6770_OUT> created at line 21347.
    Found 4-bit adder for signal <videosoc_sdram_generator_counter[3]_GND_1_o_add_6792_OUT> created at line 21417.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6798_OUT> created at line 21434.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6800_OUT> created at line 21437.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_6802_OUT> created at line 21441.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6822_OUT> created at line 21514.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6824_OUT> created at line 21517.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_6826_OUT> created at line 21521.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6846_OUT> created at line 21594.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6848_OUT> created at line 21597.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_6850_OUT> created at line 21601.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6870_OUT> created at line 21674.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6872_OUT> created at line 21677.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_6874_OUT> created at line 21681.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6894_OUT> created at line 21754.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6896_OUT> created at line 21757.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_6898_OUT> created at line 21761.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6918_OUT> created at line 21834.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6920_OUT> created at line 21837.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_6922_OUT> created at line 21841.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6942_OUT> created at line 21914.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6944_OUT> created at line 21917.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_6946_OUT> created at line 21921.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6966_OUT> created at line 21994.
    Found 3-bit adder for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6968_OUT> created at line 21997.
    Found 4-bit adder for signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_6970_OUT> created at line 22001.
    Found 1-bit adder for signal <videosoc_sdram_trrdcon_count_GND_1_o_add_7110_OUT<0>> created at line 22591.
    Found 25-bit adder for signal <n21314> created at line 22641.
    Found 24-bit adder for signal <videosoc_sdram_bandwidth_nreads[23]_GND_1_o_add_7120_OUT> created at line 22650.
    Found 24-bit adder for signal <videosoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_7122_OUT> created at line 22653.
    Found 32-bit adder for signal <ethmac_preamble_errors_status[31]_GND_1_o_add_7420_OUT> created at line 23468.
    Found 32-bit adder for signal <ethmac_crc_errors_status[31]_GND_1_o_add_7422_OUT> created at line 23471.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_7424_OUT> created at line 23483.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_7427_OUT<0>> created at line 23487.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_7428_OUT<0>> created at line 23490.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_7429_OUT<0>> created at line 23493.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_7430_OUT> created at line 23497.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_7439_OUT<0>> created at line 23523.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_7440_OUT<0>> created at line 23526.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_7441_OUT> created at line 23530.
    Found 7-bit adder for signal <n21341> created at line 23556.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_7449_OUT> created at line 23570.
    Found 8-bit adder for signal <hdmi_in0_edid_offset_counter[7]_GND_1_o_add_7454_OUT> created at line 23581.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_7472_OUT> created at line 23777.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7478_OUT> created at line 23790.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7480_OUT> created at line 23793.
    Found 5-bit adder for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7482_OUT> created at line 23797.
    Found 32-bit adder for signal <hdmi_in0_freq_period_counter[31]_GND_1_o_add_7487_OUT> created at line 23808.
    Found 32-bit adder for signal <hdmi_in0_freq_sampler_counter[31]_GND_1_o_add_7489_OUT> created at line 23816.
    Found 7-bit adder for signal <n21360> created at line 23819.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_7495_OUT> created at line 23833.
    Found 8-bit adder for signal <hdmi_in1_edid_offset_counter[7]_GND_1_o_add_7500_OUT> created at line 23844.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_7518_OUT> created at line 24040.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7524_OUT> created at line 24053.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7526_OUT> created at line 24056.
    Found 5-bit adder for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7528_OUT> created at line 24060.
    Found 32-bit adder for signal <hdmi_in1_freq_period_counter[31]_GND_1_o_add_7533_OUT> created at line 24071.
    Found 32-bit adder for signal <hdmi_in1_freq_sampler_counter[31]_GND_1_o_add_7535_OUT> created at line 24079.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_8363_OUT> created at line 26922.
    Found 4-bit adder for signal <_n27028> created at line 20884.
    Found 4-bit adder for signal <_n27029> created at line 20884.
    Found 4-bit adder for signal <_n27030> created at line 20884.
    Found 4-bit adder for signal <_n27031> created at line 20884.
    Found 4-bit adder for signal <BUS_0298_GND_1_o_add_6440_OUT> created at line 20884.
    Found 6-bit subtractor for signal <_n27033> created at line 20865.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6415_OUT> created at line 20865.
    Found 6-bit subtractor for signal <_n27036> created at line 20925.
    Found 6-bit subtractor for signal <_n27037> created at line 20925.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6487_OUT> created at line 20925.
    Found 4-bit adder for signal <_n27039> created at line 20836.
    Found 4-bit adder for signal <_n27040> created at line 20836.
    Found 4-bit adder for signal <_n27041> created at line 20836.
    Found 4-bit adder for signal <_n27042> created at line 20836.
    Found 4-bit adder for signal <BUS_0272_GND_1_o_add_6383_OUT> created at line 20836.
    Found 4-bit adder for signal <_n27044> created at line 18231.
    Found 4-bit adder for signal <_n27045> created at line 18231.
    Found 4-bit adder for signal <_n27046> created at line 18231.
    Found 4-bit adder for signal <_n27047> created at line 18231.
    Found 4-bit adder for signal <BUS_0067_GND_1_o_add_4769_OUT> created at line 18231.
    Found 4-bit adder for signal <_n27050> created at line 20932.
    Found 4-bit adder for signal <_n27051> created at line 20932.
    Found 4-bit adder for signal <_n27052> created at line 20932.
    Found 4-bit adder for signal <_n27053> created at line 20932.
    Found 4-bit adder for signal <BUS_0324_GND_1_o_add_6497_OUT> created at line 20932.
    Found 6-bit subtractor for signal <_n27059> created at line 20862.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6412_OUT> created at line 20862.
    Found 6-bit subtractor for signal <_n27061> created at line 20461.
    Found 6-bit adder for signal <_n27062> created at line 20461.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6071_OUT> created at line 20461.
    Found 4-bit adder for signal <_n27064> created at line 20473.
    Found 4-bit adder for signal <_n27065> created at line 20473.
    Found 4-bit adder for signal <_n27066> created at line 20473.
    Found 4-bit adder for signal <_n27067> created at line 20473.
    Found 4-bit adder for signal <BUS_0221_GND_1_o_add_6084_OUT> created at line 20473.
    Found 6-bit subtractor for signal <_n27070> created at line 20466.
    Found 6-bit subtractor for signal <_n27071> created at line 20466.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6074_OUT> created at line 20466.
    Found 4-bit adder for signal <_n27073> created at line 20437.
    Found 4-bit adder for signal <_n27074> created at line 20437.
    Found 4-bit adder for signal <_n27075> created at line 20437.
    Found 4-bit adder for signal <_n27076> created at line 20437.
    Found 4-bit adder for signal <BUS_0209_GND_1_o_add_6049_OUT> created at line 20437.
    Found 4-bit adder for signal <_n27096> created at line 20389.
    Found 4-bit adder for signal <_n27097> created at line 20389.
    Found 4-bit adder for signal <_n27098> created at line 20389.
    Found 4-bit adder for signal <_n27099> created at line 20389.
    Found 4-bit adder for signal <BUS_0183_GND_1_o_add_5992_OUT> created at line 20389.
    Found 4-bit adder for signal <_n27101> created at line 20485.
    Found 4-bit adder for signal <_n27102> created at line 20485.
    Found 4-bit adder for signal <_n27103> created at line 20485.
    Found 4-bit adder for signal <_n27104> created at line 20485.
    Found 4-bit adder for signal <BUS_0235_GND_1_o_add_6106_OUT> created at line 20485.
    Found 4-bit adder for signal <_n27121> created at line 19186.
    Found 4-bit adder for signal <_n27122> created at line 19186.
    Found 4-bit adder for signal <_n27123> created at line 19186.
    Found 4-bit adder for signal <_n27124> created at line 19186.
    Found 4-bit adder for signal <BUS_0106_GND_1_o_add_5331_OUT> created at line 19186.
    Found 6-bit subtractor for signal <_n27186> created at line 20454.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6059_OUT> created at line 20454.
    Found 4-bit adder for signal <_n27188> created at line 20377.
    Found 4-bit adder for signal <_n27189> created at line 20377.
    Found 4-bit adder for signal <_n27190> created at line 20377.
    Found 4-bit adder for signal <_n27191> created at line 20377.
    Found 4-bit adder for signal <BUS_0169_GND_1_o_add_5970_OUT> created at line 20377.
    Found 4-bit adder for signal <_n27194> created at line 18131.
    Found 4-bit adder for signal <_n27195> created at line 18131.
    Found 4-bit adder for signal <_n27196> created at line 18131.
    Found 4-bit adder for signal <_n27197> created at line 18131.
    Found 4-bit adder for signal <BUS_0057_GND_1_o_add_4688_OUT> created at line 18131.
    Found 4-bit adder for signal <_n27199> created at line 20896.
    Found 4-bit adder for signal <_n27200> created at line 20896.
    Found 4-bit adder for signal <_n27201> created at line 20896.
    Found 4-bit adder for signal <_n27202> created at line 20896.
    Found 4-bit adder for signal <BUS_0312_GND_1_o_add_6462_OUT> created at line 20896.
    Found 4-bit adder for signal <_n27204> created at line 20944.
    Found 4-bit adder for signal <_n27205> created at line 20944.
    Found 4-bit adder for signal <_n27206> created at line 20944.
    Found 4-bit adder for signal <_n27207> created at line 20944.
    Found 4-bit adder for signal <BUS_0338_GND_1_o_add_6519_OUT> created at line 20944.
    Found 6-bit subtractor for signal <_n27209> created at line 20913.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6472_OUT> created at line 20913.
    Found 6-bit subtractor for signal <_n27221> created at line 20502.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6116_OUT> created at line 20502.
    Found 6-bit subtractor for signal <_n27223> created at line 20418.
    Found 6-bit subtractor for signal <_n27224> created at line 20418.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6017_OUT> created at line 20418.
    Found 6-bit subtractor for signal <_n27226> created at line 20406.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6002_OUT> created at line 20406.
    Found 6-bit subtractor for signal <_n27228> created at line 20403.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5999_OUT> created at line 20403.
    Found 4-bit adder for signal <_n27230> created at line 20848.
    Found 4-bit adder for signal <_n27231> created at line 20848.
    Found 4-bit adder for signal <_n27232> created at line 20848.
    Found 4-bit adder for signal <_n27233> created at line 20848.
    Found 4-bit adder for signal <BUS_0286_GND_1_o_add_6405_OUT> created at line 20848.
    Found 6-bit subtractor for signal <_n27235> created at line 20451.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6056_OUT> created at line 20451.
    Found 6-bit subtractor for signal <_n27237> created at line 20872.
    Found 6-bit adder for signal <_n27238> created at line 20872.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6427_OUT> created at line 20872.
    Found 6-bit subtractor for signal <_n27240> created at line 20509.
    Found 6-bit adder for signal <_n27241> created at line 20509.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6128_OUT> created at line 20509.
    Found 4-bit adder for signal <_n27243> created at line 19286.
    Found 4-bit adder for signal <_n27244> created at line 19286.
    Found 4-bit adder for signal <_n27245> created at line 19286.
    Found 4-bit adder for signal <_n27246> created at line 19286.
    Found 4-bit adder for signal <BUS_0116_GND_1_o_add_5412_OUT> created at line 19286.
    Found 6-bit subtractor for signal <_n27248> created at line 20514.
    Found 6-bit subtractor for signal <_n27249> created at line 20514.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6131_OUT> created at line 20514.
    Found 6-bit subtractor for signal <_n27251> created at line 20973.
    Found 6-bit subtractor for signal <_n27252> created at line 20973.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6544_OUT> created at line 20973.
    Found 6-bit subtractor for signal <_n27254> created at line 20920.
    Found 6-bit adder for signal <_n27255> created at line 20920.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6484_OUT> created at line 20920.
    Found 4-bit adder for signal <_n27257> created at line 19086.
    Found 4-bit adder for signal <_n27258> created at line 19086.
    Found 4-bit adder for signal <_n27259> created at line 19086.
    Found 4-bit adder for signal <_n27260> created at line 19086.
    Found 4-bit adder for signal <BUS_0096_GND_1_o_add_5250_OUT> created at line 19086.
    Found 6-bit subtractor for signal <_n27285> created at line 20413.
    Found 6-bit adder for signal <_n27286> created at line 20413.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6014_OUT> created at line 20413.
    Found 6-bit subtractor for signal <_n27288> created at line 20499.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6113_OUT> created at line 20499.
    Found 6-bit subtractor for signal <_n27290> created at line 20910.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6469_OUT> created at line 20910.
    Found 6-bit subtractor for signal <_n27310> created at line 20958.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6526_OUT> created at line 20958.
    Found 6-bit subtractor for signal <_n27312> created at line 20877.
    Found 6-bit subtractor for signal <_n27313> created at line 20877.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6430_OUT> created at line 20877.
    Found 6-bit subtractor for signal <_n27315> created at line 20961.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6529_OUT> created at line 20961.
    Found 4-bit adder for signal <_n27318> created at line 20425.
    Found 4-bit adder for signal <_n27319> created at line 20425.
    Found 4-bit adder for signal <_n27320> created at line 20425.
    Found 4-bit adder for signal <_n27321> created at line 20425.
    Found 4-bit adder for signal <BUS_0195_GND_1_o_add_6027_OUT> created at line 20425.
    Found 4-bit adder for signal <_n27413> created at line 18031.
    Found 4-bit adder for signal <_n27414> created at line 18031.
    Found 4-bit adder for signal <_n27415> created at line 18031.
    Found 4-bit adder for signal <_n27416> created at line 18031.
    Found 4-bit adder for signal <BUS_0047_GND_1_o_add_4607_OUT> created at line 18031.
    Found 6-bit subtractor for signal <_n27419> created at line 20968.
    Found 6-bit adder for signal <_n27420> created at line 20968.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6541_OUT> created at line 20968.
    Found 20-bit shifter logical right for signal <n16901> created at line 18029
    Found 20-bit shifter logical right for signal <n16933> created at line 18129
    Found 20-bit shifter logical right for signal <n16965> created at line 18229
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4824_OUT> created at line 18491.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4825_OUT> created at line 18492.
    Found 12x9-bit multiplier for signal <n17016> created at line 18498.
    Found 12x9-bit multiplier for signal <n17017> created at line 18499.
    Found 20-bit shifter logical right for signal <n17209> created at line 19084
    Found 20-bit shifter logical right for signal <n17241> created at line 19184
    Found 20-bit shifter logical right for signal <n17273> created at line 19284
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5467_OUT> created at line 19546.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5468_OUT> created at line 19547.
    Found 12x9-bit multiplier for signal <n17324> created at line 19553.
    Found 12x9-bit multiplier for signal <n17325> created at line 19554.
    Found 9x8-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5919_OUT> created at line 20324.
    Found 9x5-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5920_OUT> created at line 20325.
    Found 9x6-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5921_OUT> created at line 20326.
    Found 9x8-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5922_OUT> created at line 20327.
    Found 9x8-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6332_OUT> created at line 20783.
    Found 9x5-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6333_OUT> created at line 20784.
    Found 9x6-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6334_OUT> created at line 20785.
    Found 9x8-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6335_OUT> created at line 20786.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1545_OUT>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed3>
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16-bit 8-to-1 multiplexer for signal <hdmi_out0_dram_port_rdata_converter_converter_source_payload_data> created at line 10652.
    Found 16-bit 8-to-1 multiplexer for signal <hdmi_out1_dram_port_rdata_converter_converter_source_payload_data> created at line 10903.
    Found 32-bit 4-to-1 multiplexer for signal <videosoc_interface0_wb_sdram_dat_r> created at line 10949.
    Found 1-bit 3-to-1 multiplexer for signal <videosoc_ack> created at line 11048.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_1567_OUT> created at line 11318.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 11588.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed0> created at line 15768.
    Found 14-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed1> created at line 15797.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed3> created at line 15855.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed4> created at line 15884.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed0> created at line 15942.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed1> created at line 15971.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed2> created at line 16000.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed6> created at line 16029.
    Found 14-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed7> created at line 16058.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed9> created at line 16116.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed10> created at line 16145.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed3> created at line 16203.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed4> created at line 16232.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed5> created at line 16261.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed8> created at line 17156.
    Found 14-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed9> created at line 17173.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed10> created at line 17190.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed11> created at line 17207.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed12> created at line 17224.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed13> created at line 17241.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed15> created at line 17275.
    Found 14-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed16> created at line 17292.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed17> created at line 17309.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed18> created at line 17326.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed19> created at line 17343.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed20> created at line 17360.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed21> created at line 17377.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4471_OUT> created at line 17847.
    Found 8-bit 12-to-1 multiplexer for signal <videosoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_7549_OUT> created at line 24140.
    Found 8-bit 31-to-1 multiplexer for signal <videosoc_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_7551_OUT> created at line 24185.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_7553_OUT> created at line 24299.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface5_bank_bus_adr[1]_videosoc_csrbank5_value0_w[7]_wide_mux_7569_OUT> created at line 24619.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface7_bank_bus_adr[1]_videosoc_csrbank7_value0_w[7]_wide_mux_7581_OUT> created at line 24919.
    Found 8-bit 53-to-1 multiplexer for signal <videosoc_interface8_bank_bus_adr[5]_GND_1_o_wide_mux_7583_OUT> created at line 24936.
    Found 8-bit 41-to-1 multiplexer for signal <videosoc_interface9_bank_bus_adr[5]_GND_1_o_wide_mux_7605_OUT> created at line 25223.
    Found 8-bit 8-to-1 multiplexer for signal <videosoc_interface11_bank_bus_adr[2]_GND_1_o_wide_mux_7628_OUT> created at line 25584.
    Found 8-bit 63-to-1 multiplexer for signal <videosoc_interface12_bank_bus_adr[5]_GND_1_o_wide_mux_7636_OUT> created at line 25640.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface13_bank_bus_adr[1]_GND_1_o_wide_mux_7647_OUT> created at line 25944.
    Found 8-bit 21-to-1 multiplexer for signal <videosoc_interface14_bank_bus_adr[4]_GND_1_o_wide_mux_7650_OUT> created at line 25966.
    Found 8-bit 7-to-1 multiplexer for signal <videosoc_interface15_bank_bus_adr[2]_GND_1_o_wide_mux_7652_OUT> created at line 26056.
    Found 1-bit 4-to-1 multiplexer for signal <_n27085> created at line 7358.
    Found 1-bit 4-to-1 multiplexer for signal <_n27094> created at line 7349.
    Found 1-bit 8-to-1 multiplexer for signal <_n27119> created at line 23855.
    Found 21-bit 4-to-1 multiplexer for signal <_n27133> created at line 7335.
    Found 1-bit 4-to-1 multiplexer for signal <_n27142> created at line 7336.
    Found 21-bit 4-to-1 multiplexer for signal <_n27151> created at line 7338.
    Found 1-bit 8-to-1 multiplexer for signal <_n27167> created at line 23592.
    Found 1-bit 8-to-1 multiplexer for signal <_n27182> created at line 21166.
    Found 21-bit 4-to-1 multiplexer for signal <_n27218> created at line 7353.
    Found 1-bit 4-to-1 multiplexer for signal <_n27274> created at line 7343.
    Found 1-bit 4-to-1 multiplexer for signal <_n27283> created at line 7352.
    Found 1-bit 4-to-1 multiplexer for signal <_n27299> created at line 7340.
    Found 1-bit 4-to-1 multiplexer for signal <_n27308> created at line 7337.
    Found 1-bit 4-to-1 multiplexer for signal <_n27330> created at line 7339.
    Found 1-bit 4-to-1 multiplexer for signal <_n27339> created at line 7342.
    Found 1-bit 4-to-1 multiplexer for signal <_n27348> created at line 7348.
    Found 1-bit 4-to-1 multiplexer for signal <_n27357> created at line 7351.
    Found 1-bit 4-to-1 multiplexer for signal <_n27366> created at line 7357.
    Found 1-bit 4-to-1 multiplexer for signal <_n27375> created at line 7355.
    Found 21-bit 4-to-1 multiplexer for signal <_n27384> created at line 7341.
    Found 21-bit 4-to-1 multiplexer for signal <_n27393> created at line 7347.
    Found 21-bit 4-to-1 multiplexer for signal <_n27402> created at line 7350.
    Found 21-bit 4-to-1 multiplexer for signal <_n27411> created at line 7356.
    Found 1-bit 4-to-1 multiplexer for signal <_n27429> created at line 7354.
    Found 21-bit 4-to-1 multiplexer for signal <_n27439> created at line 7344.
    Found 1-bit 4-to-1 multiplexer for signal <_n27448> created at line 7345.
    Found 1-bit 4-to-1 multiplexer for signal <_n27457> created at line 7346.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 27169
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 27206
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 27206
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 27206
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 27206
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 28459
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 28588
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 28996
    Found 1-bit tristate buffer for signal <hdmi_out0_scl> created at line 29799
    Found 1-bit tristate buffer for signal <hdmi_out0_sda> created at line 29802
    Found 1-bit tristate buffer for signal <hdmi_out1_scl> created at line 30174
    Found 1-bit tristate buffer for signal <hdmi_out1_sda> created at line 30177
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 30180
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 30183
    Found 7-bit comparator equal for signal <opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_15_o> created at line 7830
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine0_row_hit> created at line 8789
    Found 14-bit comparator not equal for signal <n0497> created at line 8805
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine1_row_hit> created at line 8951
    Found 14-bit comparator not equal for signal <n0591> created at line 8967
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine2_row_hit> created at line 9113
    Found 14-bit comparator not equal for signal <n0684> created at line 9129
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine3_row_hit> created at line 9275
    Found 14-bit comparator not equal for signal <n0777> created at line 9291
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine4_row_hit> created at line 9437
    Found 14-bit comparator not equal for signal <n0870> created at line 9453
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine5_row_hit> created at line 9599
    Found 14-bit comparator not equal for signal <n0963> created at line 9615
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine6_row_hit> created at line 9761
    Found 14-bit comparator not equal for signal <n1056> created at line 9777
    Found 14-bit comparator equal for signal <videosoc_sdram_bankmachine7_row_hit> created at line 9923
    Found 14-bit comparator not equal for signal <n1149> created at line 9939
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine0_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_586_o> created at line 10134
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine0_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_587_o> created at line 10134
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine1_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_588_o> created at line 10135
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine1_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_589_o> created at line 10135
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine2_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_590_o> created at line 10136
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine2_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_591_o> created at line 10136
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine3_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_592_o> created at line 10137
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine3_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_593_o> created at line 10137
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine4_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_594_o> created at line 10138
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine4_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_595_o> created at line 10138
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine5_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_596_o> created at line 10139
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine5_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_597_o> created at line 10139
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine6_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_598_o> created at line 10140
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine6_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_599_o> created at line 10140
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine7_cmd_payload_is_read_videosoc_sdram_choose_req_want_reads_equal_600_o> created at line 10141
    Found 1-bit comparator equal for signal <videosoc_sdram_bankmachine7_cmd_payload_is_write_videosoc_sdram_choose_req_want_writes_equal_601_o> created at line 10141
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q[2]_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[2]_equal_1349_o> created at line 10445
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q[1]_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[1]_equal_1350_o> created at line 10445
    Found 1-bit comparator not equal for signal <n1622> created at line 10445
    Found 3-bit comparator equal for signal <n1625> created at line 10446
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q[4]_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[4]_equal_1369_o> created at line 10496
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q[3]_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[3]_equal_1370_o> created at line 10496
    Found 3-bit comparator not equal for signal <n1657> created at line 10496
    Found 5-bit comparator not equal for signal <n1660> created at line 10497
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q[2]_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[2]_equal_1416_o> created at line 10696
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q[1]_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[1]_equal_1417_o> created at line 10696
    Found 1-bit comparator not equal for signal <n1753> created at line 10696
    Found 3-bit comparator equal for signal <n1756> created at line 10697
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q[4]_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[4]_equal_1436_o> created at line 10747
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q[3]_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[3]_equal_1437_o> created at line 10747
    Found 3-bit comparator not equal for signal <n1786> created at line 10747
    Found 5-bit comparator not equal for signal <n1789> created at line 10748
    Found 23-bit comparator equal for signal <videosoc_tag_do_tag[22]_GND_1_o_equal_1499_o> created at line 10984
    Found 16-bit comparator greater for signal <_n29160> created at line 11481
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_1631_o> created at line 11660
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_1632_o> created at line 11660
    Found 5-bit comparator not equal for signal <n2596> created at line 11660
    Found 7-bit comparator not equal for signal <n2599> created at line 11661
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_1653_o> created at line 11703
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_1654_o> created at line 11703
    Found 5-bit comparator not equal for signal <n2631> created at line 11703
    Found 7-bit comparator equal for signal <n2634> created at line 11704
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_333_o> created at line 12002
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[9]_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1940_o> created at line 12616
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[8]_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1941_o> created at line 12616
    Found 8-bit comparator not equal for signal <n3192> created at line 12616
    Found 10-bit comparator equal for signal <n3195> created at line 12617
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[9]_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_2138_o> created at line 13250
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[8]_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_2139_o> created at line 13250
    Found 8-bit comparator not equal for signal <n3606> created at line 13250
    Found 10-bit comparator equal for signal <n3609> created at line 13251
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[1]_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2262_o> created at line 13543
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[0]_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2263_o> created at line 13543
    Found 2-bit comparator equal for signal <hdmi_out0_core_timinggenerator_sink_valid_INV_778_o> created at line 13544
    Found 27-bit comparator equal for signal <hdmi_out0_core_dmareader_offset[26]_hdmi_out0_core_dmareader_length[26]_equal_2294_o> created at line 13650
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2311_o> created at line 13695
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2314_o> created at line 13697
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2317_o> created at line 13699
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[1]_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2422_o> created at line 13946
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[0]_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2423_o> created at line 13946
    Found 2-bit comparator equal for signal <hdmi_out1_core_timinggenerator_sink_valid_INV_849_o> created at line 13947
    Found 27-bit comparator equal for signal <hdmi_out1_core_dmareader_offset[26]_hdmi_out1_core_dmareader_length[26]_equal_2454_o> created at line 14053
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2468_o> created at line 14093
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2471_o> created at line 14095
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2474_o> created at line 14097
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_4409_o> created at line 17631
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_4594_o> created at line 18017
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_4611_o> created at line 18033
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_4675_o> created at line 18117
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_4692_o> created at line 18133
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_4756_o> created at line 18217
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_4773_o> created at line 18233
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4836_o> created at line 18504
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4837_o> created at line 18507
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4840_o> created at line 18513
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4841_o> created at line 18516
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4844_o> created at line 18522
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4845_o> created at line 18525
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_5237_o> created at line 19072
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_5254_o> created at line 19088
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_5318_o> created at line 19172
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_5335_o> created at line 19188
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_5399_o> created at line 19272
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_5416_o> created at line 19288
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5479_o> created at line 19559
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5480_o> created at line 19562
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5483_o> created at line 19568
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5484_o> created at line 19571
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5487_o> created at line 19577
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5488_o> created at line 19580
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5849_o> created at line 20148
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5850_o> created at line 20151
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5851_o> created at line 20154
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5852_o> created at line 20157
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5853_o> created at line 20159
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5859_o> created at line 20169
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5860_o> created at line 20172
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5861_o> created at line 20175
    Found 12-bit comparator greater for signal <hdmi_out0_r[11]_GND_1_o_LessThan_5928_o> created at line 20331
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_r[11]_LessThan_5929_o> created at line 20334
    Found 12-bit comparator greater for signal <hdmi_out0_g[11]_GND_1_o_LessThan_5932_o> created at line 20340
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_g[11]_LessThan_5933_o> created at line 20343
    Found 12-bit comparator greater for signal <hdmi_out0_b[11]_GND_1_o_LessThan_5936_o> created at line 20349
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_b[11]_LessThan_5937_o> created at line 20352
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5995_o> created at line 20398
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6005_o> created at line 20409
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6007_o> created at line 20409
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_6052_o> created at line 20446
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6062_o> created at line 20457
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6064_o> created at line 20457
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_6109_o> created at line 20494
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6119_o> created at line 20505
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6121_o> created at line 20505
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_6262_o> created at line 20607
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_6263_o> created at line 20610
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_6264_o> created at line 20613
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_6265_o> created at line 20616
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_6266_o> created at line 20618
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_6272_o> created at line 20628
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_6273_o> created at line 20631
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_6274_o> created at line 20634
    Found 12-bit comparator greater for signal <hdmi_out1_r[11]_GND_1_o_LessThan_6341_o> created at line 20790
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_r[11]_LessThan_6342_o> created at line 20793
    Found 12-bit comparator greater for signal <hdmi_out1_g[11]_GND_1_o_LessThan_6345_o> created at line 20799
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_g[11]_LessThan_6346_o> created at line 20802
    Found 12-bit comparator greater for signal <hdmi_out1_b[11]_GND_1_o_LessThan_6349_o> created at line 20808
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_b[11]_LessThan_6350_o> created at line 20811
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_6408_o> created at line 20857
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6418_o> created at line 20868
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6420_o> created at line 20868
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6465_o> created at line 20905
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6475_o> created at line 20916
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6477_o> created at line 20916
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6522_o> created at line 20953
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6532_o> created at line 20964
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6534_o> created at line 20964
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_6659_o> created at line 21006
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_6687_o> created at line 21129
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_8362_o> created at line 26907
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_8425_o> created at line 27164
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <videosoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  71 RAM(s).
	inferred  16 Multiplier(s).
	inferred 468 Adder/Subtractor(s).
	inferred 9098 D-type flip-flop(s).
	inferred 157 Comparator(s).
	inferred 2311 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred  14 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 77
 1024x32-bit dual-port RAM                             : 2
 16x10-bit dual-port RAM                               : 2
 16x130-bit dual-port RAM                              : 4
 256x21-bit dual-port RAM                              : 2
 256x8-bit dual-port RAM                               : 4
 2x14-bit dual-port RAM                                : 1
 2x162-bit dual-port RAM                               : 2
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 8
 4x10-bit single-port Read Only RAM                    : 2
 4x27-bit dual-port RAM                                : 2
 512x128-bit dual-port RAM                             : 1
 512x131-bit dual-port RAM                             : 2
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
 9x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 17
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 483
 1-bit adder                                           : 8
 10-bit adder                                          : 4
 11-bit adder                                          : 7
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 4
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 48
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 17
 20-bit subtractor                                     : 1
 24-bit adder                                          : 10
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 26-bit subtractor                                     : 1
 27-bit adder                                          : 4
 27-bit subtractor                                     : 2
 3-bit adder                                           : 65
 3-bit addsub                                          : 9
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 12
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 149
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 3
 5-bit adder                                           : 4
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 8
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 15
 7-bit adder                                           : 7
 8-bit adder                                           : 3
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 11
# Registers                                            : 1809
 1-bit register                                        : 857
 10-bit register                                       : 45
 11-bit register                                       : 26
 12-bit register                                       : 38
 128-bit register                                      : 4
 13-bit register                                       : 5
 14-bit register                                       : 12
 15-bit register                                       : 3
 16-bit register                                       : 3
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 173
 20-bit register                                       : 19
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 34
 25-bit register                                       : 9
 26-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 4
 3-bit register                                        : 92
 30-bit register                                       : 10
 32-bit register                                       : 64
 4-bit register                                        : 110
 40-bit register                                       : 1
 5-bit register                                        : 34
 57-bit register                                       : 1
 6-bit register                                        : 28
 7-bit register                                        : 20
 8-bit register                                        : 161
 9-bit register                                        : 38
# Comparators                                          : 168
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2459
 1-bit 2-to-1 multiplexer                              : 1874
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 57
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 8
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 35
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 13
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 28
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 71
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 64
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 31
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 163
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 53-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 14
# FSMs                                                 : 35
# Xors                                                 : 346
 1-bit xor2                                            : 200
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_in0_freq_sampler_counter>: 1 register on signal <hdmi_in0_freq_sampler_counter>.
The following registers are absorbed into accumulator <hdmi_in1_freq_sampler_counter>: 1 register on signal <hdmi_in1_freq_sampler_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <front_panel_count>: 1 register on signal <front_panel_count>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <hdmi_in0_freq_q_binary>: 1 register on signal <hdmi_in0_freq_q_binary>.
The following registers are absorbed into counter <hdmi_in1_freq_q_binary>: 1 register on signal <hdmi_in1_freq_q_binary>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture0_lateness>: 1 register on signal <hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture1_lateness>: 1 register on signal <hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture2_lateness>: 1 register on signal <hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture0_lateness>: 1 register on signal <hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture1_lateness>: 1 register on signal <hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture2_lateness>: 1 register on signal <hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_freq_period_counter>: 1 register on signal <hdmi_in0_freq_period_counter>.
The following registers are absorbed into counter <hdmi_in1_freq_period_counter>: 1 register on signal <hdmi_in1_freq_period_counter>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <videosoc_sdram_timer_count>: 1 register on signal <videosoc_sdram_timer_count>.
The following registers are absorbed into counter <videosoc_ctrl_bus_errors>: 1 register on signal <videosoc_ctrl_bus_errors>.
The following registers are absorbed into counter <videosoc_counter>: 1 register on signal <videosoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <suart_tx_bitcount>: 1 register on signal <suart_tx_bitcount>.
The following registers are absorbed into counter <suart_tx_fifo_produce>: 1 register on signal <suart_tx_fifo_produce>.
The following registers are absorbed into counter <suart_rx_bitcount>: 1 register on signal <suart_rx_bitcount>.
The following registers are absorbed into counter <suart_tx_fifo_consume>: 1 register on signal <suart_tx_fifo_consume>.
The following registers are absorbed into counter <suart_tx_fifo_level0>: 1 register on signal <suart_tx_fifo_level0>.
The following registers are absorbed into counter <suart_rx_fifo_produce>: 1 register on signal <suart_rx_fifo_produce>.
The following registers are absorbed into counter <suart_rx_fifo_level0>: 1 register on signal <suart_rx_fifo_level0>.
The following registers are absorbed into counter <suart_rx_fifo_consume>: 1 register on signal <suart_rx_fifo_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine0_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine1_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine2_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine3_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine4_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine5_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine6_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <videosoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine7_trascon_count>: 1 register on signal <videosoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <videosoc_sdram_bandwidth_nreads>: 1 register on signal <videosoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <videosoc_sdram_twtrcon_count>: 1 register on signal <videosoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <videosoc_sdram_bandwidth_nwrites>: 1 register on signal <videosoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <ethmac_preamble_errors_status>: 1 register on signal <ethmac_preamble_errors_status>.
The following registers are absorbed into counter <ethmac_crc_errors_status>: 1 register on signal <ethmac_crc_errors_status>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_produce>: 1 register on signal <hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_consume>: 1 register on signal <hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_level>: 1 register on signal <hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_produce>: 1 register on signal <hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_consume>: 1 register on signal <hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_level>: 1 register on signal <hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine0_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine1_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine2_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine3_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine4_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine5_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine6_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_bankmachine7_trccon_count>: 1 register on signal <videosoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <videosoc_sdram_time0>: 1 register on signal <videosoc_sdram_time0>.
The following registers are absorbed into counter <videosoc_sdram_time1>: 1 register on signal <videosoc_sdram_time1>.
The following registers are absorbed into counter <videosoc_sdram_trrdcon_count>: 1 register on signal <videosoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <videosoc_count>: 1 register on signal <videosoc_count>.
The following registers are absorbed into counter <hdmi_out0_core_underflow_counter>: 1 register on signal <hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out1_core_underflow_counter>: 1 register on signal <hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out0_dram_port_counter>: 1 register on signal <hdmi_out0_dram_port_counter>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_buffer_produce>: 1 register on signal <hdmi_out0_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_buffer_consume>: 1 register on signal <hdmi_out0_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_buffer_level>: 1 register on signal <hdmi_out0_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_dram_port_rdata_converter_converter_mux>: 1 register on signal <hdmi_out0_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_offset>: 1 register on signal <hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <hdmi_out1_dram_port_counter>: 1 register on signal <hdmi_out1_dram_port_counter>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_buffer_produce>: 1 register on signal <hdmi_out1_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_buffer_consume>: 1 register on signal <hdmi_out1_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_buffer_level>: 1 register on signal <hdmi_out1_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_dram_port_rdata_converter_converter_mux>: 1 register on signal <hdmi_out1_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_offset>: 1 register on signal <hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0209_GND_1_o_add_6049_OUT_Madd1> :
 	<Madd__n27073> in block <top>, 	<Madd__n27074> in block <top>, 	<Madd__n27076_Madd> in block <top>, 	<Madd_n20821[1:0]> in block <top>, 	<Madd_BUS_0209_GND_1_o_add_6049_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0312_GND_1_o_add_6462_OUT_Madd1> :
 	<Madd__n27199> in block <top>, 	<Madd__n27200> in block <top>, 	<Madd__n27202_Madd> in block <top>, 	<Madd_n21109[1:0]> in block <top>, 	<Madd_BUS_0312_GND_1_o_add_6462_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0183_GND_1_o_add_5992_OUT_Madd1> :
 	<Madd__n27096> in block <top>, 	<Madd__n27097> in block <top>, 	<Madd__n27099_Madd> in block <top>, 	<Madd_n20743[1:0]> in block <top>, 	<Madd_BUS_0183_GND_1_o_add_5992_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0235_GND_1_o_add_6106_OUT_Madd1> :
 	<Madd__n27101> in block <top>, 	<Madd__n27102> in block <top>, 	<Madd__n27104_Madd> in block <top>, 	<Madd_n20899[1:0]> in block <top>, 	<Madd_BUS_0235_GND_1_o_add_6106_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0286_GND_1_o_add_6405_OUT_Madd1> :
 	<Madd__n27230> in block <top>, 	<Madd__n27231> in block <top>, 	<Madd__n27233_Madd> in block <top>, 	<Madd_n21031[1:0]> in block <top>, 	<Madd_BUS_0286_GND_1_o_add_6405_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0338_GND_1_o_add_6519_OUT_Madd1> :
 	<Madd__n27204> in block <top>, 	<Madd__n27205> in block <top>, 	<Madd__n27207_Madd> in block <top>, 	<Madd_n21187[1:0]> in block <top>, 	<Madd_BUS_0338_GND_1_o_add_6519_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0195_GND_1_o_add_6027_OUT_Madd1> :
 	<Madd__n27318> in block <top>, 	<Madd__n27319> in block <top>, 	<Madd__n27321_Madd> in block <top>, 	<Madd_n20779[1:0]> in block <top>, 	<Madd_BUS_0195_GND_1_o_add_6027_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0298_GND_1_o_add_6440_OUT_Madd1> :
 	<Madd__n27028> in block <top>, 	<Madd__n27029> in block <top>, 	<Madd__n27031_Madd> in block <top>, 	<Madd_n21067[1:0]> in block <top>, 	<Madd_BUS_0298_GND_1_o_add_6440_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0221_GND_1_o_add_6084_OUT_Madd1> :
 	<Madd__n27064> in block <top>, 	<Madd__n27065> in block <top>, 	<Madd__n27067_Madd> in block <top>, 	<Madd_n20857[1:0]> in block <top>, 	<Madd_BUS_0221_GND_1_o_add_6084_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0169_GND_1_o_add_5970_OUT_Madd1> :
 	<Madd__n27188> in block <top>, 	<Madd__n27189> in block <top>, 	<Madd__n27191_Madd> in block <top>, 	<Madd_n20701[1:0]> in block <top>, 	<Madd_BUS_0169_GND_1_o_add_5970_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0272_GND_1_o_add_6383_OUT_Madd1> :
 	<Madd__n27039> in block <top>, 	<Madd__n27040> in block <top>, 	<Madd__n27042_Madd> in block <top>, 	<Madd_n20989[1:0]> in block <top>, 	<Madd_BUS_0272_GND_1_o_add_6383_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0324_GND_1_o_add_6497_OUT_Madd1> :
 	<Madd__n27050> in block <top>, 	<Madd__n27051> in block <top>, 	<Madd__n27053_Madd> in block <top>, 	<Madd_n21145[1:0]> in block <top>, 	<Madd_BUS_0324_GND_1_o_add_6497_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0047_GND_1_o_add_4607_OUT_Madd1> :
 	<Madd__n27413> in block <top>, 	<Madd__n27414> in block <top>, 	<Madd__n27416_Madd> in block <top>, 	<Madd_n20403[1:0]> in block <top>, 	<Madd_BUS_0047_GND_1_o_add_4607_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0057_GND_1_o_add_4688_OUT_Madd1> :
 	<Madd__n27194> in block <top>, 	<Madd__n27195> in block <top>, 	<Madd__n27197_Madd> in block <top>, 	<Madd_n20430[1:0]> in block <top>, 	<Madd_BUS_0057_GND_1_o_add_4688_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0067_GND_1_o_add_4769_OUT_Madd1> :
 	<Madd__n27044> in block <top>, 	<Madd__n27045> in block <top>, 	<Madd__n27047_Madd> in block <top>, 	<Madd_n20457[1:0]> in block <top>, 	<Madd_BUS_0067_GND_1_o_add_4769_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0096_GND_1_o_add_5250_OUT_Madd1> :
 	<Madd__n27257> in block <top>, 	<Madd__n27258> in block <top>, 	<Madd__n27260_Madd> in block <top>, 	<Madd_n20526[1:0]> in block <top>, 	<Madd_BUS_0096_GND_1_o_add_5250_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0106_GND_1_o_add_5331_OUT_Madd1> :
 	<Madd__n27121> in block <top>, 	<Madd__n27122> in block <top>, 	<Madd__n27124_Madd> in block <top>, 	<Madd_n20553[1:0]> in block <top>, 	<Madd_BUS_0106_GND_1_o_add_5331_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0116_GND_1_o_add_5412_OUT_Madd1> :
 	<Madd__n27243> in block <top>, 	<Madd__n27244> in block <top>, 	<Madd__n27246_Madd> in block <top>, 	<Madd_n20580[1:0]> in block <top>, 	<Madd_BUS_0116_GND_1_o_add_5412_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5985_OUT1> :
 	<Madd_n20723> in block <top>, 	<Madd_n20726> in block <top>, 	<Madd_n20729> in block <top>, 	<Madd_n20732> in block <top>, 	<Madd_n20735> in block <top>, 	<Madd_n20738> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5985_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6042_OUT1> :
 	<Madd_n20801> in block <top>, 	<Madd_n20804> in block <top>, 	<Madd_n20807> in block <top>, 	<Madd_n20810> in block <top>, 	<Madd_n20813> in block <top>, 	<Madd_n20816> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6042_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6099_OUT1> :
 	<Madd_n20879> in block <top>, 	<Madd_n20882> in block <top>, 	<Madd_n20885> in block <top>, 	<Madd_n20888> in block <top>, 	<Madd_n20891> in block <top>, 	<Madd_n20894> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6099_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6398_OUT1> :
 	<Madd_n21011> in block <top>, 	<Madd_n21014> in block <top>, 	<Madd_n21017> in block <top>, 	<Madd_n21020> in block <top>, 	<Madd_n21023> in block <top>, 	<Madd_n21026> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6398_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6455_OUT1> :
 	<Madd_n21089> in block <top>, 	<Madd_n21092> in block <top>, 	<Madd_n21095> in block <top>, 	<Madd_n21098> in block <top>, 	<Madd_n21101> in block <top>, 	<Madd_n21104> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6455_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6512_OUT1> :
 	<Madd_n21167> in block <top>, 	<Madd_n21170> in block <top>, 	<Madd_n21173> in block <top>, 	<Madd_n21176> in block <top>, 	<Madd_n21179> in block <top>, 	<Madd_n21182> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6512_OUT> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4824_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4826_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4824_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5467_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5469_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5467_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n17016>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17017>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17324>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17325>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5920_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5922_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5919_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5921_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6333_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6335_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6332_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6334_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4825_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5468_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4877_OUT> in block <top> and  <Mmult_n17016> in block <top> are combined into a MULT with pre-adder <Mmult_n170161>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4878_OUT> in block <top> and  <Mmult_n17017> in block <top> are combined into a MULT with pre-adder <Mmult_n170171>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5520_OUT> in block <top> and  <Mmult_n17324> in block <top> are combined into a MULT with pre-adder <Mmult_n173241>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5521_OUT> in block <top> and  <Mmult_n17325> in block <top> are combined into a MULT with pre-adder <Mmult_n173251>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_cur_word,hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_26>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_cur_word,hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_1133_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_first,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1545_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_19>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_25>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <videosoc_data_port_dat_w> |          |
    |     doA            | connected to signal <videosoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",hdmi_out0_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <hdmi_out0_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",hdmi_out1_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_34>     |          |
    |     doB            | connected to signal <hdmi_out1_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out0_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",videosoc_sdram_slave_p3_rddata,videosoc_sdram_slave_p2_rddata,videosoc_sdram_slave_p1_rddata,videosoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out0_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <hdmi_out0_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out1_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",videosoc_sdram_slave_p3_rddata,videosoc_sdram_slave_p2_rddata,videosoc_sdram_slave_p1_rddata,videosoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out1_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_36>     |          |
    |     doB            | connected to signal <hdmi_out1_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_initiator_csrstorage9_storage_full,hdmi_out0_core_initiator_csrstorage8_storage_full,hdmi_out0_core_initiator_csrstorage7_storage_full,hdmi_out0_core_initiator_csrstorage6_storage_full,hdmi_out0_core_initiator_csrstorage5_storage_full,hdmi_out0_core_initiator_csrstorage4_storage_full,hdmi_out0_core_initiator_csrstorage3_storage_full,hdmi_out0_core_initiator_csrstorage2_storage_full,hdmi_out0_core_initiator_csrstorage1_storage_full,hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_32>     |          |
    |     doB            | connected to signal <hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_initiator_csrstorage9_storage_full,hdmi_out1_core_initiator_csrstorage8_storage_full,hdmi_out1_core_initiator_csrstorage7_storage_full,hdmi_out1_core_initiator_csrstorage6_storage_full,hdmi_out1_core_initiator_csrstorage5_storage_full,hdmi_out1_core_initiator_csrstorage4_storage_full,hdmi_out1_core_initiator_csrstorage3_storage_full,hdmi_out1_core_initiator_csrstorage2_storage_full,hdmi_out1_core_initiator_csrstorage1_storage_full,hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_38>     |          |
    |     doB            | connected to signal <hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram0_we> | high     |
    |     addrA          | connected to signal <videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram1_we> | high     |
    |     addrA          | connected to signal <videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",videosoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videosoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videosoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videosoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videosoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <videosoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_tag_port_we> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <(videosoc_tag_di_dirty,"0000",comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <videosoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"000",ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d,hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d,hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d,hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d,hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d,hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d,hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed12,comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed15,comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed18,comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed21,comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed24,comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed27,comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed30,comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed33,comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <hdmi_out0_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <hdmi_out1_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17016 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17017 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17324 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17325 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5920_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5922_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5919_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5921_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6333_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6335_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6332_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6334_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4825_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5468_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videosoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 67
 1024x32-bit dual-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 16x130-bit dual-port block RAM                        : 2
 16x130-bit dual-port distributed RAM                  : 2
 256x21-bit dual-port block RAM                        : 2
 256x8-bit dual-port block RAM                         : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x162-bit dual-port distributed RAM                   : 2
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 8
 4x10-bit single-port distributed Read Only RAM        : 2
 4x27-bit dual-port distributed RAM                    : 2
 512x128-bit single-port block RAM                     : 1
 512x131-bit dual-port block RAM                       : 2
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
 9x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 106
 10-bit adder                                          : 4
 11-bit adder                                          : 5
 12-bit adder                                          : 12
 2-bit adder                                           : 8
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 7
 27-bit adder                                          : 2
 27-bit subtractor                                     : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 5
 5-bit adder                                           : 4
 6-bit adder                                           : 2
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 14
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 212
 1-bit up counter                                      : 8
 10-bit up counter                                     : 4
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 24
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 26-bit down counter                                   : 1
 27-bit up counter                                     : 2
 3-bit down counter                                    : 9
 3-bit up counter                                      : 47
 3-bit updown counter                                  : 9
 32-bit up counter                                     : 8
 4-bit down counter                                    : 3
 4-bit up counter                                      : 12
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 5
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 6
 9-bit down counter                                    : 1
# Accumulators                                         : 10
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 3
 6-bit up accumulator                                  : 6
# Registers                                            : 7978
 Flip-Flops                                            : 7978
# Comparators                                          : 168
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2845
 1-bit 2-to-1 multiplexer                              : 2302
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 85
 1-bit 53-to-1 multiplexer                             : 8
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 24
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 54
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 60
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 30
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 143
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 35
# Xors                                                 : 346
 1-bit xor2                                            : 200
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <videosoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videosoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <videosoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videosoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer2_produce> <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer0_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer2_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin2_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin0_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin1_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <roundrobin5_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin3_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin4_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <roundrobin6_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <roundrobin7_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <videosoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <videosoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_34> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_378> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_377> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_267> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_268> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_201> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_202> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_204> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_205> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_208> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_206> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_207> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_213> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_211> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_212> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_218> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_216> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_217> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_221> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_222> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_228> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_319> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_329> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3327> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface13_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface13_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface13_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface13_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface3_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2019> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> <half_rate_phy_record3_wrdata_mask_0> <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_32_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_38_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_36_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <rgmii_if> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_273> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_275> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_276> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_277> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_278> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_355> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_353> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_354> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_356> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_357> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_358> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <videosoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <videosoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <videosoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <opsis_i2c_samp_count_0> <videosoc_sdram_bandwidth_counter_0> <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <videosoc_sdram_bandwidth_counter_1> <hdmi_in0_edid_samp_count_1> <hdmi_in1_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out0_resetinserter_cb_fifo_consume_0> <hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <memadr_36_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <memadr_36_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_24> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_25> 
INFO:Xst:2261 - The FF/Latch <memadr_36_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_30> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_26> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_31> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_27> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_28> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_29> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <videosoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_2> <hdmi_in1_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <videosoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_3> <hdmi_in1_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <videosoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_4> <hdmi_in1_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <videosoc_sdram_bandwidth_period> <hdmi_in0_edid_samp_carry> <hdmi_in1_edid_samp_carry> <spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out1_resetinserter_cb_fifo_consume_0> <hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <memadr_30_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_30_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_0> 
INFO:Xst:2261 - The FF/Latch <memadr_30_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videosoc_sdram_timer_count_1> 
INFO:Xst:3203 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videosoc_sdram_timer_count_2> 
INFO:Xst:3203 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videosoc_sdram_timer_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl26_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl39_regs0> <xilinxmultiregimpl52_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl77_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl90_regs0> <xilinxmultiregimpl103_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl77_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl90_regs1> <xilinxmultiregimpl103_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl26_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl39_regs1> <xilinxmultiregimpl52_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 70.
Forward register balancing over carry chain Mcount_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_hdmi_out1_core_timinggenerator_hcounter_cy<0>
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) Mmux_videosoc_interface14_bank_bus_adr[4]_GND_1_o_wide_mux_7650_OUT2511_FRB videosoc_interface_adr_4 has(ve) been forward balanced into : _n29683<6>11_FRB.
	Register(s) _n2965611_FRB videosoc_interface_adr_3 videosoc_interface_adr_5 has(ve) been forward balanced into : _n34728<5>1_FRB.
	Register(s) videosoc_interface_adr_0 videosoc_interface_adr_2 videosoc_interface_adr_1 has(ve) been forward balanced into : sys_rst_videosoc_lm32_reset_OR_1829_o11_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_0 videosoc_interface_adr_2 has(ve) been forward balanced into : Mmux_videosoc_interface14_bank_bus_adr[4]_GND_1_o_wide_mux_7650_OUT2511_FRB.
	Register(s) videosoc_interface_adr_10 videosoc_interface_adr_9 videosoc_interface_adr_13 videosoc_interface_adr_11 videosoc_interface_adr_12 has(ve) been forward balanced into : videosoc_csrbank12_sel<13>1_FRB.
	Register(s) videosoc_interface_adr_2 videosoc_interface_adr_1 videosoc_interface_adr_0 has(ve) been forward balanced into : videosoc_interface4_bank_bus_adr[6]_GND_1_o_equal_2746_o<6>11_FRB.
	Register(s) videosoc_interface_adr_3 videosoc_interface_adr_2 videosoc_interface_adr_0 videosoc_interface_adr_1 videosoc_interface_adr_4 has(ve) been forward balanced into : _n29864<6>11_FRB.
	Register(s) videosoc_interface_adr_4 videosoc_interface4_bank_bus_adr[6]_GND_1_o_equal_2746_o<6>11_FRB has(ve) been forward balanced into : _n2965611_FRB.
	Register(s) videosoc_interface_adr_4 videosoc_interface_adr_2 videosoc_interface_adr_0 videosoc_interface_adr_1 videosoc_interface_adr_3 has(ve) been forward balanced into : _n2966721_FRB.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB2 ddram_cas_n_BRB4 ddram_cas_n_BRB5 .
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB2 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB2 ddram_we_n_BRB4 ddram_we_n_BRB5 .
	Register(s) ethmac_crc32_inserter_reg_12 has(ve) been backward balanced into : ethmac_crc32_inserter_reg_12_BRB0 ethmac_crc32_inserter_reg_12_BRB1 ethmac_crc32_inserter_reg_12_BRB2 ethmac_crc32_inserter_reg_12_BRB3 ethmac_crc32_inserter_reg_12_BRB4 ethmac_crc32_inserter_reg_12_BRB5.
	Register(s) half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : half_rate_phy_drive_dq_n1_BRB0.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4 half_rate_phy_rddata_sr_1_BRB5.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB1 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7 half_rate_phy_rddata_sr_2_BRB8 half_rate_phy_rddata_sr_2_BRB9 half_rate_phy_rddata_sr_2_BRB10 half_rate_phy_rddata_sr_2_BRB11 half_rate_phy_rddata_sr_2_BRB12 half_rate_phy_rddata_sr_2_BRB13.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB1 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB4 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB7 half_rate_phy_rddata_sr_3_BRB8 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB10 half_rate_phy_rddata_sr_3_BRB11 half_rate_phy_rddata_sr_3_BRB12 half_rate_phy_rddata_sr_3_BRB14 half_rate_phy_rddata_sr_3_BRB15.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB1 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB4 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB8 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB10 half_rate_phy_rddata_sr_4_BRB11 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB14 half_rate_phy_rddata_sr_4_BRB15.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB1 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB4 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB8 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB10 half_rate_phy_rddata_sr_5_BRB11 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB14 half_rate_phy_rddata_sr_5_BRB15.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 half_rate_phy_record0_cas_n_BRB1 half_rate_phy_record0_cas_n_BRB2 half_rate_phy_record0_cas_n_BRB5 half_rate_phy_record0_cas_n_BRB6 half_rate_phy_record0_cas_n_BRB7 half_rate_phy_record0_cas_n_BRB8 half_rate_phy_record0_cas_n_BRB9 half_rate_phy_record0_cas_n_BRB10 half_rate_phy_record0_cas_n_BRB11.
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 .
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB1 half_rate_phy_record0_ras_n_BRB2 half_rate_phy_record0_ras_n_BRB4.
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 half_rate_phy_record0_reset_n_BRB1.
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB1 half_rate_phy_record0_we_n_BRB2 half_rate_phy_record0_we_n_BRB4.
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB2 half_rate_phy_record1_cas_n_BRB3 .
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB2 half_rate_phy_record1_ras_n_BRB3 .
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB1 half_rate_phy_record1_we_n_BRB2 half_rate_phy_record1_we_n_BRB3 half_rate_phy_record1_we_n_BRB4.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 .
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32.
	Register(s) new_master_rdata_valid15 has(ve) been backward balanced into : new_master_rdata_valid15_BRB0 new_master_rdata_valid15_BRB1 new_master_rdata_valid15_BRB3 new_master_rdata_valid15_BRB6 new_master_rdata_valid15_BRB9 new_master_rdata_valid15_BRB11 .
	Register(s) new_master_rdata_valid16 has(ve) been backward balanced into : new_master_rdata_valid16_BRB0 new_master_rdata_valid16_BRB1 new_master_rdata_valid16_BRB2 new_master_rdata_valid16_BRB3 new_master_rdata_valid16_BRB6 new_master_rdata_valid16_BRB8 new_master_rdata_valid16_BRB11 new_master_rdata_valid16_BRB13 .
	Register(s) new_master_rdata_valid17 has(ve) been backward balanced into : new_master_rdata_valid17_BRB0 new_master_rdata_valid17_BRB1 new_master_rdata_valid17_BRB2 new_master_rdata_valid17_BRB3 new_master_rdata_valid17_BRB6 new_master_rdata_valid17_BRB8 new_master_rdata_valid17_BRB11 new_master_rdata_valid17_BRB13 .
	Register(s) new_master_rdata_valid18 has(ve) been backward balanced into : new_master_rdata_valid18_BRB0 new_master_rdata_valid18_BRB1 new_master_rdata_valid18_BRB3 new_master_rdata_valid18_BRB5.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20.
	Register(s) new_master_rdata_valid20 has(ve) been backward balanced into : new_master_rdata_valid20_BRB0 new_master_rdata_valid20_BRB1 new_master_rdata_valid20_BRB3 new_master_rdata_valid20_BRB6 new_master_rdata_valid20_BRB9 new_master_rdata_valid20_BRB11 .
	Register(s) new_master_rdata_valid21 has(ve) been backward balanced into : new_master_rdata_valid21_BRB0 new_master_rdata_valid21_BRB1 new_master_rdata_valid21_BRB2 new_master_rdata_valid21_BRB3 new_master_rdata_valid21_BRB6 new_master_rdata_valid21_BRB8 new_master_rdata_valid21_BRB11 new_master_rdata_valid21_BRB13 .
	Register(s) new_master_rdata_valid22 has(ve) been backward balanced into : new_master_rdata_valid22_BRB0 new_master_rdata_valid22_BRB1 new_master_rdata_valid22_BRB2 new_master_rdata_valid22_BRB3 new_master_rdata_valid22_BRB6 new_master_rdata_valid22_BRB8 new_master_rdata_valid22_BRB11 new_master_rdata_valid22_BRB13 .
	Register(s) new_master_rdata_valid23 has(ve) been backward balanced into : new_master_rdata_valid23_BRB0 new_master_rdata_valid23_BRB1 new_master_rdata_valid23_BRB3 new_master_rdata_valid23_BRB5.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5.
	Register(s) new_master_wdata_ready0 has(ve) been backward balanced into : new_master_wdata_ready0_BRB0 new_master_wdata_ready0_BRB1 new_master_wdata_ready0_BRB2 new_master_wdata_ready0_BRB3 new_master_wdata_ready0_BRB4 new_master_wdata_ready0_BRB5.
	Register(s) new_master_wdata_ready2 has(ve) been backward balanced into : new_master_wdata_ready2_BRB0 new_master_wdata_ready2_BRB1 new_master_wdata_ready2_BRB3 new_master_wdata_ready2_BRB5.
	Register(s) new_master_wdata_ready4 has(ve) been backward balanced into : new_master_wdata_ready4_BRB0 new_master_wdata_ready4_BRB1 new_master_wdata_ready4_BRB2 new_master_wdata_ready4_BRB3.
	Register(s) new_master_wdata_ready6 has(ve) been backward balanced into : new_master_wdata_ready6_BRB0 new_master_wdata_ready6_BRB1 new_master_wdata_ready6_BRB3 new_master_wdata_ready6_BRB5.
	Register(s) new_master_wdata_ready8 has(ve) been backward balanced into : new_master_wdata_ready8_BRB0 new_master_wdata_ready8_BRB1 new_master_wdata_ready8_BRB3 new_master_wdata_ready8_BRB5.
	Register(s) videosoc_interface4_bank_bus_dat_r_0 has(ve) been backward balanced into : videosoc_interface4_bank_bus_dat_r_0_BRB0 videosoc_interface4_bank_bus_dat_r_0_BRB1 videosoc_interface4_bank_bus_dat_r_0_BRB2 videosoc_interface4_bank_bus_dat_r_0_BRB3 videosoc_interface4_bank_bus_dat_r_0_BRB4 videosoc_interface4_bank_bus_dat_r_0_BRB5.
	Register(s) videosoc_interface6_bank_bus_dat_r_0 has(ve) been backward balanced into : videosoc_interface6_bank_bus_dat_r_0_BRB0 videosoc_interface6_bank_bus_dat_r_0_BRB2 videosoc_interface6_bank_bus_dat_r_0_BRB3 videosoc_interface6_bank_bus_dat_r_0_BRB5.
Unit <top> processed.
FlipFlop _n2966721_FRB has been replicated 1 time(s)
FlipFlop phase_sel has been replicated 3 time(s)
FlipFlop videosoc_csrbank12_sel<13>1_FRB has been replicated 1 time(s)
FlipFlop videosoc_interface_adr_5 has been replicated 3 time(s)
FlipFlop videosoc_interface_we has been replicated 2 time(s)
FlipFlop videosoc_sdram_storage_full_0 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 5-bit shift register for signal <half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB4>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB9>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB10>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB21>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB22>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB11>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB23>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB24>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB13>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB25>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB26>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB15>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB27>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB28>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB16>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB29>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB18>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB32>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB12>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB15>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9163
 Flip-Flops                                            : 9163
# Shift Registers                                      : 79
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 38
 3-bit shift register                                  : 9
 4-bit shift register                                  : 8
 5-bit shift register                                  : 13
 6-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15028
#      GND                         : 1
#      INV                         : 303
#      LUT1                        : 819
#      LUT2                        : 1340
#      LUT3                        : 1362
#      LUT4                        : 1069
#      LUT5                        : 2229
#      LUT6                        : 4204
#      MULT_AND                    : 42
#      MUXCY                       : 1768
#      MUXF7                       : 152
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 1706
# FlipFlops/Latches                : 9298
#      FD                          : 1403
#      FDE                         : 384
#      FDP                         : 20
#      FDPE                        : 2
#      FDR                         : 2689
#      FDRE                        : 4557
#      FDS                         : 52
#      FDSE                        : 173
#      IDDR2                       : 5
#      ODDR2                       : 13
# RAMS                             : 1104
#      RAM16X1D                    : 957
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 59
#      RAMB8BWER                   : 24
# Shift Registers                  : 79
#      SRLC16E                     : 79
# Clock Buffers                    : 15
#      BUFG                        : 15
# IO Buffers                       : 103
#      BUFIO2                      : 1
#      IBUF                        : 10
#      IBUFDS                      : 8
#      IBUFG                       : 2
#      IOBUF                       : 27
#      OBUF                        : 43
#      OBUFDS                      : 9
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 91
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 23
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            9298  out of  54576    17%  
 Number of Slice LUTs:                13447  out of  27288    49%  
    Number used as Logic:             11326  out of  27288    41%  
    Number used as Memory:             2121  out of   6408    33%  
       Number used as RAM:             2042
       Number used as SRL:               79

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17432
   Number with an unused Flip Flop:    8134  out of  17432    46%  
   Number with an unused LUT:          3985  out of  17432    22%  
   Number of fully used LUT-FF pairs:  5313  out of  17432    30%  
   Number of unique control sets:       453

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                 121  out of    296    40%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               71  out of    116    61%  
    Number using Block RAM only:         71
 Number of BUFG/BUFGCTRLs:               15  out of     16    93%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
clk100                                      | PLL_ADV:CLKOUT5        | 6521  |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT2        | 972   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT2        | 972   |
clk100                                      | PLL_ADV:CLKOUT4        | 181   |
clk100                                      | PLL_ADV:CLKOUT2        | 110   |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1196  |
eth_clocks_rx                               | IBUFG+BUFG             | 276   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                  | BUFG                   | 2     |
clk100                                      | PLL_ADV:CLKOUT1        | 2     |
clk100                                      | PLL_ADV:CLKOUT3        | 2     |
--------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.738ns (Maximum Frequency: 114.443MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 5.682ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13463 / 2847
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            hdmi_in0_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi_in0_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: hdmi_in0_s6datacapture0_lateness_4 to hdmi_in0_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in0_s6datacapture0_lateness_4 (hdmi_in0_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in0_s6datacapture0_too_early<7>_SW0 (N1463)
     LUT6:I5->O            3   0.205   0.755  hdmi_in0_s6datacapture0_too_early<7> (hdmi_in0_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n29405_inv (_n29405_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13406 / 2847
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            hdmi_in1_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi_in1_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: hdmi_in1_s6datacapture0_lateness_4 to hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in1_s6datacapture0_lateness_4 (hdmi_in1_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in1_s6datacapture0_too_early<7>_SW0 (N1469)
     LUT6:I5->O            3   0.205   0.755  hdmi_in1_s6datacapture0_too_early<7> (hdmi_in1_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n29429_inv (_n29429_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.244ns (frequency: 121.300MHz)
  Total number of paths / destination ports: 3225944 / 22503
-------------------------------------------------------------------------
Delay:               2.634ns (Levels of Logic = 0)
  Source:            videosoc_sdram_storage_full_0 (FF)
  Destination:       half_rate_phy_record0_reset_n_BRB1 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: videosoc_sdram_storage_full_0 to half_rate_phy_record0_reset_n_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           456   0.447   2.085  videosoc_sdram_storage_full_0 (videosoc_sdram_storage_full_0)
     FD:D                      0.102          half_rate_phy_record0_reset_n_BRB1
    ----------------------------------------
    Total                      2.634ns (0.549ns logic, 2.085ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 7.004ns (frequency: 142.769MHz)
  Total number of paths / destination ports: 72042 / 2714
-------------------------------------------------------------------------
Delay:               7.004ns (Levels of Logic = 9)
  Source:            hdmi_out0_driver_hdmi_phy_es0_cnt_0 (FF)
  Destination:       hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_driver_hdmi_phy_es0_cnt_0 to hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  hdmi_out0_driver_hdmi_phy_es0_cnt_0 (hdmi_out0_driver_hdmi_phy_es0_cnt_0)
     LUT6:I0->O            3   0.203   0.755  GND_1_o_GND_1_o_or_5995_OUT<0>1 (GND_1_o_GND_1_o_or_5995_OUT<0>1)
     LUT4:I2->O           22   0.203   1.134  GND_1_o_GND_1_o_or_5995_OUT<0>3 (GND_1_o_GND_1_o_or_5995_OUT<0>)
     LUT6:I5->O            2   0.205   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6018_OUT_B_A3 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6018_OUT_B_rs_A<2>)
     LUT6:I5->O            2   0.205   0.721  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6018_OUT_B_rs_lut<2> (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6018_OUT_B_rs_lut<2>)
     LUT5:I3->O            3   0.203   0.651  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6018_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6018_OUT_B_rs_cy<2>)
     LUT3:I2->O            1   0.205   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<3> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<3> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<3>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<4> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>28)
     FDR:D                     0.102          hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      7.004ns (2.144ns logic, 4.860ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 11440 / 704
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: xilinxmultiregimpl10_regs1_5 to ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  xilinxmultiregimpl10_regs1_5 (xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  ethmac_rx_cdc_asyncfifo_writable2 (ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            5   0.205   0.715  ethmac_rx_cdc_asyncfifo_writable4 (ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  ethmac_crc32_checker_fifo_out1 (ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n277111 (_n27711)
     LUT2:I1->O            2   0.205   0.616  Mcount_ethmac_rx_converter_converter_demux_val1 (Mcount_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 556 / 205
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       front_panel_count_2 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to front_panel_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (front_panel_switches_inv)
     LUT2:I0->O           26   0.203   1.206  _n29447_inv1 (_n29447_inv)
     FDRE:CE                   0.322          front_panel_count_2
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_1:BUSY (PAD)
  Destination:       hdmi_in0_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: IODELAY2_1:BUSY to hdmi_in0_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_1 (hdmi_in0_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n29405_inv_SW0_SW0 (N2226)
     LUT6:I0->O            7   0.203   0.773  _n29405_inv (_n29405_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_7:BUSY (PAD)
  Destination:       hdmi_in1_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: IODELAY2_7:BUSY to hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_7 (hdmi_in1_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n29429_inv_SW0_SW0 (N2232)
     LUT6:I0->O            7   0.203   0.773  _n29429_inv (_n29429_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  xilinxasyncresetsynchronizerimpl31 (xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 278 / 205
-------------------------------------------------------------------------
Offset:              5.682ns (Levels of Logic = 3)
  Source:            ddram_ras_n_BRB3 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB3 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  ddram_ras_n_BRB3 (ddram_ras_n_BRB3)
     LUT5:I0->O            1   0.203   0.684  half_rate_phy_record0_ras_n_glue_set (N2052)
     LUT3:I1->O            1   0.203   0.579  Mmux_sync_rhs_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      5.682ns (3.424ns logic, 2.258ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl20_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl20_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl20_regs1 (xilinxmultiregimpl20_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in0_s6datacapture0_delay_ce1 (hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl71_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl71_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl71_regs1 (xilinxmultiregimpl71_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in1_s6datacapture0_delay_ce1 (hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 279 / 251
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |   15.736|         |    1.919|         |
eth_clocks_rx                               |    1.263|         |         |         |
hdmi_in0_clk_p                              |    2.418|         |         |         |
hdmi_in1_clk_p                              |    2.418|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.243|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.570|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.570|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_driver_clocking_clk_pix_unbuffered
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |    5.295|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.004|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 183.00 secs
Total CPU time to Xst completion: 181.80 secs
 
--> 


Total memory usage is 708416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1524 (   0 filtered)
Number of infos    :  359 (   0 filtered)

