
Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067f4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800697c  0800697c  0001697c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006ad0  08006ad0  00016ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006ad4  08006ad4  00016ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  20000000  08006ad8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002f8  2000001c  08006af4  0002001c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000314  08006af4  00020314  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001412e  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a31  00000000  00000000  0003417a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010b8  00000000  00000000  00036bb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f78  00000000  00000000  00037c68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00008223  00000000  00000000  00038be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005ae9  00000000  00000000  00040e03  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000468ec  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004470  00000000  00000000  00046968  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006964 	.word	0x08006964

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	08006964 	.word	0x08006964

080001c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001d2:	4a0c      	ldr	r2, [pc, #48]	; (8000204 <HAL_Init+0x3c>)
 80001d4:	4b0b      	ldr	r3, [pc, #44]	; (8000204 <HAL_Init+0x3c>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001de:	2003      	movs	r0, #3
 80001e0:	f000 f940 	bl	8000464 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80001e4:	2000      	movs	r0, #0
 80001e6:	f000 f817 	bl	8000218 <HAL_InitTick>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d002      	beq.n	80001f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80001f0:	2301      	movs	r3, #1
 80001f2:	71fb      	strb	r3, [r7, #7]
 80001f4:	e001      	b.n	80001fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80001f6:	f000 f807 	bl	8000208 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001fa:	79fb      	ldrb	r3, [r7, #7]
}
 80001fc:	4618      	mov	r0, r3
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}
 8000204:	40022000 	.word	0x40022000

08000208 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800020c:	bf00      	nop
 800020e:	46bd      	mov	sp, r7
 8000210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000214:	4770      	bx	lr
	...

08000218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000220:	2300      	movs	r3, #0
 8000222:	73fb      	strb	r3, [r7, #15]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <HAL_InitTick+0x40>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a0c      	ldr	r2, [pc, #48]	; (800025c <HAL_InitTick+0x44>)
 800022a:	fba2 2303 	umull	r2, r3, r2, r3
 800022e:	099b      	lsrs	r3, r3, #6
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f94c 	bl	80004ce <HAL_SYSTICK_Config>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d002      	beq.n	8000242 <HAL_InitTick+0x2a>
  {
    status = HAL_ERROR;
 800023c:	2301      	movs	r3, #1
 800023e:	73fb      	strb	r3, [r7, #15]
 8000240:	e005      	b.n	800024e <HAL_InitTick+0x36>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000242:	2200      	movs	r2, #0
 8000244:	6879      	ldr	r1, [r7, #4]
 8000246:	f04f 30ff 	mov.w	r0, #4294967295
 800024a:	f000 f916 	bl	800047a <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 800024e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000250:	4618      	mov	r0, r3
 8000252:	3710      	adds	r7, #16
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	20000018 	.word	0x20000018
 800025c:	10624dd3 	.word	0x10624dd3

08000260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  uwTick++;
 8000264:	4b04      	ldr	r3, [pc, #16]	; (8000278 <HAL_IncTick+0x18>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	3301      	adds	r3, #1
 800026a:	4a03      	ldr	r2, [pc, #12]	; (8000278 <HAL_IncTick+0x18>)
 800026c:	6013      	str	r3, [r2, #0]
}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	20000088 	.word	0x20000088

0800027c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000088 	.word	0x20000088

08000294 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d002      	beq.n	80002b4 <HAL_Delay+0x20>
  {
    wait++;
 80002ae:	68fb      	ldr	r3, [r7, #12]
 80002b0:	3301      	adds	r3, #1
 80002b2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80002b4:	bf00      	nop
 80002b6:	f7ff ffe1 	bl	800027c <HAL_GetTick>
 80002ba:	4602      	mov	r2, r0
 80002bc:	68bb      	ldr	r3, [r7, #8]
 80002be:	1ad2      	subs	r2, r2, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d3f7      	bcc.n	80002b6 <HAL_Delay+0x22>
  {
  }
}
 80002c6:	bf00      	nop
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
	...

080002d0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f003 0307 	and.w	r3, r3, #7
 80002de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <NVIC_SetPriorityGrouping+0x44>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002e6:	68ba      	ldr	r2, [r7, #8]
 80002e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002ec:	4013      	ands	r3, r2
 80002ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000302:	4a04      	ldr	r2, [pc, #16]	; (8000314 <NVIC_SetPriorityGrouping+0x44>)
 8000304:	68bb      	ldr	r3, [r7, #8]
 8000306:	60d3      	str	r3, [r2, #12]
}
 8000308:	bf00      	nop
 800030a:	3714      	adds	r7, #20
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	e000ed00 	.word	0xe000ed00

08000318 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800031c:	4b04      	ldr	r3, [pc, #16]	; (8000330 <NVIC_GetPriorityGrouping+0x18>)
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	f003 0307 	and.w	r3, r3, #7
}
 8000326:	4618      	mov	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	4603      	mov	r3, r0
 800033c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800033e:	4909      	ldr	r1, [pc, #36]	; (8000364 <NVIC_EnableIRQ+0x30>)
 8000340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000344:	095b      	lsrs	r3, r3, #5
 8000346:	79fa      	ldrb	r2, [r7, #7]
 8000348:	f002 021f 	and.w	r2, r2, #31
 800034c:	2001      	movs	r0, #1
 800034e:	fa00 f202 	lsl.w	r2, r0, r2
 8000352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000e100 	.word	0xe000e100

08000368 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	6039      	str	r1, [r7, #0]
 8000372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000378:	2b00      	cmp	r3, #0
 800037a:	da0b      	bge.n	8000394 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037c:	490d      	ldr	r1, [pc, #52]	; (80003b4 <NVIC_SetPriority+0x4c>)
 800037e:	79fb      	ldrb	r3, [r7, #7]
 8000380:	f003 030f 	and.w	r3, r3, #15
 8000384:	3b04      	subs	r3, #4
 8000386:	683a      	ldr	r2, [r7, #0]
 8000388:	b2d2      	uxtb	r2, r2
 800038a:	0112      	lsls	r2, r2, #4
 800038c:	b2d2      	uxtb	r2, r2
 800038e:	440b      	add	r3, r1
 8000390:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000392:	e009      	b.n	80003a8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000394:	4908      	ldr	r1, [pc, #32]	; (80003b8 <NVIC_SetPriority+0x50>)
 8000396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039a:	683a      	ldr	r2, [r7, #0]
 800039c:	b2d2      	uxtb	r2, r2
 800039e:	0112      	lsls	r2, r2, #4
 80003a0:	b2d2      	uxtb	r2, r2
 80003a2:	440b      	add	r3, r1
 80003a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003a8:	bf00      	nop
 80003aa:	370c      	adds	r7, #12
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr
 80003b4:	e000ed00 	.word	0xe000ed00
 80003b8:	e000e100 	.word	0xe000e100

080003bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003bc:	b480      	push	{r7}
 80003be:	b089      	sub	sp, #36	; 0x24
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	60f8      	str	r0, [r7, #12]
 80003c4:	60b9      	str	r1, [r7, #8]
 80003c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f003 0307 	and.w	r3, r3, #7
 80003ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003d0:	69fb      	ldr	r3, [r7, #28]
 80003d2:	f1c3 0307 	rsb	r3, r3, #7
 80003d6:	2b04      	cmp	r3, #4
 80003d8:	bf28      	it	cs
 80003da:	2304      	movcs	r3, #4
 80003dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003de:	69fb      	ldr	r3, [r7, #28]
 80003e0:	3304      	adds	r3, #4
 80003e2:	2b06      	cmp	r3, #6
 80003e4:	d902      	bls.n	80003ec <NVIC_EncodePriority+0x30>
 80003e6:	69fb      	ldr	r3, [r7, #28]
 80003e8:	3b03      	subs	r3, #3
 80003ea:	e000      	b.n	80003ee <NVIC_EncodePriority+0x32>
 80003ec:	2300      	movs	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003f0:	2201      	movs	r2, #1
 80003f2:	69bb      	ldr	r3, [r7, #24]
 80003f4:	fa02 f303 	lsl.w	r3, r2, r3
 80003f8:	1e5a      	subs	r2, r3, #1
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	401a      	ands	r2, r3
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000402:	2101      	movs	r1, #1
 8000404:	697b      	ldr	r3, [r7, #20]
 8000406:	fa01 f303 	lsl.w	r3, r1, r3
 800040a:	1e59      	subs	r1, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000410:	4313      	orrs	r3, r2
         );
}
 8000412:	4618      	mov	r0, r3
 8000414:	3724      	adds	r7, #36	; 0x24
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr
	...

08000420 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3b01      	subs	r3, #1
 800042c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000430:	d301      	bcc.n	8000436 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000432:	2301      	movs	r3, #1
 8000434:	e00f      	b.n	8000456 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000436:	4a0a      	ldr	r2, [pc, #40]	; (8000460 <SysTick_Config+0x40>)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3b01      	subs	r3, #1
 800043c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800043e:	210f      	movs	r1, #15
 8000440:	f04f 30ff 	mov.w	r0, #4294967295
 8000444:	f7ff ff90 	bl	8000368 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000448:	4b05      	ldr	r3, [pc, #20]	; (8000460 <SysTick_Config+0x40>)
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800044e:	4b04      	ldr	r3, [pc, #16]	; (8000460 <SysTick_Config+0x40>)
 8000450:	2207      	movs	r2, #7
 8000452:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000454:	2300      	movs	r3, #0
}
 8000456:	4618      	mov	r0, r3
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	e000e010 	.word	0xe000e010

08000464 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800046c:	6878      	ldr	r0, [r7, #4]
 800046e:	f7ff ff2f 	bl	80002d0 <NVIC_SetPriorityGrouping>
}
 8000472:	bf00      	nop
 8000474:	3708      	adds	r7, #8
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b086      	sub	sp, #24
 800047e:	af00      	add	r7, sp, #0
 8000480:	4603      	mov	r3, r0
 8000482:	60b9      	str	r1, [r7, #8]
 8000484:	607a      	str	r2, [r7, #4]
 8000486:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000488:	2300      	movs	r3, #0
 800048a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800048c:	f7ff ff44 	bl	8000318 <NVIC_GetPriorityGrouping>
 8000490:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000492:	687a      	ldr	r2, [r7, #4]
 8000494:	68b9      	ldr	r1, [r7, #8]
 8000496:	6978      	ldr	r0, [r7, #20]
 8000498:	f7ff ff90 	bl	80003bc <NVIC_EncodePriority>
 800049c:	4602      	mov	r2, r0
 800049e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004a2:	4611      	mov	r1, r2
 80004a4:	4618      	mov	r0, r3
 80004a6:	f7ff ff5f 	bl	8000368 <NVIC_SetPriority>
}
 80004aa:	bf00      	nop
 80004ac:	3718      	adds	r7, #24
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004b2:	b580      	push	{r7, lr}
 80004b4:	b082      	sub	sp, #8
 80004b6:	af00      	add	r7, sp, #0
 80004b8:	4603      	mov	r3, r0
 80004ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004c0:	4618      	mov	r0, r3
 80004c2:	f7ff ff37 	bl	8000334 <NVIC_EnableIRQ>
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}

080004ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004d6:	6878      	ldr	r0, [r7, #4]
 80004d8:	f7ff ffa2 	bl	8000420 <SysTick_Config>
 80004dc:	4603      	mov	r3, r0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
	...

080004e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b085      	sub	sp, #20
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d101      	bne.n	80004fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80004f6:	2301      	movs	r3, #1
 80004f8:	e098      	b.n	800062c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	461a      	mov	r2, r3
 8000500:	4b4d      	ldr	r3, [pc, #308]	; (8000638 <HAL_DMA_Init+0x150>)
 8000502:	429a      	cmp	r2, r3
 8000504:	d80f      	bhi.n	8000526 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	461a      	mov	r2, r3
 800050c:	4b4b      	ldr	r3, [pc, #300]	; (800063c <HAL_DMA_Init+0x154>)
 800050e:	4413      	add	r3, r2
 8000510:	4a4b      	ldr	r2, [pc, #300]	; (8000640 <HAL_DMA_Init+0x158>)
 8000512:	fba2 2303 	umull	r2, r3, r2, r3
 8000516:	091b      	lsrs	r3, r3, #4
 8000518:	009a      	lsls	r2, r3, #2
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4a48      	ldr	r2, [pc, #288]	; (8000644 <HAL_DMA_Init+0x15c>)
 8000522:	641a      	str	r2, [r3, #64]	; 0x40
 8000524:	e00e      	b.n	8000544 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	461a      	mov	r2, r3
 800052c:	4b46      	ldr	r3, [pc, #280]	; (8000648 <HAL_DMA_Init+0x160>)
 800052e:	4413      	add	r3, r2
 8000530:	4a43      	ldr	r2, [pc, #268]	; (8000640 <HAL_DMA_Init+0x158>)
 8000532:	fba2 2303 	umull	r2, r3, r2, r3
 8000536:	091b      	lsrs	r3, r3, #4
 8000538:	009a      	lsls	r2, r3, #2
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4a42      	ldr	r2, [pc, #264]	; (800064c <HAL_DMA_Init+0x164>)
 8000542:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2202      	movs	r2, #2
 8000548:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800055a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800055e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	691b      	ldr	r3, [r3, #16]
 800056e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6a1b      	ldr	r3, [r3, #32]
 8000586:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000588:	68fa      	ldr	r2, [r7, #12]
 800058a:	4313      	orrs	r3, r2
 800058c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	68fa      	ldr	r2, [r7, #12]
 8000594:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	689b      	ldr	r3, [r3, #8]
 800059a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800059e:	d039      	beq.n	8000614 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a4:	4a27      	ldr	r2, [pc, #156]	; (8000644 <HAL_DMA_Init+0x15c>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d11a      	bne.n	80005e0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005aa:	4929      	ldr	r1, [pc, #164]	; (8000650 <HAL_DMA_Init+0x168>)
 80005ac:	4b28      	ldr	r3, [pc, #160]	; (8000650 <HAL_DMA_Init+0x168>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005b4:	f003 031c 	and.w	r3, r3, #28
 80005b8:	200f      	movs	r0, #15
 80005ba:	fa00 f303 	lsl.w	r3, r0, r3
 80005be:	43db      	mvns	r3, r3
 80005c0:	4013      	ands	r3, r2
 80005c2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80005c4:	4822      	ldr	r0, [pc, #136]	; (8000650 <HAL_DMA_Init+0x168>)
 80005c6:	4b22      	ldr	r3, [pc, #136]	; (8000650 <HAL_DMA_Init+0x168>)
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	6859      	ldr	r1, [r3, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005d2:	f003 031c 	and.w	r3, r3, #28
 80005d6:	fa01 f303 	lsl.w	r3, r1, r3
 80005da:	4313      	orrs	r3, r2
 80005dc:	6003      	str	r3, [r0, #0]
 80005de:	e019      	b.n	8000614 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005e0:	491c      	ldr	r1, [pc, #112]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005e2:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005ea:	f003 031c 	and.w	r3, r3, #28
 80005ee:	200f      	movs	r0, #15
 80005f0:	fa00 f303 	lsl.w	r3, r0, r3
 80005f4:	43db      	mvns	r3, r3
 80005f6:	4013      	ands	r3, r2
 80005f8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80005fa:	4816      	ldr	r0, [pc, #88]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6859      	ldr	r1, [r3, #4]
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000608:	f003 031c 	and.w	r3, r3, #28
 800060c:	fa01 f303 	lsl.w	r3, r1, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2200      	movs	r2, #0
 8000626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800062a:	2300      	movs	r3, #0
}
 800062c:	4618      	mov	r0, r3
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	40020407 	.word	0x40020407
 800063c:	bffdfff8 	.word	0xbffdfff8
 8000640:	cccccccd 	.word	0xcccccccd
 8000644:	40020000 	.word	0x40020000
 8000648:	bffdfbf8 	.word	0xbffdfbf8
 800064c:	40020400 	.word	0x40020400
 8000650:	400200a8 	.word	0x400200a8
 8000654:	400204a8 	.word	0x400204a8

08000658 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d101      	bne.n	800066a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000666:	2301      	movs	r3, #1
 8000668:	e072      	b.n	8000750 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	6812      	ldr	r2, [r2, #0]
 8000672:	6812      	ldr	r2, [r2, #0]
 8000674:	f022 0201 	bic.w	r2, r2, #1
 8000678:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	461a      	mov	r2, r3
 8000680:	4b36      	ldr	r3, [pc, #216]	; (800075c <HAL_DMA_DeInit+0x104>)
 8000682:	429a      	cmp	r2, r3
 8000684:	d80f      	bhi.n	80006a6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	461a      	mov	r2, r3
 800068c:	4b34      	ldr	r3, [pc, #208]	; (8000760 <HAL_DMA_DeInit+0x108>)
 800068e:	4413      	add	r3, r2
 8000690:	4a34      	ldr	r2, [pc, #208]	; (8000764 <HAL_DMA_DeInit+0x10c>)
 8000692:	fba2 2303 	umull	r2, r3, r2, r3
 8000696:	091b      	lsrs	r3, r3, #4
 8000698:	009a      	lsls	r2, r3, #2
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a31      	ldr	r2, [pc, #196]	; (8000768 <HAL_DMA_DeInit+0x110>)
 80006a2:	641a      	str	r2, [r3, #64]	; 0x40
 80006a4:	e00e      	b.n	80006c4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b2f      	ldr	r3, [pc, #188]	; (800076c <HAL_DMA_DeInit+0x114>)
 80006ae:	4413      	add	r3, r2
 80006b0:	4a2c      	ldr	r2, [pc, #176]	; (8000764 <HAL_DMA_DeInit+0x10c>)
 80006b2:	fba2 2303 	umull	r2, r3, r2, r3
 80006b6:	091b      	lsrs	r3, r3, #4
 80006b8:	009a      	lsls	r2, r3, #2
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a2b      	ldr	r2, [pc, #172]	; (8000770 <HAL_DMA_DeInit+0x118>)
 80006c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80006d4:	f002 021c 	and.w	r2, r2, #28
 80006d8:	2101      	movs	r1, #1
 80006da:	fa01 f202 	lsl.w	r2, r1, r2
 80006de:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	4a20      	ldr	r2, [pc, #128]	; (8000768 <HAL_DMA_DeInit+0x110>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d10d      	bne.n	8000706 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80006ea:	4922      	ldr	r1, [pc, #136]	; (8000774 <HAL_DMA_DeInit+0x11c>)
 80006ec:	4b21      	ldr	r3, [pc, #132]	; (8000774 <HAL_DMA_DeInit+0x11c>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006f4:	f003 031c 	and.w	r3, r3, #28
 80006f8:	200f      	movs	r0, #15
 80006fa:	fa00 f303 	lsl.w	r3, r0, r3
 80006fe:	43db      	mvns	r3, r3
 8000700:	4013      	ands	r3, r2
 8000702:	600b      	str	r3, [r1, #0]
 8000704:	e00c      	b.n	8000720 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000706:	491c      	ldr	r1, [pc, #112]	; (8000778 <HAL_DMA_DeInit+0x120>)
 8000708:	4b1b      	ldr	r3, [pc, #108]	; (8000778 <HAL_DMA_DeInit+0x120>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000710:	f003 031c 	and.w	r3, r3, #28
 8000714:	200f      	movs	r0, #15
 8000716:	fa00 f303 	lsl.w	r3, r0, r3
 800071a:	43db      	mvns	r3, r3
 800071c:	4013      	ands	r3, r2
 800071e:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2200      	movs	r2, #0
 8000736:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	2200      	movs	r2, #0
 800073c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2200      	movs	r2, #0
 8000742:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2200      	movs	r2, #0
 800074a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800074e:	2300      	movs	r3, #0
}
 8000750:	4618      	mov	r0, r3
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	40020407 	.word	0x40020407
 8000760:	bffdfff8 	.word	0xbffdfff8
 8000764:	cccccccd 	.word	0xcccccccd
 8000768:	40020000 	.word	0x40020000
 800076c:	bffdfbf8 	.word	0xbffdfbf8
 8000770:	40020400 	.word	0x40020400
 8000774:	400200a8 	.word	0x400200a8
 8000778:	400204a8 	.word	0x400204a8

0800077c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000784:	2300      	movs	r3, #0
 8000786:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d101      	bne.n	8000792 <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 800078e:	2301      	movs	r3, #1
 8000790:	e022      	b.n	80007d8 <HAL_DMA_Abort+0x5c>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	6812      	ldr	r2, [r2, #0]
 800079a:	6812      	ldr	r2, [r2, #0]
 800079c:	f022 020e 	bic.w	r2, r2, #14
 80007a0:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	6812      	ldr	r2, [r2, #0]
 80007aa:	6812      	ldr	r2, [r2, #0]
 80007ac:	f022 0201 	bic.w	r2, r2, #1
 80007b0:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80007ba:	f002 021c 	and.w	r2, r2, #28
 80007be:	2101      	movs	r1, #1
 80007c0:	fa01 f202 	lsl.w	r2, r1, r2
 80007c4:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2201      	movs	r2, #1
 80007ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2200      	movs	r2, #0
 80007d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80007d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3714      	adds	r7, #20
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr

080007e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b087      	sub	sp, #28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007f2:	e17f      	b.n	8000af4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	2101      	movs	r1, #1
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000800:	4013      	ands	r3, r2
 8000802:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	2b00      	cmp	r3, #0
 8000808:	f000 8171 	beq.w	8000aee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	2b02      	cmp	r3, #2
 8000812:	d003      	beq.n	800081c <HAL_GPIO_Init+0x38>
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	2b12      	cmp	r3, #18
 800081a:	d123      	bne.n	8000864 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	08da      	lsrs	r2, r3, #3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3208      	adds	r2, #8
 8000824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000828:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	f003 0307 	and.w	r3, r3, #7
 8000830:	009b      	lsls	r3, r3, #2
 8000832:	220f      	movs	r2, #15
 8000834:	fa02 f303 	lsl.w	r3, r2, r3
 8000838:	43db      	mvns	r3, r3
 800083a:	693a      	ldr	r2, [r7, #16]
 800083c:	4013      	ands	r3, r2
 800083e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	691a      	ldr	r2, [r3, #16]
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	fa02 f303 	lsl.w	r3, r2, r3
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	4313      	orrs	r3, r2
 8000854:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	08da      	lsrs	r2, r3, #3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	3208      	adds	r2, #8
 800085e:	6939      	ldr	r1, [r7, #16]
 8000860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	2203      	movs	r2, #3
 8000870:	fa02 f303 	lsl.w	r3, r2, r3
 8000874:	43db      	mvns	r3, r3
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	4013      	ands	r3, r2
 800087a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	f003 0203 	and.w	r2, r3, #3
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	fa02 f303 	lsl.w	r3, r2, r3
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	4313      	orrs	r3, r2
 8000890:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d00b      	beq.n	80008b8 <HAL_GPIO_Init+0xd4>
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	2b02      	cmp	r3, #2
 80008a6:	d007      	beq.n	80008b8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ac:	2b11      	cmp	r3, #17
 80008ae:	d003      	beq.n	80008b8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	2b12      	cmp	r3, #18
 80008b6:	d130      	bne.n	800091a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	2203      	movs	r2, #3
 80008c4:	fa02 f303 	lsl.w	r3, r2, r3
 80008c8:	43db      	mvns	r3, r3
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	4013      	ands	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	68da      	ldr	r2, [r3, #12]
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	fa02 f303 	lsl.w	r3, r2, r3
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	4313      	orrs	r3, r2
 80008e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008ee:	2201      	movs	r2, #1
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	4013      	ands	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	091b      	lsrs	r3, r3, #4
 8000904:	f003 0201 	and.w	r2, r3, #1
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	4313      	orrs	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f003 0303 	and.w	r3, r3, #3
 8000922:	2b03      	cmp	r3, #3
 8000924:	d118      	bne.n	8000958 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800092a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800092c:	2201      	movs	r2, #1
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	43db      	mvns	r3, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4013      	ands	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	08db      	lsrs	r3, r3, #3
 8000942:	f003 0201 	and.w	r2, r3, #1
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	4313      	orrs	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	68db      	ldr	r3, [r3, #12]
 800095c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	2203      	movs	r2, #3
 8000964:	fa02 f303 	lsl.w	r3, r2, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	4013      	ands	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	689a      	ldr	r2, [r3, #8]
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4313      	orrs	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000990:	2b00      	cmp	r3, #0
 8000992:	f000 80ac 	beq.w	8000aee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000996:	4a5e      	ldr	r2, [pc, #376]	; (8000b10 <HAL_GPIO_Init+0x32c>)
 8000998:	4b5d      	ldr	r3, [pc, #372]	; (8000b10 <HAL_GPIO_Init+0x32c>)
 800099a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	6613      	str	r3, [r2, #96]	; 0x60
 80009a2:	4b5b      	ldr	r3, [pc, #364]	; (8000b10 <HAL_GPIO_Init+0x32c>)
 80009a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009ae:	4a59      	ldr	r2, [pc, #356]	; (8000b14 <HAL_GPIO_Init+0x330>)
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	089b      	lsrs	r3, r3, #2
 80009b4:	3302      	adds	r3, #2
 80009b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	f003 0303 	and.w	r3, r3, #3
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	220f      	movs	r2, #15
 80009c6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ca:	43db      	mvns	r3, r3
 80009cc:	693a      	ldr	r2, [r7, #16]
 80009ce:	4013      	ands	r3, r2
 80009d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009d8:	d025      	beq.n	8000a26 <HAL_GPIO_Init+0x242>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a4e      	ldr	r2, [pc, #312]	; (8000b18 <HAL_GPIO_Init+0x334>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d01f      	beq.n	8000a22 <HAL_GPIO_Init+0x23e>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a4d      	ldr	r2, [pc, #308]	; (8000b1c <HAL_GPIO_Init+0x338>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d019      	beq.n	8000a1e <HAL_GPIO_Init+0x23a>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a4c      	ldr	r2, [pc, #304]	; (8000b20 <HAL_GPIO_Init+0x33c>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d013      	beq.n	8000a1a <HAL_GPIO_Init+0x236>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a4b      	ldr	r2, [pc, #300]	; (8000b24 <HAL_GPIO_Init+0x340>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d00d      	beq.n	8000a16 <HAL_GPIO_Init+0x232>
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4a4a      	ldr	r2, [pc, #296]	; (8000b28 <HAL_GPIO_Init+0x344>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d007      	beq.n	8000a12 <HAL_GPIO_Init+0x22e>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a49      	ldr	r2, [pc, #292]	; (8000b2c <HAL_GPIO_Init+0x348>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d101      	bne.n	8000a0e <HAL_GPIO_Init+0x22a>
 8000a0a:	2306      	movs	r3, #6
 8000a0c:	e00c      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a0e:	2307      	movs	r3, #7
 8000a10:	e00a      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a12:	2305      	movs	r3, #5
 8000a14:	e008      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a16:	2304      	movs	r3, #4
 8000a18:	e006      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	e004      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a1e:	2302      	movs	r3, #2
 8000a20:	e002      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a22:	2301      	movs	r3, #1
 8000a24:	e000      	b.n	8000a28 <HAL_GPIO_Init+0x244>
 8000a26:	2300      	movs	r3, #0
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	f002 0203 	and.w	r2, r2, #3
 8000a2e:	0092      	lsls	r2, r2, #2
 8000a30:	4093      	lsls	r3, r2
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a38:	4936      	ldr	r1, [pc, #216]	; (8000b14 <HAL_GPIO_Init+0x330>)
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	089b      	lsrs	r3, r3, #2
 8000a3e:	3302      	adds	r3, #2
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a46:	4b3a      	ldr	r3, [pc, #232]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	43db      	mvns	r3, r3
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	4013      	ands	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d003      	beq.n	8000a6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a6a:	4a31      	ldr	r2, [pc, #196]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000a70:	4b2f      	ldr	r3, [pc, #188]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a94:	4a26      	ldr	r2, [pc, #152]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a9a:	4b25      	ldr	r3, [pc, #148]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000abe:	4a1c      	ldr	r2, [pc, #112]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ac4:	4b1a      	ldr	r3, [pc, #104]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	43db      	mvns	r3, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ae8:	4a11      	ldr	r2, [pc, #68]	; (8000b30 <HAL_GPIO_Init+0x34c>)
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	3301      	adds	r3, #1
 8000af2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	fa22 f303 	lsr.w	r3, r2, r3
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	f47f ae78 	bne.w	80007f4 <HAL_GPIO_Init+0x10>
  }
}
 8000b04:	bf00      	nop
 8000b06:	371c      	adds	r7, #28
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	40021000 	.word	0x40021000
 8000b14:	40010000 	.word	0x40010000
 8000b18:	48000400 	.word	0x48000400
 8000b1c:	48000800 	.word	0x48000800
 8000b20:	48000c00 	.word	0x48000c00
 8000b24:	48001000 	.word	0x48001000
 8000b28:	48001400 	.word	0x48001400
 8000b2c:	48001800 	.word	0x48001800
 8000b30:	40010400 	.word	0x40010400

08000b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	807b      	strh	r3, [r7, #2]
 8000b40:	4613      	mov	r3, r2
 8000b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b44:	787b      	ldrb	r3, [r7, #1]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d003      	beq.n	8000b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b4a:	887a      	ldrh	r2, [r7, #2]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b50:	e002      	b.n	8000b58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b52:	887a      	ldrh	r2, [r7, #2]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b70:	695a      	ldr	r2, [r3, #20]
 8000b72:	88fb      	ldrh	r3, [r7, #6]
 8000b74:	4013      	ands	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d006      	beq.n	8000b88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b7c:	88fb      	ldrh	r3, [r7, #6]
 8000b7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b80:	88fb      	ldrh	r3, [r7, #6]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f003 fd1a 	bl	80045bc <HAL_GPIO_EXTI_Callback>
  }
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40010400 	.word	0x40010400

08000b94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d101      	bne.n	8000ba6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e080      	b.n	8000ca8 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d106      	bne.n	8000bc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f000 f878 	bl	8000cb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2224      	movs	r2, #36	; 0x24
 8000bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	6812      	ldr	r2, [r2, #0]
 8000bd0:	6812      	ldr	r2, [r2, #0]
 8000bd2:	f022 0201 	bic.w	r2, r2, #1
 8000bd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	6852      	ldr	r2, [r2, #4]
 8000be0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000be4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	6812      	ldr	r2, [r2, #0]
 8000bee:	6892      	ldr	r2, [r2, #8]
 8000bf0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000bf4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d107      	bne.n	8000c0e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	6892      	ldr	r2, [r2, #8]
 8000c06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	e006      	b.n	8000c1c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	6892      	ldr	r2, [r2, #8]
 8000c16:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000c1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d104      	bne.n	8000c2e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c2c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c40:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	6812      	ldr	r2, [r2, #0]
 8000c4a:	68d2      	ldr	r2, [r2, #12]
 8000c4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	6911      	ldr	r1, [r2, #16]
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	6952      	ldr	r2, [r2, #20]
 8000c5e:	4311      	orrs	r1, r2
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	6992      	ldr	r2, [r2, #24]
 8000c64:	0212      	lsls	r2, r2, #8
 8000c66:	430a      	orrs	r2, r1
 8000c68:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	69d1      	ldr	r1, [r2, #28]
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	6a12      	ldr	r2, [r2, #32]
 8000c76:	430a      	orrs	r2, r1
 8000c78:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	6812      	ldr	r2, [r2, #0]
 8000c82:	6812      	ldr	r2, [r2, #0]
 8000c84:	f042 0201 	orr.w	r2, r2, #1
 8000c88:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2220      	movs	r2, #32
 8000c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000ca6:	2300      	movs	r3, #0
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2b20      	cmp	r3, #32
 8000cd8:	d138      	bne.n	8000d4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d101      	bne.n	8000ce8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	e032      	b.n	8000d4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2201      	movs	r2, #1
 8000cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2224      	movs	r2, #36	; 0x24
 8000cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	6812      	ldr	r2, [r2, #0]
 8000d00:	6812      	ldr	r2, [r2, #0]
 8000d02:	f022 0201 	bic.w	r2, r2, #1
 8000d06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	6812      	ldr	r2, [r2, #0]
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000d16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	6812      	ldr	r2, [r2, #0]
 8000d20:	6811      	ldr	r1, [r2, #0]
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	430a      	orrs	r2, r1
 8000d26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	6812      	ldr	r2, [r2, #0]
 8000d30:	6812      	ldr	r2, [r2, #0]
 8000d32:	f042 0201 	orr.w	r2, r2, #1
 8000d36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2220      	movs	r2, #32
 8000d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2200      	movs	r2, #0
 8000d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e000      	b.n	8000d4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000d4c:	2302      	movs	r3, #2
  }
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b085      	sub	sp, #20
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
 8000d62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	2b20      	cmp	r3, #32
 8000d6e:	d139      	bne.n	8000de4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d101      	bne.n	8000d7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	e033      	b.n	8000de6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2201      	movs	r2, #1
 8000d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2224      	movs	r2, #36	; 0x24
 8000d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	6812      	ldr	r2, [r2, #0]
 8000d98:	f022 0201 	bic.w	r2, r2, #1
 8000d9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000dac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	021b      	lsls	r3, r3, #8
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	687a      	ldr	r2, [r7, #4]
 8000dc6:	6812      	ldr	r2, [r2, #0]
 8000dc8:	6812      	ldr	r2, [r2, #0]
 8000dca:	f042 0201 	orr.w	r2, r2, #1
 8000dce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2220      	movs	r2, #32
 8000dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000de0:	2300      	movs	r3, #0
 8000de2:	e000      	b.n	8000de6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000de4:	2302      	movs	r3, #2
  }
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
	...

08000df4 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e0a8      	b.n	8000f60 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d106      	bne.n	8000e28 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 f8a2 	bl	8000f6c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	6812      	ldr	r2, [r2, #0]
 8000e38:	6812      	ldr	r2, [r2, #0]
 8000e3a:	f022 0201 	bic.w	r2, r2, #1
 8000e3e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	e00a      	b.n	8000e5c <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	3304      	adds	r3, #4
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	2200      	movs	r2, #0
 8000e54:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	2b0f      	cmp	r3, #15
 8000e60:	d9f1      	bls.n	8000e46 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	6812      	ldr	r2, [r2, #0]
 8000e6a:	6892      	ldr	r2, [r2, #8]
 8000e6c:	f042 0204 	orr.w	r2, r2, #4
 8000e70:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	6859      	ldr	r1, [r3, #4]
 8000e7c:	4b3a      	ldr	r3, [pc, #232]	; (8000f68 <HAL_LCD_Init+0x174>)
 8000e7e:	400b      	ands	r3, r1
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	6848      	ldr	r0, [r1, #4]
 8000e84:	6879      	ldr	r1, [r7, #4]
 8000e86:	6889      	ldr	r1, [r1, #8]
 8000e88:	4308      	orrs	r0, r1
 8000e8a:	6879      	ldr	r1, [r7, #4]
 8000e8c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000e8e:	4308      	orrs	r0, r1
 8000e90:	6879      	ldr	r1, [r7, #4]
 8000e92:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8000e94:	4308      	orrs	r0, r1
 8000e96:	6879      	ldr	r1, [r7, #4]
 8000e98:	69c9      	ldr	r1, [r1, #28]
 8000e9a:	4308      	orrs	r0, r1
 8000e9c:	6879      	ldr	r1, [r7, #4]
 8000e9e:	6a09      	ldr	r1, [r1, #32]
 8000ea0:	4308      	orrs	r0, r1
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	6989      	ldr	r1, [r1, #24]
 8000ea6:	4308      	orrs	r0, r1
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8000eac:	4301      	orrs	r1, r0
 8000eae:	430b      	orrs	r3, r1
 8000eb0:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f000 f958 	bl	8001168 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	6812      	ldr	r2, [r2, #0]
 8000ec0:	6812      	ldr	r2, [r2, #0]
 8000ec2:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	68d0      	ldr	r0, [r2, #12]
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	6912      	ldr	r2, [r2, #16]
 8000ece:	4310      	orrs	r0, r2
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	6952      	ldr	r2, [r2, #20]
 8000ed4:	4310      	orrs	r0, r2
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000eda:	4302      	orrs	r2, r0
 8000edc:	430a      	orrs	r2, r1
 8000ede:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	6812      	ldr	r2, [r2, #0]
 8000ee8:	6812      	ldr	r2, [r2, #0]
 8000eea:	f042 0201 	orr.w	r2, r2, #1
 8000eee:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000ef0:	f7ff f9c4 	bl	800027c <HAL_GetTick>
 8000ef4:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000ef6:	e00c      	b.n	8000f12 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000ef8:	f7ff f9c0 	bl	800027c <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f06:	d904      	bls.n	8000f12 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2208      	movs	r2, #8
 8000f0c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e026      	b.n	8000f60 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d1eb      	bne.n	8000ef8 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000f20:	f7ff f9ac 	bl	800027c <HAL_GetTick>
 8000f24:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000f26:	e00c      	b.n	8000f42 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000f28:	f7ff f9a8 	bl	800027c <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f36:	d904      	bls.n	8000f42 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2210      	movs	r2, #16
 8000f3c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e00e      	b.n	8000f60 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	f003 0310 	and.w	r3, r3, #16
 8000f4c:	2b10      	cmp	r3, #16
 8000f4e:	d1eb      	bne.n	8000f28 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2200      	movs	r2, #0
 8000f54:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2201      	movs	r2, #1
 8000f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000f5e:	2300      	movs	r3, #0
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	fc00000e 	.word	0xfc00000e

08000f6c <HAL_LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
__weak void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  UNUSED(hlcd);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_LCD_MspInit is to be implemented in the user file
   */
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
 8000f8c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d005      	beq.n	8000faa <HAL_LCD_Write+0x2a>
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d144      	bne.n	8001034 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d12a      	bne.n	800100c <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d101      	bne.n	8000fc4 <HAL_LCD_Write+0x44>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e038      	b.n	8001036 <HAL_LCD_Write+0xb6>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2202      	movs	r2, #2
 8000fd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8000fd4:	f7ff f952 	bl	800027c <HAL_GetTick>
 8000fd8:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000fda:	e010      	b.n	8000ffe <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000fdc:	f7ff f94e 	bl	800027c <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fea:	d908      	bls.n	8000ffe <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2202      	movs	r2, #2
 8000ff0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e01b      	b.n	8001036 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	2b04      	cmp	r3, #4
 800100a:	d0e7      	beq.n	8000fdc <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	6819      	ldr	r1, [r3, #0]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	3304      	adds	r3, #4
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4413      	add	r3, r2
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	401a      	ands	r2, r3
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	431a      	orrs	r2, r3
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	3304      	adds	r3, #4
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	440b      	add	r3, r1
 800102e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	e000      	b.n	8001036 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
  }
}
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b084      	sub	sp, #16
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b01      	cmp	r3, #1
 8001058:	d005      	beq.n	8001066 <HAL_LCD_Clear+0x28>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d140      	bne.n	80010e8 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800106c:	2b01      	cmp	r3, #1
 800106e:	d101      	bne.n	8001074 <HAL_LCD_Clear+0x36>
 8001070:	2302      	movs	r3, #2
 8001072:	e03a      	b.n	80010ea <HAL_LCD_Clear+0xac>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2201      	movs	r2, #1
 8001078:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2202      	movs	r2, #2
 8001080:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001084:	f7ff f8fa 	bl	800027c <HAL_GetTick>
 8001088:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800108a:	e010      	b.n	80010ae <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800108c:	f7ff f8f6 	bl	800027c <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800109a:	d908      	bls.n	80010ae <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2202      	movs	r2, #2
 80010a0:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e01d      	b.n	80010ea <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b04      	cmp	r3, #4
 80010ba:	d0e7      	beq.n	800108c <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	e00a      	b.n	80010d8 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	3304      	adds	r3, #4
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	4413      	add	r3, r2
 80010ce:	2200      	movs	r2, #0
 80010d0:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3301      	adds	r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2b0f      	cmp	r3, #15
 80010dc:	d9f1      	bls.n	80010c2 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f000 f807 	bl	80010f2 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 80010e4:	2300      	movs	r3, #0
 80010e6:	e000      	b.n	80010ea <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
  }
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2208      	movs	r2, #8
 8001104:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	6892      	ldr	r2, [r2, #8]
 8001110:	f042 0204 	orr.w	r2, r2, #4
 8001114:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001116:	f7ff f8b1 	bl	800027c <HAL_GetTick>
 800111a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800111c:	e010      	b.n	8001140 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800111e:	f7ff f8ad 	bl	800027c <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800112c:	d908      	bls.n	8001140 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2204      	movs	r2, #4
 8001132:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e00f      	b.n	8001160 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f003 0308 	and.w	r3, r3, #8
 800114a:	2b08      	cmp	r3, #8
 800114c:	d1e7      	bne.n	800111e <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2201      	movs	r2, #1
 8001152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001174:	f7ff f882 	bl	800027c <HAL_GetTick>
 8001178:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800117a:	e00c      	b.n	8001196 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800117c:	f7ff f87e 	bl	800027c <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800118a:	d904      	bls.n	8001196 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e007      	b.n	80011a6 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 0320 	and.w	r3, r3, #32
 80011a0:	2b20      	cmp	r3, #32
 80011a2:	d1eb      	bne.n	800117c <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80011bc:	4618      	mov	r0, r3
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40007000 	.word	0x40007000

080011cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011da:	d130      	bne.n	800123e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011e8:	d038      	beq.n	800125c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ea:	4a20      	ldr	r2, [pc, #128]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ec:	4b1f      	ldr	r3, [pc, #124]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011fa:	4b1d      	ldr	r3, [pc, #116]	; (8001270 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2232      	movs	r2, #50	; 0x32
 8001200:	fb02 f303 	mul.w	r3, r2, r3
 8001204:	4a1b      	ldr	r2, [pc, #108]	; (8001274 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	0c9b      	lsrs	r3, r3, #18
 800120c:	3301      	adds	r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001210:	e002      	b.n	8001218 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3b01      	subs	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001220:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001224:	d102      	bne.n	800122c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f2      	bne.n	8001212 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122e:	695b      	ldr	r3, [r3, #20]
 8001230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001238:	d110      	bne.n	800125c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e00f      	b.n	800125e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800124a:	d007      	beq.n	800125c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800124c:	4a07      	ldr	r2, [pc, #28]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001256:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800125a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40007000 	.word	0x40007000
 8001270:	20000018 	.word	0x20000018
 8001274:	431bde83 	.word	0x431bde83

08001278 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af02      	add	r7, sp, #8
 800127e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001280:	f7fe fffc 	bl	800027c <HAL_GetTick>
 8001284:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e06f      	b.n	8001370 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b01      	cmp	r3, #1
 800129a:	d101      	bne.n	80012a0 <HAL_QSPI_Init+0x28>
 800129c:	2302      	movs	r3, #2
 800129e:	e067      	b.n	8001370 <HAL_QSPI_Init+0xf8>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10b      	bne.n	80012cc <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 f88d 	bl	80013dc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80012c2:	f241 3188 	movw	r1, #5000	; 0x1388
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 fb17 	bl	80018fa <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	6812      	ldr	r2, [r2, #0]
 80012d6:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	6892      	ldr	r2, [r2, #8]
 80012de:	3a01      	subs	r2, #1
 80012e0:	0212      	lsls	r2, r2, #8
 80012e2:	430a      	orrs	r2, r1
 80012e4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2200      	movs	r2, #0
 80012f0:	2120      	movs	r1, #32
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f000 fb0f 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 80012f8:	4603      	mov	r3, r0
 80012fa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80012fc:	7afb      	ldrb	r3, [r7, #11]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d131      	bne.n	8001366 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001310:	f023 0310 	bic.w	r3, r3, #16
 8001314:	6879      	ldr	r1, [r7, #4]
 8001316:	6849      	ldr	r1, [r1, #4]
 8001318:	0608      	lsls	r0, r1, #24
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	68c9      	ldr	r1, [r1, #12]
 800131e:	4301      	orrs	r1, r0
 8001320:	430b      	orrs	r3, r1
 8001322:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6859      	ldr	r1, [r3, #4]
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_QSPI_Init+0x100>)
 8001330:	400b      	ands	r3, r1
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	6909      	ldr	r1, [r1, #16]
 8001336:	0408      	lsls	r0, r1, #16
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	6949      	ldr	r1, [r1, #20]
 800133c:	4308      	orrs	r0, r1
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	6989      	ldr	r1, [r1, #24]
 8001342:	4301      	orrs	r1, r0
 8001344:	430b      	orrs	r3, r1
 8001346:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	6812      	ldr	r2, [r2, #0]
 8001350:	6812      	ldr	r2, [r2, #0]
 8001352:	f042 0201 	orr.w	r2, r2, #1
 8001356:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800136e:	7afb      	ldrb	r3, [r7, #11]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	ffe0f8fe 	.word	0xffe0f8fe

0800137c <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e022      	b.n	80013d4 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_QSPI_DeInit+0x22>
 800139a:	2302      	movs	r3, #2
 800139c:	e01a      	b.n	80013d4 <HAL_QSPI_DeInit+0x58>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	6812      	ldr	r2, [r2, #0]
 80013b0:	f022 0201 	bic.w	r2, r2, #1
 80013b4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f81a 	bl	80013f0 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <HAL_QSPI_MspInit>:
  * @brief Initialize the QSPI MSP.
  * @param hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_MspInit can be implemented in the user file
   */
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <HAL_QSPI_MspDeInit>:
  * @brief DeInitialize the QSPI MSP.
  * @param hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *hqspi)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_MspDeInit can be implemented in the user file
   */
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af02      	add	r7, sp, #8
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001410:	f7fe ff34 	bl	800027c <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b01      	cmp	r3, #1
 8001420:	d101      	bne.n	8001426 <HAL_QSPI_Command+0x22>
 8001422:	2302      	movs	r3, #2
 8001424:	e048      	b.n	80014b8 <HAL_QSPI_Command+0xb4>
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2201      	movs	r2, #1
 800142a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b01      	cmp	r3, #1
 8001438:	d137      	bne.n	80014aa <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2200      	movs	r2, #0
 800143e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2202      	movs	r2, #2
 8001444:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	2200      	movs	r2, #0
 8001450:	2120      	movs	r1, #32
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f000 fa5f 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 8001458:	4603      	mov	r3, r0
 800145a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800145c:	7dfb      	ldrb	r3, [r7, #23]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d125      	bne.n	80014ae <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001462:	2200      	movs	r2, #0
 8001464:	68b9      	ldr	r1, [r7, #8]
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f000 fa8c 	bl	8001984 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001470:	2b00      	cmp	r3, #0
 8001472:	d115      	bne.n	80014a0 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	2201      	movs	r2, #1
 800147c:	2102      	movs	r1, #2
 800147e:	68f8      	ldr	r0, [r7, #12]
 8001480:	f000 fa49 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 8001484:	4603      	mov	r3, r0
 8001486:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8001488:	7dfb      	ldrb	r3, [r7, #23]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10f      	bne.n	80014ae <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2202      	movs	r2, #2
 8001494:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2201      	movs	r2, #1
 800149a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800149e:	e006      	b.n	80014ae <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80014a8:	e001      	b.n	80014ae <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80014aa:	2302      	movs	r3, #2
 80014ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80014b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08a      	sub	sp, #40	; 0x28
 80014c4:	af02      	add	r7, sp, #8
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80014d0:	f7fe fed4 	bl	800027c <HAL_GetTick>
 80014d4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	3320      	adds	r3, #32
 80014dc:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d101      	bne.n	80014ee <HAL_QSPI_Transmit+0x2e>
 80014ea:	2302      	movs	r3, #2
 80014ec:	e07b      	b.n	80015e6 <HAL_QSPI_Transmit+0x126>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2201      	movs	r2, #1
 80014f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d16a      	bne.n	80015d8 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2200      	movs	r2, #0
 8001506:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d05b      	beq.n	80015c6 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2212      	movs	r2, #18
 8001512:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	1c5a      	adds	r2, r3, #1
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	6952      	ldr	r2, [r2, #20]
 800153e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8001542:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8001544:	e01b      	b.n	800157e <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2201      	movs	r2, #1
 800154e:	2104      	movs	r1, #4
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	f000 f9e0 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 8001556:	4603      	mov	r3, r0
 8001558:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800155a:	7ffb      	ldrb	r3, [r7, #31]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d113      	bne.n	8001588 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	781a      	ldrb	r2, [r3, #0]
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001578:	1e5a      	subs	r2, r3, #1
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1df      	bne.n	8001546 <HAL_QSPI_Transmit+0x86>
 8001586:	e000      	b.n	800158a <HAL_QSPI_Transmit+0xca>
          break;
 8001588:	bf00      	nop
      }

      if (status == HAL_OK)
 800158a:	7ffb      	ldrb	r3, [r7, #31]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d115      	bne.n	80015bc <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	2201      	movs	r2, #1
 8001598:	2102      	movs	r1, #2
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f000 f9bb 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 80015a0:	4603      	mov	r3, r0
 80015a2:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80015a4:	7ffb      	ldrb	r3, [r7, #31]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d108      	bne.n	80015bc <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2202      	movs	r2, #2
 80015b0:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 80015b2:	68f8      	ldr	r0, [r7, #12]
 80015b4:	f000 f934 	bl	8001820 <HAL_QSPI_Abort>
 80015b8:	4603      	mov	r3, r0
 80015ba:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80015c4:	e00a      	b.n	80015dc <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ca:	f043 0208 	orr.w	r2, r3, #8
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	77fb      	strb	r3, [r7, #31]
 80015d6:	e001      	b.n	80015dc <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 80015d8:	2302      	movs	r3, #2
 80015da:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80015e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3720      	adds	r7, #32
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b08a      	sub	sp, #40	; 0x28
 80015f2:	af02      	add	r7, sp, #8
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80015fe:	f7fe fe3d 	bl	800027c <HAL_GetTick>
 8001602:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	3320      	adds	r3, #32
 8001612:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b01      	cmp	r3, #1
 800161e:	d101      	bne.n	8001624 <HAL_QSPI_Receive+0x36>
 8001620:	2302      	movs	r3, #2
 8001622:	e082      	b.n	800172a <HAL_QSPI_Receive+0x13c>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2201      	movs	r2, #1
 8001628:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b01      	cmp	r3, #1
 8001636:	d171      	bne.n	800171c <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2200      	movs	r2, #0
 800163c:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d062      	beq.n	800170a <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2222      	movs	r2, #34	; 0x22
 8001648:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	1c5a      	adds	r2, r3, #1
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	691b      	ldr	r3, [r3, #16]
 800165e:	1c5a      	adds	r2, r3, #1
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	6952      	ldr	r2, [r2, #20]
 8001674:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8001678:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800167c:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8001686:	e01c      	b.n	80016c2 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2201      	movs	r2, #1
 8001690:	2106      	movs	r1, #6
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f000 f93f 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 8001698:	4603      	mov	r3, r0
 800169a:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800169c:	7ffb      	ldrb	r3, [r7, #31]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d114      	bne.n	80016cc <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	7812      	ldrb	r2, [r2, #0]
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	1e5a      	subs	r2, r3, #1
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1de      	bne.n	8001688 <HAL_QSPI_Receive+0x9a>
 80016ca:	e000      	b.n	80016ce <HAL_QSPI_Receive+0xe0>
          break;
 80016cc:	bf00      	nop
      }

      if (status == HAL_OK)
 80016ce:	7ffb      	ldrb	r3, [r7, #31]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d115      	bne.n	8001700 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	2201      	movs	r2, #1
 80016dc:	2102      	movs	r1, #2
 80016de:	68f8      	ldr	r0, [r7, #12]
 80016e0:	f000 f919 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 80016e4:	4603      	mov	r3, r0
 80016e6:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80016e8:	7ffb      	ldrb	r3, [r7, #31]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d108      	bne.n	8001700 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2202      	movs	r2, #2
 80016f4:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80016f6:	68f8      	ldr	r0, [r7, #12]
 80016f8:	f000 f892 	bl	8001820 <HAL_QSPI_Abort>
 80016fc:	4603      	mov	r3, r0
 80016fe:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001708:	e00a      	b.n	8001720 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800170e:	f043 0208 	orr.w	r2, r3, #8
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	77fb      	strb	r3, [r7, #31]
 800171a:	e001      	b.n	8001720 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 800171c:	2302      	movs	r3, #2
 800171e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8001728:	7ffb      	ldrb	r3, [r7, #31]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3720      	adds	r7, #32
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b088      	sub	sp, #32
 8001736:	af02      	add	r7, sp, #8
 8001738:	60f8      	str	r0, [r7, #12]
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	607a      	str	r2, [r7, #4]
 800173e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001740:	f7fe fd9c 	bl	800027c <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b01      	cmp	r3, #1
 8001750:	d101      	bne.n	8001756 <HAL_QSPI_AutoPolling+0x24>
 8001752:	2302      	movs	r3, #2
 8001754:	e060      	b.n	8001818 <HAL_QSPI_AutoPolling+0xe6>
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b01      	cmp	r3, #1
 8001768:	d14f      	bne.n	800180a <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2200      	movs	r2, #0
 800176e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2242      	movs	r2, #66	; 0x42
 8001774:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2200      	movs	r2, #0
 8001780:	2120      	movs	r1, #32
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f000 f8c7 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 8001788:	4603      	mov	r3, r0
 800178a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800178c:	7dfb      	ldrb	r3, [r7, #23]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d13d      	bne.n	800180e <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6852      	ldr	r2, [r2, #4]
 80017a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	6892      	ldr	r2, [r2, #8]
 80017ae:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68fa      	ldr	r2, [r7, #12]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	6812      	ldr	r2, [r2, #0]
 80017ba:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	6912      	ldr	r2, [r2, #16]
 80017c2:	430a      	orrs	r2, r1
 80017c4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80017c8:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68da      	ldr	r2, [r3, #12]
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80017d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017d6:	68b9      	ldr	r1, [r7, #8]
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	f000 f8d3 	bl	8001984 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	2201      	movs	r2, #1
 80017e6:	2108      	movs	r1, #8
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f000 f894 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 80017ee:	4603      	mov	r3, r0
 80017f0:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80017f2:	7dfb      	ldrb	r3, [r7, #23]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d10a      	bne.n	800180e <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2208      	movs	r2, #8
 80017fe:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001808:	e001      	b.n	800180e <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800180a:	2302      	movs	r3, #2
 800180c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8001816:	7dfb      	ldrb	r3, [r7, #23]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af02      	add	r7, sp, #8
 8001826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001828:	2300      	movs	r3, #0
 800182a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800182c:	f7fe fd26 	bl	800027c <HAL_GetTick>
 8001830:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001838:	b2db      	uxtb	r3, r3
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d056      	beq.n	80018f0 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	2b00      	cmp	r3, #0
 8001856:	d017      	beq.n	8001888 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6812      	ldr	r2, [r2, #0]
 8001860:	6812      	ldr	r2, [r2, #0]
 8001862:	f022 0204 	bic.w	r2, r2, #4
 8001866:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800186c:	4618      	mov	r0, r3
 800186e:	f7fe ff85 	bl	800077c <HAL_DMA_Abort>
 8001872:	4603      	mov	r3, r0
 8001874:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d005      	beq.n	8001888 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001880:	f043 0204 	orr.w	r2, r3, #4
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	f042 0202 	orr.w	r2, r2, #2
 8001896:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	2201      	movs	r2, #1
 80018a2:	2102      	movs	r1, #2
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f000 f836 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 80018aa:	4603      	mov	r3, r0
 80018ac:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d10e      	bne.n	80018d2 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2202      	movs	r2, #2
 80018ba:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2200      	movs	r2, #0
 80018c6:	2120      	movs	r1, #32
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 f824 	bl	8001916 <QSPI_WaitFlagStateUntilTimeout>
 80018ce:	4603      	mov	r3, r0
 80018d0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10b      	bne.n	80018f0 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	6952      	ldr	r2, [r2, #20]
 80018e2:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80018e6:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b083      	sub	sp, #12
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	641a      	str	r2, [r3, #64]	; 0x40
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b084      	sub	sp, #16
 800191a:	af00      	add	r7, sp, #0
 800191c:	60f8      	str	r0, [r7, #12]
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	4613      	mov	r3, r2
 8001924:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001926:	e01a      	b.n	800195e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800192e:	d016      	beq.n	800195e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001930:	f7fe fca4 	bl	800027c <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	1ad2      	subs	r2, r2, r3
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	429a      	cmp	r2, r3
 800193e:	d802      	bhi.n	8001946 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10b      	bne.n	800195e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2204      	movs	r2, #4
 800194a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001952:	f043 0201 	orr.w	r2, r3, #1
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e00e      	b.n	800197c <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	4013      	ands	r3, r2
 8001968:	2b00      	cmp	r3, #0
 800196a:	bf14      	ite	ne
 800196c:	2301      	movne	r3, #1
 800196e:	2300      	moveq	r3, #0
 8001970:	b2db      	uxtb	r3, r3
 8001972:	461a      	mov	r2, r3
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	429a      	cmp	r2, r3
 8001978:	d1d6      	bne.n	8001928 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	2b00      	cmp	r3, #0
 8001996:	d009      	beq.n	80019ac <QSPI_Config+0x28>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800199e:	d005      	beq.n	80019ac <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80019a8:	3a01      	subs	r2, #1
 80019aa:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 80b5 	beq.w	8001b20 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d05d      	beq.n	8001a7a <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	6892      	ldr	r2, [r2, #8]
 80019c6:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d030      	beq.n	8001a32 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019d8:	68ba      	ldr	r2, [r7, #8]
 80019da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019dc:	4311      	orrs	r1, r2
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019e2:	4311      	orrs	r1, r2
 80019e4:	68ba      	ldr	r2, [r7, #8]
 80019e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019e8:	4311      	orrs	r1, r2
 80019ea:	68ba      	ldr	r2, [r7, #8]
 80019ec:	6952      	ldr	r2, [r2, #20]
 80019ee:	0492      	lsls	r2, r2, #18
 80019f0:	4311      	orrs	r1, r2
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	6912      	ldr	r2, [r2, #16]
 80019f6:	4311      	orrs	r1, r2
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	6a12      	ldr	r2, [r2, #32]
 80019fc:	4311      	orrs	r1, r2
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	68d2      	ldr	r2, [r2, #12]
 8001a02:	4311      	orrs	r1, r2
 8001a04:	68ba      	ldr	r2, [r7, #8]
 8001a06:	69d2      	ldr	r2, [r2, #28]
 8001a08:	4311      	orrs	r1, r2
 8001a0a:	68ba      	ldr	r2, [r7, #8]
 8001a0c:	6992      	ldr	r2, [r2, #24]
 8001a0e:	4311      	orrs	r1, r2
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	6812      	ldr	r2, [r2, #0]
 8001a14:	4311      	orrs	r1, r2
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001a22:	f000 8127 	beq.w	8001c74 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	6852      	ldr	r2, [r2, #4]
 8001a2e:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8001a30:	e120      	b.n	8001c74 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68ba      	ldr	r2, [r7, #8]
 8001a38:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a3a:	68ba      	ldr	r2, [r7, #8]
 8001a3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001a3e:	4311      	orrs	r1, r2
 8001a40:	68ba      	ldr	r2, [r7, #8]
 8001a42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a44:	4311      	orrs	r1, r2
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	6952      	ldr	r2, [r2, #20]
 8001a50:	0492      	lsls	r2, r2, #18
 8001a52:	4311      	orrs	r1, r2
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	6912      	ldr	r2, [r2, #16]
 8001a58:	4311      	orrs	r1, r2
 8001a5a:	68ba      	ldr	r2, [r7, #8]
 8001a5c:	6a12      	ldr	r2, [r2, #32]
 8001a5e:	4311      	orrs	r1, r2
 8001a60:	68ba      	ldr	r2, [r7, #8]
 8001a62:	69d2      	ldr	r2, [r2, #28]
 8001a64:	4311      	orrs	r1, r2
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	6992      	ldr	r2, [r2, #24]
 8001a6a:	4311      	orrs	r1, r2
 8001a6c:	68ba      	ldr	r2, [r7, #8]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	4311      	orrs	r1, r2
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	430a      	orrs	r2, r1
 8001a76:	615a      	str	r2, [r3, #20]
}
 8001a78:	e0fc      	b.n	8001c74 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d02d      	beq.n	8001ade <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001a8e:	4311      	orrs	r1, r2
 8001a90:	68ba      	ldr	r2, [r7, #8]
 8001a92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a94:	4311      	orrs	r1, r2
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a9a:	4311      	orrs	r1, r2
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	6952      	ldr	r2, [r2, #20]
 8001aa0:	0492      	lsls	r2, r2, #18
 8001aa2:	4311      	orrs	r1, r2
 8001aa4:	68ba      	ldr	r2, [r7, #8]
 8001aa6:	6a12      	ldr	r2, [r2, #32]
 8001aa8:	4311      	orrs	r1, r2
 8001aaa:	68ba      	ldr	r2, [r7, #8]
 8001aac:	68d2      	ldr	r2, [r2, #12]
 8001aae:	4311      	orrs	r1, r2
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	69d2      	ldr	r2, [r2, #28]
 8001ab4:	4311      	orrs	r1, r2
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	6992      	ldr	r2, [r2, #24]
 8001aba:	4311      	orrs	r1, r2
 8001abc:	68ba      	ldr	r2, [r7, #8]
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	4311      	orrs	r1, r2
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001ace:	f000 80d1 	beq.w	8001c74 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	6852      	ldr	r2, [r2, #4]
 8001ada:	619a      	str	r2, [r3, #24]
}
 8001adc:	e0ca      	b.n	8001c74 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001aea:	4311      	orrs	r1, r2
 8001aec:	68ba      	ldr	r2, [r7, #8]
 8001aee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001af0:	4311      	orrs	r1, r2
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001af6:	4311      	orrs	r1, r2
 8001af8:	68ba      	ldr	r2, [r7, #8]
 8001afa:	6952      	ldr	r2, [r2, #20]
 8001afc:	0492      	lsls	r2, r2, #18
 8001afe:	4311      	orrs	r1, r2
 8001b00:	68ba      	ldr	r2, [r7, #8]
 8001b02:	6a12      	ldr	r2, [r2, #32]
 8001b04:	4311      	orrs	r1, r2
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	69d2      	ldr	r2, [r2, #28]
 8001b0a:	4311      	orrs	r1, r2
 8001b0c:	68ba      	ldr	r2, [r7, #8]
 8001b0e:	6992      	ldr	r2, [r2, #24]
 8001b10:	4311      	orrs	r1, r2
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	6812      	ldr	r2, [r2, #0]
 8001b16:	4311      	orrs	r1, r2
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	615a      	str	r2, [r3, #20]
}
 8001b1e:	e0a9      	b.n	8001c74 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d056      	beq.n	8001bd6 <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	6892      	ldr	r2, [r2, #8]
 8001b30:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d02c      	beq.n	8001b94 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b46:	4311      	orrs	r1, r2
 8001b48:	68ba      	ldr	r2, [r7, #8]
 8001b4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b4c:	4311      	orrs	r1, r2
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b52:	4311      	orrs	r1, r2
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	6952      	ldr	r2, [r2, #20]
 8001b58:	0492      	lsls	r2, r2, #18
 8001b5a:	4311      	orrs	r1, r2
 8001b5c:	68ba      	ldr	r2, [r7, #8]
 8001b5e:	6912      	ldr	r2, [r2, #16]
 8001b60:	4311      	orrs	r1, r2
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	6a12      	ldr	r2, [r2, #32]
 8001b66:	4311      	orrs	r1, r2
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	68d2      	ldr	r2, [r2, #12]
 8001b6c:	4311      	orrs	r1, r2
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	69d2      	ldr	r2, [r2, #28]
 8001b72:	4311      	orrs	r1, r2
 8001b74:	68ba      	ldr	r2, [r7, #8]
 8001b76:	6992      	ldr	r2, [r2, #24]
 8001b78:	4311      	orrs	r1, r2
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001b86:	d075      	beq.n	8001c74 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68ba      	ldr	r2, [r7, #8]
 8001b8e:	6852      	ldr	r2, [r2, #4]
 8001b90:	619a      	str	r2, [r3, #24]
}
 8001b92:	e06f      	b.n	8001c74 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ba0:	4311      	orrs	r1, r2
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ba6:	4311      	orrs	r1, r2
 8001ba8:	68ba      	ldr	r2, [r7, #8]
 8001baa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bac:	4311      	orrs	r1, r2
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	6952      	ldr	r2, [r2, #20]
 8001bb2:	0492      	lsls	r2, r2, #18
 8001bb4:	4311      	orrs	r1, r2
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	6912      	ldr	r2, [r2, #16]
 8001bba:	4311      	orrs	r1, r2
 8001bbc:	68ba      	ldr	r2, [r7, #8]
 8001bbe:	6a12      	ldr	r2, [r2, #32]
 8001bc0:	4311      	orrs	r1, r2
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	69d2      	ldr	r2, [r2, #28]
 8001bc6:	4311      	orrs	r1, r2
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	6992      	ldr	r2, [r2, #24]
 8001bcc:	4311      	orrs	r1, r2
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	615a      	str	r2, [r3, #20]
}
 8001bd4:	e04e      	b.n	8001c74 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d029      	beq.n	8001c32 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bea:	4311      	orrs	r1, r2
 8001bec:	68ba      	ldr	r2, [r7, #8]
 8001bee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bf0:	4311      	orrs	r1, r2
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bf6:	4311      	orrs	r1, r2
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	6952      	ldr	r2, [r2, #20]
 8001bfc:	0492      	lsls	r2, r2, #18
 8001bfe:	4311      	orrs	r1, r2
 8001c00:	68ba      	ldr	r2, [r7, #8]
 8001c02:	6a12      	ldr	r2, [r2, #32]
 8001c04:	4311      	orrs	r1, r2
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	68d2      	ldr	r2, [r2, #12]
 8001c0a:	4311      	orrs	r1, r2
 8001c0c:	68ba      	ldr	r2, [r7, #8]
 8001c0e:	69d2      	ldr	r2, [r2, #28]
 8001c10:	4311      	orrs	r1, r2
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	6992      	ldr	r2, [r2, #24]
 8001c16:	4311      	orrs	r1, r2
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001c24:	d026      	beq.n	8001c74 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	6852      	ldr	r2, [r2, #4]
 8001c2e:	619a      	str	r2, [r3, #24]
}
 8001c30:	e020      	b.n	8001c74 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d01c      	beq.n	8001c74 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001c46:	4311      	orrs	r1, r2
 8001c48:	68ba      	ldr	r2, [r7, #8]
 8001c4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c4c:	4311      	orrs	r1, r2
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c52:	4311      	orrs	r1, r2
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	6952      	ldr	r2, [r2, #20]
 8001c58:	0492      	lsls	r2, r2, #18
 8001c5a:	4311      	orrs	r1, r2
 8001c5c:	68ba      	ldr	r2, [r7, #8]
 8001c5e:	6a12      	ldr	r2, [r2, #32]
 8001c60:	4311      	orrs	r1, r2
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	69d2      	ldr	r2, [r2, #28]
 8001c66:	4311      	orrs	r1, r2
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	6992      	ldr	r2, [r2, #24]
 8001c6c:	4311      	orrs	r1, r2
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	430a      	orrs	r2, r1
 8001c72:	615a      	str	r2, [r3, #20]
}
 8001c74:	bf00      	nop
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b088      	sub	sp, #32
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_oscsource;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d101      	bne.n	8001c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e353      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c92:	4ba3      	ldr	r3, [pc, #652]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c9c:	4ba0      	ldr	r3, [pc, #640]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0310 	and.w	r3, r3, #16
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 80df 	beq.w	8001e72 <HAL_RCC_OscConfig+0x1f2>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d007      	beq.n	8001cca <HAL_RCC_OscConfig+0x4a>
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	2b0c      	cmp	r3, #12
 8001cbe:	f040 8086 	bne.w	8001dce <HAL_RCC_OscConfig+0x14e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	f040 8082 	bne.w	8001dce <HAL_RCC_OscConfig+0x14e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cca:	4b95      	ldr	r3, [pc, #596]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d005      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x62>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e32b      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a1a      	ldr	r2, [r3, #32]
 8001ce6:	4b8e      	ldr	r3, [pc, #568]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d004      	beq.n	8001cfc <HAL_RCC_OscConfig+0x7c>
 8001cf2:	4b8b      	ldr	r3, [pc, #556]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cfa:	e005      	b.n	8001d08 <HAL_RCC_OscConfig+0x88>
 8001cfc:	4b88      	ldr	r3, [pc, #544]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d923      	bls.n	8001d54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 fccb 	bl	80026ac <RCC_SetFlashLatencyFromMSIRange>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e30c      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d20:	4a7f      	ldr	r2, [pc, #508]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d22:	4b7f      	ldr	r3, [pc, #508]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f043 0308 	orr.w	r3, r3, #8
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	497c      	ldr	r1, [pc, #496]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d2e:	4b7c      	ldr	r3, [pc, #496]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d3e:	4978      	ldr	r1, [pc, #480]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d40:	4b77      	ldr	r3, [pc, #476]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	604b      	str	r3, [r1, #4]
 8001d52:	e022      	b.n	8001d9a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d54:	4a72      	ldr	r2, [pc, #456]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d56:	4b72      	ldr	r3, [pc, #456]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f043 0308 	orr.w	r3, r3, #8
 8001d5e:	6013      	str	r3, [r2, #0]
 8001d60:	496f      	ldr	r1, [pc, #444]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d62:	4b6f      	ldr	r3, [pc, #444]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d72:	496b      	ldr	r1, [pc, #428]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d74:	4b6a      	ldr	r3, [pc, #424]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	4313      	orrs	r3, r2
 8001d84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a1b      	ldr	r3, [r3, #32]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 fc8e 	bl	80026ac <RCC_SetFlashLatencyFromMSIRange>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e2cf      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d9a:	f000 fbb3 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8001d9e:	4601      	mov	r1, r0
 8001da0:	4b5f      	ldr	r3, [pc, #380]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	4a5e      	ldr	r2, [pc, #376]	; (8001f24 <HAL_RCC_OscConfig+0x2a4>)
 8001dac:	5cd3      	ldrb	r3, [r2, r3]
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	fa21 f303 	lsr.w	r3, r1, r3
 8001db6:	4a5c      	ldr	r2, [pc, #368]	; (8001f28 <HAL_RCC_OscConfig+0x2a8>)
 8001db8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f7fe fa2c 	bl	8000218 <HAL_InitTick>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d052      	beq.n	8001e70 <HAL_RCC_OscConfig+0x1f0>
        {
          return status;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	e2b5      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d032      	beq.n	8001e3c <HAL_RCC_OscConfig+0x1bc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001dd6:	4a52      	ldr	r2, [pc, #328]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001dd8:	4b51      	ldr	r3, [pc, #324]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001de2:	f7fe fa4b 	bl	800027c <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dea:	f7fe fa47 	bl	800027c <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e29e      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dfc:	4b48      	ldr	r3, [pc, #288]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x16a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e08:	4a45      	ldr	r2, [pc, #276]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e0a:	4b45      	ldr	r3, [pc, #276]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f043 0308 	orr.w	r3, r3, #8
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4942      	ldr	r1, [pc, #264]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e16:	4b42      	ldr	r3, [pc, #264]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e26:	493e      	ldr	r1, [pc, #248]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e28:	4b3d      	ldr	r3, [pc, #244]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	021b      	lsls	r3, r3, #8
 8001e36:	4313      	orrs	r3, r2
 8001e38:	604b      	str	r3, [r1, #4]
 8001e3a:	e01a      	b.n	8001e72 <HAL_RCC_OscConfig+0x1f2>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e3c:	4a38      	ldr	r2, [pc, #224]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e3e:	4b38      	ldr	r3, [pc, #224]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f023 0301 	bic.w	r3, r3, #1
 8001e46:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e48:	f7fe fa18 	bl	800027c <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x1e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e50:	f7fe fa14 	bl	800027c <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x1e2>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e26b      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e62:	4b2f      	ldr	r3, [pc, #188]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f0      	bne.n	8001e50 <HAL_RCC_OscConfig+0x1d0>
 8001e6e:	e000      	b.n	8001e72 <HAL_RCC_OscConfig+0x1f2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e70:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d072      	beq.n	8001f64 <HAL_RCC_OscConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d005      	beq.n	8001e90 <HAL_RCC_OscConfig+0x210>
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	2b0c      	cmp	r3, #12
 8001e88:	d10e      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x228>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d10b      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x228>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e90:	4b23      	ldr	r3, [pc, #140]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d062      	beq.n	8001f62 <HAL_RCC_OscConfig+0x2e2>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d15e      	bne.n	8001f62 <HAL_RCC_OscConfig+0x2e2>
      {
        return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e248      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb0:	d106      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x240>
 8001eb2:	4a1b      	ldr	r2, [pc, #108]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	e01d      	b.n	8001efc <HAL_RCC_OscConfig+0x27c>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ec8:	d10c      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x264>
 8001eca:	4a15      	ldr	r2, [pc, #84]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ed4:	6013      	str	r3, [r2, #0]
 8001ed6:	4a12      	ldr	r2, [pc, #72]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ed8:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	e00b      	b.n	8001efc <HAL_RCC_OscConfig+0x27c>
 8001ee4:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eee:	6013      	str	r3, [r2, #0]
 8001ef0:	4a0b      	ldr	r2, [pc, #44]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ef2:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_RCC_OscConfig+0x2a0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001efa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d01a      	beq.n	8001f3a <HAL_RCC_OscConfig+0x2ba>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f04:	f7fe f9ba 	bl	800027c <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f0a:	e00f      	b.n	8001f2c <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f0c:	f7fe f9b6 	bl	800027c <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b64      	cmp	r3, #100	; 0x64
 8001f18:	d908      	bls.n	8001f2c <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e20d      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000
 8001f24:	08006a60 	.word	0x08006a60
 8001f28:	20000018 	.word	0x20000018
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f2c:	4bae      	ldr	r3, [pc, #696]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0e9      	beq.n	8001f0c <HAL_RCC_OscConfig+0x28c>
 8001f38:	e014      	b.n	8001f64 <HAL_RCC_OscConfig+0x2e4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3a:	f7fe f99f 	bl	800027c <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x2d4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f42:	f7fe f99b 	bl	800027c <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b64      	cmp	r3, #100	; 0x64
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x2d4>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e1f2      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f54:	4ba4      	ldr	r3, [pc, #656]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f0      	bne.n	8001f42 <HAL_RCC_OscConfig+0x2c2>
 8001f60:	e000      	b.n	8001f64 <HAL_RCC_OscConfig+0x2e4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f62:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d060      	beq.n	8002032 <HAL_RCC_OscConfig+0x3b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d005      	beq.n	8001f82 <HAL_RCC_OscConfig+0x302>
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	2b0c      	cmp	r3, #12
 8001f7a:	d119      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x330>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d116      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x330>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f82:	4b99      	ldr	r3, [pc, #612]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d005      	beq.n	8001f9a <HAL_RCC_OscConfig+0x31a>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e1cf      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f9a:	4993      	ldr	r1, [pc, #588]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001f9c:	4b92      	ldr	r3, [pc, #584]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	061b      	lsls	r3, r3, #24
 8001faa:	4313      	orrs	r3, r2
 8001fac:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fae:	e040      	b.n	8002032 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d023      	beq.n	8002000 <HAL_RCC_OscConfig+0x380>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fb8:	4a8b      	ldr	r2, [pc, #556]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001fba:	4b8b      	ldr	r3, [pc, #556]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc4:	f7fe f95a 	bl	800027c <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fcc:	f7fe f956 	bl	800027c <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e1ad      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fde:	4b82      	ldr	r3, [pc, #520]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0f0      	beq.n	8001fcc <HAL_RCC_OscConfig+0x34c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fea:	497f      	ldr	r1, [pc, #508]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001fec:	4b7e      	ldr	r3, [pc, #504]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	061b      	lsls	r3, r3, #24
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	604b      	str	r3, [r1, #4]
 8001ffe:	e018      	b.n	8002032 <HAL_RCC_OscConfig+0x3b2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002000:	4a79      	ldr	r2, [pc, #484]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002002:	4b79      	ldr	r3, [pc, #484]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800200a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800200c:	f7fe f936 	bl	800027c <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002014:	f7fe f932 	bl	800027c <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e189      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002026:	4b70      	ldr	r3, [pc, #448]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <HAL_RCC_OscConfig+0x394>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0308 	and.w	r3, r3, #8
 800203a:	2b00      	cmp	r3, #0
 800203c:	d03c      	beq.n	80020b8 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d01c      	beq.n	8002080 <HAL_RCC_OscConfig+0x400>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002046:	4a68      	ldr	r2, [pc, #416]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002048:	4b67      	ldr	r3, [pc, #412]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 800204a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002056:	f7fe f911 	bl	800027c <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205e:	f7fe f90d 	bl	800027c <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e164      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002070:	4b5d      	ldr	r3, [pc, #372]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002072:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0ef      	beq.n	800205e <HAL_RCC_OscConfig+0x3de>
 800207e:	e01b      	b.n	80020b8 <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002080:	4a59      	ldr	r2, [pc, #356]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002082:	4b59      	ldr	r3, [pc, #356]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002084:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002088:	f023 0301 	bic.w	r3, r3, #1
 800208c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002090:	f7fe f8f4 	bl	800027c <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002098:	f7fe f8f0 	bl	800027c <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e147      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020aa:	4b4f      	ldr	r3, [pc, #316]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 80020ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1ef      	bne.n	8002098 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 80a5 	beq.w	8002210 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80020ca:	4b47      	ldr	r3, [pc, #284]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 80020cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10d      	bne.n	80020f2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020d6:	4a44      	ldr	r2, [pc, #272]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 80020d8:	4b43      	ldr	r3, [pc, #268]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e0:	6593      	str	r3, [r2, #88]	; 0x58
 80020e2:	4b41      	ldr	r3, [pc, #260]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 80020e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ee:	2301      	movs	r3, #1
 80020f0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020f2:	4b3e      	ldr	r3, [pc, #248]	; (80021ec <HAL_RCC_OscConfig+0x56c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d118      	bne.n	8002130 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020fe:	4a3b      	ldr	r2, [pc, #236]	; (80021ec <HAL_RCC_OscConfig+0x56c>)
 8002100:	4b3a      	ldr	r3, [pc, #232]	; (80021ec <HAL_RCC_OscConfig+0x56c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800210a:	f7fe f8b7 	bl	800027c <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002112:	f7fe f8b3 	bl	800027c <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e10a      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002124:	4b31      	ldr	r3, [pc, #196]	; (80021ec <HAL_RCC_OscConfig+0x56c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x492>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d108      	bne.n	800214a <HAL_RCC_OscConfig+0x4ca>
 8002138:	4a2b      	ldr	r2, [pc, #172]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 800213a:	4b2b      	ldr	r3, [pc, #172]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 800213c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002148:	e024      	b.n	8002194 <HAL_RCC_OscConfig+0x514>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b05      	cmp	r3, #5
 8002150:	d110      	bne.n	8002174 <HAL_RCC_OscConfig+0x4f4>
 8002152:	4a25      	ldr	r2, [pc, #148]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002154:	4b24      	ldr	r3, [pc, #144]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002162:	4a21      	ldr	r2, [pc, #132]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002164:	4b20      	ldr	r3, [pc, #128]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002172:	e00f      	b.n	8002194 <HAL_RCC_OscConfig+0x514>
 8002174:	4a1c      	ldr	r2, [pc, #112]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002176:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002184:	4a18      	ldr	r2, [pc, #96]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002186:	4b18      	ldr	r3, [pc, #96]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 8002188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800218c:	f023 0304 	bic.w	r3, r3, #4
 8002190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d016      	beq.n	80021ca <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219c:	f7fe f86e 	bl	800027c <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021a2:	e00a      	b.n	80021ba <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a4:	f7fe f86a 	bl	800027c <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e0bf      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ba:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <HAL_RCC_OscConfig+0x568>)
 80021bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d0ed      	beq.n	80021a4 <HAL_RCC_OscConfig+0x524>
 80021c8:	e019      	b.n	80021fe <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ca:	f7fe f857 	bl	800027c <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021d0:	e00e      	b.n	80021f0 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d2:	f7fe f853 	bl	800027c <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d905      	bls.n	80021f0 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e0a8      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021f0:	4b54      	ldr	r3, [pc, #336]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80021f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1e9      	bne.n	80021d2 <HAL_RCC_OscConfig+0x552>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021fe:	7ffb      	ldrb	r3, [r7, #31]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d105      	bne.n	8002210 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002204:	4a4f      	ldr	r2, [pc, #316]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 8002206:	4b4f      	ldr	r3, [pc, #316]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 8002208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800220a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800220e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 808f 	beq.w	8002338 <HAL_RCC_OscConfig+0x6b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	2b0c      	cmp	r3, #12
 800221e:	f000 8089 	beq.w	8002334 <HAL_RCC_OscConfig+0x6b4>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002226:	2b02      	cmp	r3, #2
 8002228:	d156      	bne.n	80022d8 <HAL_RCC_OscConfig+0x658>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222a:	4a46      	ldr	r2, [pc, #280]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 800222c:	4b45      	ldr	r3, [pc, #276]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002236:	f7fe f821 	bl	800027c <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800223c:	e008      	b.n	8002250 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800223e:	f7fe f81d 	bl	800027c <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e074      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002250:	4b3c      	ldr	r3, [pc, #240]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1f0      	bne.n	800223e <HAL_RCC_OscConfig+0x5be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800225c:	4939      	ldr	r1, [pc, #228]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	3b01      	subs	r3, #1
 8002264:	011a      	lsls	r2, r3, #4
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	431a      	orrs	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002272:	091b      	lsrs	r3, r3, #4
 8002274:	045b      	lsls	r3, r3, #17
 8002276:	431a      	orrs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227c:	431a      	orrs	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002282:	085b      	lsrs	r3, r3, #1
 8002284:	3b01      	subs	r3, #1
 8002286:	055b      	lsls	r3, r3, #21
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	085b      	lsrs	r3, r3, #1
 8002290:	3b01      	subs	r3, #1
 8002292:	065b      	lsls	r3, r3, #25
 8002294:	4313      	orrs	r3, r2
 8002296:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002298:	4a2a      	ldr	r2, [pc, #168]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 800229a:	4b2a      	ldr	r3, [pc, #168]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022a4:	4a27      	ldr	r2, [pc, #156]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022a6:	4b27      	ldr	r3, [pc, #156]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7fd ffe4 	bl	800027c <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x64a>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b8:	f7fd ffe0 	bl	800027c <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x64a>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e037      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ca:	4b1e      	ldr	r3, [pc, #120]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0f0      	beq.n	80022b8 <HAL_RCC_OscConfig+0x638>
 80022d6:	e02f      	b.n	8002338 <HAL_RCC_OscConfig+0x6b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d8:	4a1a      	ldr	r2, [pc, #104]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022da:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022e2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80022e4:	4b17      	ldr	r3, [pc, #92]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d105      	bne.n	80022fc <HAL_RCC_OscConfig+0x67c>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80022f0:	4a14      	ldr	r2, [pc, #80]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022f2:	4b14      	ldr	r3, [pc, #80]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	f023 0303 	bic.w	r3, r3, #3
 80022fa:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80022fc:	4a11      	ldr	r2, [pc, #68]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800230a:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7fd ffb6 	bl	800027c <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x6a6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002314:	f7fd ffb2 	bl	800027c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e009      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <HAL_RCC_OscConfig+0x6c4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f0      	bne.n	8002314 <HAL_RCC_OscConfig+0x694>
 8002332:	e001      	b.n	8002338 <HAL_RCC_OscConfig+0x6b8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e000      	b.n	800233a <HAL_RCC_OscConfig+0x6ba>
    }
  }
  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3720      	adds	r7, #32
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40021000 	.word	0x40021000

08002348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0c6      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800235c:	4b65      	ldr	r3, [pc, #404]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0207 	and.w	r2, r3, #7
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d210      	bcs.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236a:	4962      	ldr	r1, [pc, #392]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 800236c:	4b61      	ldr	r3, [pc, #388]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f023 0207 	bic.w	r2, r3, #7
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b5e      	ldr	r3, [pc, #376]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0207 	and.w	r2, r3, #7
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0ae      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	d04c      	beq.n	8002432 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b03      	cmp	r3, #3
 800239e:	d107      	bne.n	80023b0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023a0:	4b55      	ldr	r3, [pc, #340]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d121      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e09c      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d107      	bne.n	80023c8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023b8:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d115      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e090      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d107      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023d0:	4b49      	ldr	r3, [pc, #292]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d109      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e084      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023e0:	4b45      	ldr	r3, [pc, #276]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d101      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e07c      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023f0:	4941      	ldr	r1, [pc, #260]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023f2:	4b41      	ldr	r3, [pc, #260]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f023 0203 	bic.w	r2, r3, #3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	4313      	orrs	r3, r2
 8002400:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002402:	f7fd ff3b 	bl	800027c <HAL_GetTick>
 8002406:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002408:	e00a      	b.n	8002420 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800240a:	f7fd ff37 	bl	800027c <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	f241 3288 	movw	r2, #5000	; 0x1388
 8002418:	4293      	cmp	r3, r2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e064      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002420:	4b35      	ldr	r3, [pc, #212]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 020c 	and.w	r2, r3, #12
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	429a      	cmp	r2, r3
 8002430:	d1eb      	bne.n	800240a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d008      	beq.n	8002450 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800243e:	492e      	ldr	r1, [pc, #184]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 8002440:	4b2d      	ldr	r3, [pc, #180]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	4313      	orrs	r3, r2
 800244e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002450:	4b28      	ldr	r3, [pc, #160]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0207 	and.w	r2, r3, #7
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d910      	bls.n	8002480 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245e:	4925      	ldr	r1, [pc, #148]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 8002460:	4b24      	ldr	r3, [pc, #144]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f023 0207 	bic.w	r2, r3, #7
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	4313      	orrs	r3, r2
 800246c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800246e:	4b21      	ldr	r3, [pc, #132]	; (80024f4 <HAL_RCC_ClockConfig+0x1ac>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0207 	and.w	r2, r3, #7
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d001      	beq.n	8002480 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e034      	b.n	80024ea <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d008      	beq.n	800249e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800248c:	491a      	ldr	r1, [pc, #104]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 800248e:	4b1a      	ldr	r3, [pc, #104]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	4313      	orrs	r3, r2
 800249c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d009      	beq.n	80024be <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024aa:	4913      	ldr	r1, [pc, #76]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80024ac:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	4313      	orrs	r3, r2
 80024bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024be:	f000 f821 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 80024c2:	4601      	mov	r1, r0
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <HAL_RCC_ClockConfig+0x1b0>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	091b      	lsrs	r3, r3, #4
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <HAL_RCC_ClockConfig+0x1b4>)
 80024d0:	5cd3      	ldrb	r3, [r2, r3]
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	fa21 f303 	lsr.w	r3, r1, r3
 80024da:	4a09      	ldr	r2, [pc, #36]	; (8002500 <HAL_RCC_ClockConfig+0x1b8>)
 80024dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80024de:	2000      	movs	r0, #0
 80024e0:	f7fd fe9a 	bl	8000218 <HAL_InitTick>
 80024e4:	4603      	mov	r3, r0
 80024e6:	72fb      	strb	r3, [r7, #11]

  return status;
 80024e8:	7afb      	ldrb	r3, [r7, #11]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40022000 	.word	0x40022000
 80024f8:	40021000 	.word	0x40021000
 80024fc:	08006a60 	.word	0x08006a60
 8002500:	20000018 	.word	0x20000018

08002504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	; 0x24
 8002508:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002512:	4b46      	ldr	r3, [pc, #280]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800251c:	4b43      	ldr	r3, [pc, #268]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_RCC_GetSysClockFreq+0x34>
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	2b0c      	cmp	r3, #12
 8002530:	d121      	bne.n	8002576 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d11e      	bne.n	8002576 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002538:	4b3c      	ldr	r3, [pc, #240]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0308 	and.w	r3, r3, #8
 8002540:	2b00      	cmp	r3, #0
 8002542:	d107      	bne.n	8002554 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002544:	4b39      	ldr	r3, [pc, #228]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 8002546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800254a:	0a1b      	lsrs	r3, r3, #8
 800254c:	f003 030f 	and.w	r3, r3, #15
 8002550:	61fb      	str	r3, [r7, #28]
 8002552:	e005      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002554:	4b35      	ldr	r3, [pc, #212]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002560:	4a33      	ldr	r2, [pc, #204]	; (8002630 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002568:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10d      	bne.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002574:	e00a      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	2b04      	cmp	r3, #4
 800257a:	d102      	bne.n	8002582 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800257c:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <HAL_RCC_GetSysClockFreq+0x130>)
 800257e:	61bb      	str	r3, [r7, #24]
 8002580:	e004      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	2b08      	cmp	r3, #8
 8002586:	d101      	bne.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002588:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <HAL_RCC_GetSysClockFreq+0x134>)
 800258a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d145      	bne.n	800261e <HAL_RCC_GetSysClockFreq+0x11a>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002592:	4b26      	ldr	r3, [pc, #152]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800259c:	4b23      	ldr	r3, [pc, #140]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	3301      	adds	r3, #1
 80025a8:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d002      	beq.n	80025b6 <HAL_RCC_GetSysClockFreq+0xb2>
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d00d      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0xcc>
 80025b4:	e019      	b.n	80025ea <HAL_RCC_GetSysClockFreq+0xe6>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025b6:	4a1f      	ldr	r2, [pc, #124]	; (8002634 <HAL_RCC_GetSysClockFreq+0x130>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80025be:	4a1b      	ldr	r2, [pc, #108]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 80025c0:	68d2      	ldr	r2, [r2, #12]
 80025c2:	0a12      	lsrs	r2, r2, #8
 80025c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025c8:	fb02 f303 	mul.w	r3, r2, r3
 80025cc:	617b      	str	r3, [r7, #20]
      break;
 80025ce:	e019      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025d0:	4a19      	ldr	r2, [pc, #100]	; (8002638 <HAL_RCC_GetSysClockFreq+0x134>)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025d8:	4a14      	ldr	r2, [pc, #80]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 80025da:	68d2      	ldr	r2, [r2, #12]
 80025dc:	0a12      	lsrs	r2, r2, #8
 80025de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	617b      	str	r3, [r7, #20]
      break;
 80025e8:	e00c      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025ea:	69fa      	ldr	r2, [r7, #28]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f2:	4a0e      	ldr	r2, [pc, #56]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 80025f4:	68d2      	ldr	r2, [r2, #12]
 80025f6:	0a12      	lsrs	r2, r2, #8
 80025f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025fc:	fb02 f303 	mul.w	r3, r2, r3
 8002600:	617b      	str	r3, [r7, #20]
      break;
 8002602:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002604:	4b09      	ldr	r3, [pc, #36]	; (800262c <HAL_RCC_GetSysClockFreq+0x128>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0e5b      	lsrs	r3, r3, #25
 800260a:	f003 0303 	and.w	r3, r3, #3
 800260e:	3301      	adds	r3, #1
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco/pllr;
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	fbb2 f3f3 	udiv	r3, r2, r3
 800261c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800261e:	69bb      	ldr	r3, [r7, #24]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3724      	adds	r7, #36	; 0x24
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	40021000 	.word	0x40021000
 8002630:	08006a78 	.word	0x08006a78
 8002634:	00f42400 	.word	0x00f42400
 8002638:	007a1200 	.word	0x007a1200

0800263c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002640:	4b03      	ldr	r3, [pc, #12]	; (8002650 <HAL_RCC_GetHCLKFreq+0x14>)
 8002642:	681b      	ldr	r3, [r3, #0]
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	20000018 	.word	0x20000018

08002654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002658:	f7ff fff0 	bl	800263c <HAL_RCC_GetHCLKFreq>
 800265c:	4601      	mov	r1, r0
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	0a1b      	lsrs	r3, r3, #8
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	4a04      	ldr	r2, [pc, #16]	; (800267c <HAL_RCC_GetPCLK1Freq+0x28>)
 800266a:	5cd3      	ldrb	r3, [r2, r3]
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	08006a70 	.word	0x08006a70

08002680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002684:	f7ff ffda 	bl	800263c <HAL_RCC_GetHCLKFreq>
 8002688:	4601      	mov	r1, r0
 800268a:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	0adb      	lsrs	r3, r3, #11
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	4a04      	ldr	r2, [pc, #16]	; (80026a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002696:	5cd3      	ldrb	r3, [r2, r3]
 8002698:	f003 031f 	and.w	r3, r3, #31
 800269c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40021000 	.word	0x40021000
 80026a8:	08006a70 	.word	0x08006a70

080026ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80026b4:	2300      	movs	r3, #0
 80026b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026b8:	4b2a      	ldr	r3, [pc, #168]	; (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80026c4:	f7fe fd74 	bl	80011b0 <HAL_PWREx_GetVoltageRange>
 80026c8:	6178      	str	r0, [r7, #20]
 80026ca:	e014      	b.n	80026f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80026cc:	4a25      	ldr	r2, [pc, #148]	; (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ce:	4b25      	ldr	r3, [pc, #148]	; (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d6:	6593      	str	r3, [r2, #88]	; 0x58
 80026d8:	4b22      	ldr	r3, [pc, #136]	; (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80026e4:	f7fe fd64 	bl	80011b0 <HAL_PWREx_GetVoltageRange>
 80026e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80026ea:	4a1e      	ldr	r2, [pc, #120]	; (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ec:	4b1d      	ldr	r3, [pc, #116]	; (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026fc:	d10b      	bne.n	8002716 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b80      	cmp	r3, #128	; 0x80
 8002702:	d919      	bls.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2ba0      	cmp	r3, #160	; 0xa0
 8002708:	d902      	bls.n	8002710 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800270a:	2302      	movs	r3, #2
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	e013      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002710:	2301      	movs	r3, #1
 8002712:	613b      	str	r3, [r7, #16]
 8002714:	e010      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2b80      	cmp	r3, #128	; 0x80
 800271a:	d902      	bls.n	8002722 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800271c:	2303      	movs	r3, #3
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	e00a      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b80      	cmp	r3, #128	; 0x80
 8002726:	d102      	bne.n	800272e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002728:	2302      	movs	r3, #2
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	e004      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b70      	cmp	r3, #112	; 0x70
 8002732:	d101      	bne.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002734:	2301      	movs	r3, #1
 8002736:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002738:	490b      	ldr	r1, [pc, #44]	; (8002768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800273a:	4b0b      	ldr	r3, [pc, #44]	; (8002768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 0207 	bic.w	r2, r3, #7
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002748:	4b07      	ldr	r3, [pc, #28]	; (8002768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0207 	and.w	r2, r3, #7
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	429a      	cmp	r2, r3
 8002754:	d001      	beq.n	800275a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e000      	b.n	800275c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40021000 	.word	0x40021000
 8002768:	40022000 	.word	0x40022000

0800276c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002774:	2300      	movs	r3, #0
 8002776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002778:	2300      	movs	r3, #0
 800277a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002784:	2b00      	cmp	r3, #0
 8002786:	d03f      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800278c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002790:	d01c      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002796:	d802      	bhi.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00e      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800279c:	e01f      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x72>
 800279e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027a2:	d003      	beq.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x40>
 80027a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80027a8:	d01c      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80027aa:	e018      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027ac:	4a85      	ldr	r2, [pc, #532]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027ae:	4b85      	ldr	r3, [pc, #532]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027b8:	e015      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	3304      	adds	r3, #4
 80027be:	2100      	movs	r1, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 ff31 	bl	8003628 <RCCEx_PLLSAI1_Config>
 80027c6:	4603      	mov	r3, r0
 80027c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027ca:	e00c      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3320      	adds	r3, #32
 80027d0:	2100      	movs	r1, #0
 80027d2:	4618      	mov	r0, r3
 80027d4:	f001 f818 	bl	8003808 <RCCEx_PLLSAI2_Config>
 80027d8:	4603      	mov	r3, r0
 80027da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027dc:	e003      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	74fb      	strb	r3, [r7, #19]
      break;
 80027e2:	e000      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80027e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027e6:	7cfb      	ldrb	r3, [r7, #19]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10b      	bne.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027ec:	4975      	ldr	r1, [pc, #468]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027ee:	4b75      	ldr	r3, [pc, #468]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002802:	e001      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d03f      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002818:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800281c:	d01c      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800281e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002822:	d802      	bhi.n	800282a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00e      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002828:	e01f      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800282a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800282e:	d003      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002830:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002834:	d01c      	beq.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002836:	e018      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002838:	4a62      	ldr	r2, [pc, #392]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800283a:	4b62      	ldr	r3, [pc, #392]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002842:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002844:	e015      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3304      	adds	r3, #4
 800284a:	2100      	movs	r1, #0
 800284c:	4618      	mov	r0, r3
 800284e:	f000 feeb 	bl	8003628 <RCCEx_PLLSAI1_Config>
 8002852:	4603      	mov	r3, r0
 8002854:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002856:	e00c      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3320      	adds	r3, #32
 800285c:	2100      	movs	r1, #0
 800285e:	4618      	mov	r0, r3
 8002860:	f000 ffd2 	bl	8003808 <RCCEx_PLLSAI2_Config>
 8002864:	4603      	mov	r3, r0
 8002866:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002868:	e003      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	74fb      	strb	r3, [r7, #19]
      break;
 800286e:	e000      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002870:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002872:	7cfb      	ldrb	r3, [r7, #19]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10b      	bne.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002878:	4952      	ldr	r1, [pc, #328]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800287a:	4b52      	ldr	r3, [pc, #328]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800287c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002880:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800288e:	e001      	b.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002890:	7cfb      	ldrb	r3, [r7, #19]
 8002892:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289c:	2b00      	cmp	r3, #0
 800289e:	f000 80a0 	beq.w	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028a2:	2300      	movs	r3, #0
 80028a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028a6:	4b47      	ldr	r3, [pc, #284]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80028b6:	2300      	movs	r3, #0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00d      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028bc:	4a41      	ldr	r2, [pc, #260]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028be:	4b41      	ldr	r3, [pc, #260]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028c6:	6593      	str	r3, [r2, #88]	; 0x58
 80028c8:	4b3e      	ldr	r3, [pc, #248]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028d4:	2301      	movs	r3, #1
 80028d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028d8:	4a3b      	ldr	r2, [pc, #236]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028da:	4b3b      	ldr	r3, [pc, #236]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028e4:	f7fd fcca 	bl	800027c <HAL_GetTick>
 80028e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028ea:	e009      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ec:	f7fd fcc6 	bl	800027c <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d902      	bls.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	74fb      	strb	r3, [r7, #19]
        break;
 80028fe:	e005      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002900:	4b31      	ldr	r3, [pc, #196]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0ef      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d15c      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002912:	4b2c      	ldr	r3, [pc, #176]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002918:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800291c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d01f      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	429a      	cmp	r2, r3
 800292e:	d019      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002930:	4b24      	ldr	r3, [pc, #144]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800293a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800293c:	4a21      	ldr	r2, [pc, #132]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800293e:	4b21      	ldr	r3, [pc, #132]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800294c:	4a1d      	ldr	r2, [pc, #116]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800294e:	4b1d      	ldr	r3, [pc, #116]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002958:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800295c:	4a19      	ldr	r2, [pc, #100]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d016      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296e:	f7fd fc85 	bl	800027c <HAL_GetTick>
 8002972:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002974:	e00b      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002976:	f7fd fc81 	bl	800027c <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	f241 3288 	movw	r2, #5000	; 0x1388
 8002984:	4293      	cmp	r3, r2
 8002986:	d902      	bls.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	74fb      	strb	r3, [r7, #19]
            break;
 800298c:	e006      	b.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800298e:	4b0d      	ldr	r3, [pc, #52]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0ec      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800299c:	7cfb      	ldrb	r3, [r7, #19]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10c      	bne.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029a2:	4908      	ldr	r1, [pc, #32]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029a4:	4b07      	ldr	r3, [pc, #28]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029b4:	4313      	orrs	r3, r2
 80029b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80029ba:	e009      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029bc:	7cfb      	ldrb	r3, [r7, #19]
 80029be:	74bb      	strb	r3, [r7, #18]
 80029c0:	e006      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029cc:	7cfb      	ldrb	r3, [r7, #19]
 80029ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029d0:	7c7b      	ldrb	r3, [r7, #17]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d105      	bne.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d6:	4a9e      	ldr	r2, [pc, #632]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029d8:	4b9d      	ldr	r3, [pc, #628]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029ee:	4998      	ldr	r1, [pc, #608]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029f0:	4b97      	ldr	r3, [pc, #604]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f6:	f023 0203 	bic.w	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a10:	498f      	ldr	r1, [pc, #572]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a12:	4b8f      	ldr	r3, [pc, #572]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a18:	f023 020c 	bic.w	r2, r3, #12
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a32:	4987      	ldr	r1, [pc, #540]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a34:	4b86      	ldr	r3, [pc, #536]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	4313      	orrs	r3, r2
 8002a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a54:	497e      	ldr	r1, [pc, #504]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a56:	4b7e      	ldr	r3, [pc, #504]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0310 	and.w	r3, r3, #16
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a76:	4976      	ldr	r1, [pc, #472]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a78:	4b75      	ldr	r3, [pc, #468]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0320 	and.w	r3, r3, #32
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a98:	496d      	ldr	r1, [pc, #436]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a9a:	4b6d      	ldr	r3, [pc, #436]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aa0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aba:	4965      	ldr	r1, [pc, #404]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002abc:	4b64      	ldr	r3, [pc, #400]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00a      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002adc:	495c      	ldr	r1, [pc, #368]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ade:	4b5c      	ldr	r3, [pc, #368]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ae4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00a      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002afe:	4954      	ldr	r1, [pc, #336]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b00:	4b53      	ldr	r3, [pc, #332]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b06:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00a      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b20:	494b      	ldr	r1, [pc, #300]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b22:	4b4b      	ldr	r3, [pc, #300]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b42:	4943      	ldr	r1, [pc, #268]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b44:	4b42      	ldr	r3, [pc, #264]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d028      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b64:	493a      	ldr	r1, [pc, #232]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b66:	4b3a      	ldr	r3, [pc, #232]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b74:	4313      	orrs	r3, r2
 8002b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b82:	d106      	bne.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b84:	4a32      	ldr	r2, [pc, #200]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b86:	4b32      	ldr	r3, [pc, #200]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b8e:	60d3      	str	r3, [r2, #12]
 8002b90:	e011      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b9a:	d10c      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 fd40 	bl	8003628 <RCCEx_PLLSAI1_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002bb2:	7cfb      	ldrb	r3, [r7, #19]
 8002bb4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d028      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002bc2:	4923      	ldr	r1, [pc, #140]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bc4:	4b22      	ldr	r3, [pc, #136]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002be0:	d106      	bne.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002be2:	4a1b      	ldr	r2, [pc, #108]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002be4:	4b1a      	ldr	r3, [pc, #104]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bec:	60d3      	str	r3, [r2, #12]
 8002bee:	e011      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002bf8:	d10c      	bne.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4618      	mov	r0, r3
 8002c02:	f000 fd11 	bl	8003628 <RCCEx_PLLSAI1_Config>
 8002c06:	4603      	mov	r3, r0
 8002c08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c0a:	7cfb      	ldrb	r3, [r7, #19]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002c10:	7cfb      	ldrb	r3, [r7, #19]
 8002c12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d02b      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c20:	490b      	ldr	r1, [pc, #44]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c22:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c28:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c30:	4313      	orrs	r3, r2
 8002c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c3e:	d109      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c40:	4a03      	ldr	r2, [pc, #12]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c42:	4b03      	ldr	r3, [pc, #12]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c4a:	60d3      	str	r3, [r2, #12]
 8002c4c:	e014      	b.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002c4e:	bf00      	nop
 8002c50:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c5c:	d10c      	bne.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3304      	adds	r3, #4
 8002c62:	2101      	movs	r1, #1
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 fcdf 	bl	8003628 <RCCEx_PLLSAI1_Config>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c6e:	7cfb      	ldrb	r3, [r7, #19]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002c74:	7cfb      	ldrb	r3, [r7, #19]
 8002c76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d02f      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c84:	492b      	ldr	r1, [pc, #172]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c86:	4b2b      	ldr	r3, [pc, #172]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c94:	4313      	orrs	r3, r2
 8002c96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ca2:	d10d      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3304      	adds	r3, #4
 8002ca8:	2102      	movs	r1, #2
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 fcbc 	bl	8003628 <RCCEx_PLLSAI1_Config>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cb4:	7cfb      	ldrb	r3, [r7, #19]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d014      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002cba:	7cfb      	ldrb	r3, [r7, #19]
 8002cbc:	74bb      	strb	r3, [r7, #18]
 8002cbe:	e011      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cc8:	d10c      	bne.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	3320      	adds	r3, #32
 8002cce:	2102      	movs	r1, #2
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f000 fd99 	bl	8003808 <RCCEx_PLLSAI2_Config>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cda:	7cfb      	ldrb	r3, [r7, #19]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002ce0:	7cfb      	ldrb	r3, [r7, #19]
 8002ce2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002cf0:	4910      	ldr	r1, [pc, #64]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cf2:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d00:	4313      	orrs	r3, r2
 8002d02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00b      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002d12:	4908      	ldr	r1, [pc, #32]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d14:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d24:	4313      	orrs	r3, r2
 8002d26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002d2a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40021000 	.word	0x40021000

08002d38 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d4a:	d137      	bne.n	8002dbc <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002d4c:	4bb8      	ldr	r3, [pc, #736]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d56:	617b      	str	r3, [r7, #20]

    switch(srcclk)
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d5e:	d014      	beq.n	8002d8a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8002d60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d64:	d01e      	beq.n	8002da4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8002d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d6a:	d001      	beq.n	8002d70 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002d6c:	f000 bc53 	b.w	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d70:	4baf      	ldr	r3, [pc, #700]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	f040 8446 	bne.w	800360c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8002d80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d84:	61fb      	str	r3, [r7, #28]
      break;
 8002d86:	f000 bc41 	b.w	800360c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002d8a:	4ba9      	ldr	r3, [pc, #676]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	f040 843b 	bne.w	8003610 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
        frequency = LSI_VALUE;
 8002d9a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002d9e:	61fb      	str	r3, [r7, #28]
      break;
 8002da0:	f000 bc36 	b.w	8003610 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002da4:	4ba2      	ldr	r3, [pc, #648]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002db0:	f040 8430 	bne.w	8003614 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 8002db4:	4b9f      	ldr	r3, [pc, #636]	; (8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8002db6:	61fb      	str	r3, [r7, #28]
      break;
 8002db8:	f000 bc2c 	b.w	8003614 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dbc:	4b9c      	ldr	r3, [pc, #624]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	f003 0303 	and.w	r3, r3, #3
 8002dc4:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d023      	beq.n	8002e14 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002dcc:	2b03      	cmp	r3, #3
 8002dce:	d02e      	beq.n	8002e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d139      	bne.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002dd4:	4b96      	ldr	r3, [pc, #600]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d116      	bne.n	8002e0e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002de0:	4b93      	ldr	r3, [pc, #588]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8002dec:	4b90      	ldr	r3, [pc, #576]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	091b      	lsrs	r3, r3, #4
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	e005      	b.n	8002e04 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002df8:	4b8d      	ldr	r3, [pc, #564]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dfe:	0a1b      	lsrs	r3, r3, #8
 8002e00:	f003 030f 	and.w	r3, r3, #15
 8002e04:	4a8c      	ldr	r2, [pc, #560]	; (8003038 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8002e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002e0c:	e01f      	b.n	8002e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61bb      	str	r3, [r7, #24]
      break;
 8002e12:	e01c      	b.n	8002e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e14:	4b86      	ldr	r3, [pc, #536]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e20:	d102      	bne.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8002e22:	4b86      	ldr	r3, [pc, #536]	; (800303c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8002e24:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002e26:	e012      	b.n	8002e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	61bb      	str	r3, [r7, #24]
      break;
 8002e2c:	e00f      	b.n	8002e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002e2e:	4b80      	ldr	r3, [pc, #512]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e3a:	d102      	bne.n	8002e42 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8002e3c:	4b80      	ldr	r3, [pc, #512]	; (8003040 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8002e3e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002e40:	e005      	b.n	8002e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61bb      	str	r3, [r7, #24]
      break;
 8002e46:	e002      	b.n	8002e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61bb      	str	r3, [r7, #24]
      break;
 8002e4c:	bf00      	nop
    }

    switch(PeriphClk)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e54:	f000 8337 	beq.w	80034c6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8002e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e5c:	d825      	bhi.n	8002eaa <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8002e5e:	2b10      	cmp	r3, #16
 8002e60:	f000 81df 	beq.w	8003222 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8002e64:	2b10      	cmp	r3, #16
 8002e66:	d80f      	bhi.n	8002e88 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	f000 8128 	beq.w	80030be <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d803      	bhi.n	8002e7a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	f000 80ec 	beq.w	8003050 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8002e78:	e3cd      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	f000 8169 	beq.w	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	f000 819a 	beq.w	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8002e86:	e3c6      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002e88:	2b40      	cmp	r3, #64	; 0x40
 8002e8a:	f000 82b3 	beq.w	80033f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8002e8e:	2b40      	cmp	r3, #64	; 0x40
 8002e90:	d803      	bhi.n	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8002e92:	2b20      	cmp	r3, #32
 8002e94:	f000 81fd 	beq.w	8003292 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8002e98:	e3bd      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002e9a:	2b80      	cmp	r3, #128	; 0x80
 8002e9c:	f000 82cd 	beq.w	800343a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8002ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ea4:	f000 82ec 	beq.w	8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8002ea8:	e3b5      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002eaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002eae:	f000 822d 	beq.w	800330c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8002eb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002eb6:	d811      	bhi.n	8002edc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8002eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ebc:	d021      	beq.n	8002f02 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8002ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ec2:	d804      	bhi.n	8002ece <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8002ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ec8:	f000 833e 	beq.w	8003548 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8002ecc:	e3a3      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed2:	d01d      	beq.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8002ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ed8:	d021      	beq.n	8002f1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8002eda:	e39c      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee0:	f000 8277 	beq.w	80033d2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8002ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee8:	d804      	bhi.n	8002ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8002eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eee:	f000 8371 	beq.w	80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8002ef2:	e390      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002ef4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ef8:	d011      	beq.n	8002f1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8002efa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002efe:	d00e      	beq.n	8002f1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8002f00:	e389      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002f02:	69b9      	ldr	r1, [r7, #24]
 8002f04:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f08:	f000 fd58 	bl	80039bc <RCCEx_GetSAIxPeriphCLKFreq>
 8002f0c:	61f8      	str	r0, [r7, #28]
      break;
 8002f0e:	e382      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002f10:	69b9      	ldr	r1, [r7, #24]
 8002f12:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002f16:	f000 fd51 	bl	80039bc <RCCEx_GetSAIxPeriphCLKFreq>
 8002f1a:	61f8      	str	r0, [r7, #28]
      break;
 8002f1c:	e37b      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002f1e:	4b44      	ldr	r3, [pc, #272]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f24:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002f28:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f30:	d023      	beq.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8002f32:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002f36:	d003      	beq.n	8002f40 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8002f38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f3c:	d04a      	beq.n	8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8002f3e:	e086      	b.n	800304e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f40:	4b3b      	ldr	r3, [pc, #236]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d17b      	bne.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002f4c:	4b38      	ldr	r3, [pc, #224]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0308 	and.w	r3, r3, #8
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d005      	beq.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8002f58:	4b35      	ldr	r3, [pc, #212]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	091b      	lsrs	r3, r3, #4
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	e005      	b.n	8002f70 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8002f64:	4b32      	ldr	r3, [pc, #200]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	4a31      	ldr	r2, [pc, #196]	; (8003038 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8002f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f76:	61fb      	str	r3, [r7, #28]
          break;
 8002f78:	e064      	b.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002f7a:	4b2d      	ldr	r3, [pc, #180]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f86:	d15f      	bne.n	8003048 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002f88:	4b29      	ldr	r3, [pc, #164]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f94:	d158      	bne.n	8003048 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002f96:	4b26      	ldr	r3, [pc, #152]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	091b      	lsrs	r3, r3, #4
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa8:	61bb      	str	r3, [r7, #24]
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002faa:	4b21      	ldr	r3, [pc, #132]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fb4:	60fb      	str	r3, [r7, #12]
              frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	fb02 f203 	mul.w	r2, r2, r3
 8002fbe:	4b1c      	ldr	r3, [pc, #112]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	0d5b      	lsrs	r3, r3, #21
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd0:	61fb      	str	r3, [r7, #28]
          break;
 8002fd2:	e039      	b.n	8003048 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002fd4:	4b16      	ldr	r3, [pc, #88]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fe0:	d134      	bne.n	800304c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002fe2:	4b13      	ldr	r3, [pc, #76]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fee:	d12d      	bne.n	800304c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	091b      	lsrs	r3, r3, #4
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003002:	61bb      	str	r3, [r7, #24]
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003004:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	0a1b      	lsrs	r3, r3, #8
 800300a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800300e:	60fb      	str	r3, [r7, #12]
              frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	fb02 f203 	mul.w	r2, r2, r3
 8003018:	4b05      	ldr	r3, [pc, #20]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	0d5b      	lsrs	r3, r3, #21
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	3301      	adds	r3, #1
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	fbb2 f3f3 	udiv	r3, r2, r3
 800302a:	61fb      	str	r3, [r7, #28]
          break;
 800302c:	e00e      	b.n	800304c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000
 8003034:	0003d090 	.word	0x0003d090
 8003038:	08006a78 	.word	0x08006a78
 800303c:	00f42400 	.word	0x00f42400
 8003040:	007a1200 	.word	0x007a1200
          break;
 8003044:	bf00      	nop
 8003046:	e2e6      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8003048:	bf00      	nop
 800304a:	e2e4      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800304c:	bf00      	nop
        break;
 800304e:	e2e2      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003050:	4bac      	ldr	r3, [pc, #688]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2b03      	cmp	r3, #3
 8003060:	d827      	bhi.n	80030b2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8003062:	a201      	add	r2, pc, #4	; (adr r2, 8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8003064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003068:	08003079 	.word	0x08003079
 800306c:	08003081 	.word	0x08003081
 8003070:	08003089 	.word	0x08003089
 8003074:	0800309d 	.word	0x0800309d
          frequency = HAL_RCC_GetPCLK2Freq();
 8003078:	f7ff fb02 	bl	8002680 <HAL_RCC_GetPCLK2Freq>
 800307c:	61f8      	str	r0, [r7, #28]
          break;
 800307e:	e01d      	b.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8003080:	f7ff fa40 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8003084:	61f8      	str	r0, [r7, #28]
          break;
 8003086:	e019      	b.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003088:	4b9e      	ldr	r3, [pc, #632]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003094:	d10f      	bne.n	80030b6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8003096:	4b9c      	ldr	r3, [pc, #624]	; (8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8003098:	61fb      	str	r3, [r7, #28]
          break;
 800309a:	e00c      	b.n	80030b6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800309c:	4b99      	ldr	r3, [pc, #612]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d107      	bne.n	80030ba <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 80030aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030ae:	61fb      	str	r3, [r7, #28]
          break;
 80030b0:	e003      	b.n	80030ba <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 80030b2:	bf00      	nop
 80030b4:	e2af      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80030b6:	bf00      	nop
 80030b8:	e2ad      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80030ba:	bf00      	nop
        break;
 80030bc:	e2ab      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80030be:	4b91      	ldr	r3, [pc, #580]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80030c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c4:	f003 030c 	and.w	r3, r3, #12
 80030c8:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	2b0c      	cmp	r3, #12
 80030ce:	d83a      	bhi.n	8003146 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 80030d0:	a201      	add	r2, pc, #4	; (adr r2, 80030d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80030d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d6:	bf00      	nop
 80030d8:	0800310d 	.word	0x0800310d
 80030dc:	08003147 	.word	0x08003147
 80030e0:	08003147 	.word	0x08003147
 80030e4:	08003147 	.word	0x08003147
 80030e8:	08003115 	.word	0x08003115
 80030ec:	08003147 	.word	0x08003147
 80030f0:	08003147 	.word	0x08003147
 80030f4:	08003147 	.word	0x08003147
 80030f8:	0800311d 	.word	0x0800311d
 80030fc:	08003147 	.word	0x08003147
 8003100:	08003147 	.word	0x08003147
 8003104:	08003147 	.word	0x08003147
 8003108:	08003131 	.word	0x08003131
          frequency = HAL_RCC_GetPCLK1Freq();
 800310c:	f7ff faa2 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 8003110:	61f8      	str	r0, [r7, #28]
          break;
 8003112:	e01d      	b.n	8003150 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8003114:	f7ff f9f6 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8003118:	61f8      	str	r0, [r7, #28]
          break;
 800311a:	e019      	b.n	8003150 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800311c:	4b79      	ldr	r3, [pc, #484]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003128:	d10f      	bne.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 800312a:	4b77      	ldr	r3, [pc, #476]	; (8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800312c:	61fb      	str	r3, [r7, #28]
          break;
 800312e:	e00c      	b.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003130:	4b74      	ldr	r3, [pc, #464]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b02      	cmp	r3, #2
 800313c:	d107      	bne.n	800314e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 800313e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003142:	61fb      	str	r3, [r7, #28]
          break;
 8003144:	e003      	b.n	800314e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8003146:	bf00      	nop
 8003148:	e265      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800314a:	bf00      	nop
 800314c:	e263      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800314e:	bf00      	nop
        break;
 8003150:	e261      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003152:	4b6c      	ldr	r3, [pc, #432]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003158:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800315c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2b10      	cmp	r3, #16
 8003162:	d00d      	beq.n	8003180 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8003164:	2b10      	cmp	r3, #16
 8003166:	d802      	bhi.n	800316e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8003168:	2b00      	cmp	r3, #0
 800316a:	d005      	beq.n	8003178 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 800316c:	e024      	b.n	80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 800316e:	2b20      	cmp	r3, #32
 8003170:	d00a      	beq.n	8003188 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8003172:	2b30      	cmp	r3, #48	; 0x30
 8003174:	d012      	beq.n	800319c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8003176:	e01f      	b.n	80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003178:	f7ff fa6c 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 800317c:	61f8      	str	r0, [r7, #28]
          break;
 800317e:	e01b      	b.n	80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8003180:	f7ff f9c0 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8003184:	61f8      	str	r0, [r7, #28]
          break;
 8003186:	e017      	b.n	80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003188:	4b5e      	ldr	r3, [pc, #376]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003194:	d10d      	bne.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8003196:	4b5c      	ldr	r3, [pc, #368]	; (8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8003198:	61fb      	str	r3, [r7, #28]
          break;
 800319a:	e00a      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800319c:	4b59      	ldr	r3, [pc, #356]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800319e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d105      	bne.n	80031b6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 80031aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031ae:	61fb      	str	r3, [r7, #28]
          break;
 80031b0:	e001      	b.n	80031b6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 80031b2:	bf00      	nop
 80031b4:	e22f      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80031b6:	bf00      	nop
        break;
 80031b8:	e22d      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80031ba:	4b52      	ldr	r3, [pc, #328]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80031bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80031c4:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	2b40      	cmp	r3, #64	; 0x40
 80031ca:	d00d      	beq.n	80031e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 80031cc:	2b40      	cmp	r3, #64	; 0x40
 80031ce:	d802      	bhi.n	80031d6 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d005      	beq.n	80031e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 80031d4:	e024      	b.n	8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 80031d6:	2b80      	cmp	r3, #128	; 0x80
 80031d8:	d00a      	beq.n	80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 80031da:	2bc0      	cmp	r3, #192	; 0xc0
 80031dc:	d012      	beq.n	8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 80031de:	e01f      	b.n	8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031e0:	f7ff fa38 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80031e4:	61f8      	str	r0, [r7, #28]
          break;
 80031e6:	e01b      	b.n	8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 80031e8:	f7ff f98c 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 80031ec:	61f8      	str	r0, [r7, #28]
          break;
 80031ee:	e017      	b.n	8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80031f0:	4b44      	ldr	r3, [pc, #272]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031fc:	d10d      	bne.n	800321a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 80031fe:	4b42      	ldr	r3, [pc, #264]	; (8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8003200:	61fb      	str	r3, [r7, #28]
          break;
 8003202:	e00a      	b.n	800321a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003204:	4b3f      	ldr	r3, [pc, #252]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b02      	cmp	r3, #2
 8003210:	d105      	bne.n	800321e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8003212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003216:	61fb      	str	r3, [r7, #28]
          break;
 8003218:	e001      	b.n	800321e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 800321a:	bf00      	nop
 800321c:	e1fb      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800321e:	bf00      	nop
        break;
 8003220:	e1f9      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003222:	4b38      	ldr	r3, [pc, #224]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003228:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800322c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003234:	d010      	beq.n	8003258 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8003236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800323a:	d802      	bhi.n	8003242 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800323c:	2b00      	cmp	r3, #0
 800323e:	d007      	beq.n	8003250 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8003240:	e026      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8003242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003246:	d00b      	beq.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8003248:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800324c:	d012      	beq.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 800324e:	e01f      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003250:	f7ff fa00 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 8003254:	61f8      	str	r0, [r7, #28]
          break;
 8003256:	e01b      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8003258:	f7ff f954 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 800325c:	61f8      	str	r0, [r7, #28]
          break;
 800325e:	e017      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003260:	4b28      	ldr	r3, [pc, #160]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800326c:	d10d      	bne.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 800326e:	4b26      	ldr	r3, [pc, #152]	; (8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8003270:	61fb      	str	r3, [r7, #28]
          break;
 8003272:	e00a      	b.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003274:	4b23      	ldr	r3, [pc, #140]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b02      	cmp	r3, #2
 8003280:	d105      	bne.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8003282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003286:	61fb      	str	r3, [r7, #28]
          break;
 8003288:	e001      	b.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 800328a:	bf00      	nop
 800328c:	e1c3      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800328e:	bf00      	nop
        break;
 8003290:	e1c1      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003292:	4b1c      	ldr	r3, [pc, #112]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8003294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003298:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800329c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a4:	d010      	beq.n	80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 80032a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032aa:	d802      	bhi.n	80032b2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d007      	beq.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 80032b0:	e026      	b.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 80032b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032b6:	d00b      	beq.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 80032b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032bc:	d012      	beq.n	80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 80032be:	e01f      	b.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80032c0:	f7ff f9c8 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80032c4:	61f8      	str	r0, [r7, #28]
          break;
 80032c6:	e01b      	b.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 80032c8:	f7ff f91c 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 80032cc:	61f8      	str	r0, [r7, #28]
          break;
 80032ce:	e017      	b.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80032d0:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032dc:	d10d      	bne.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 80032de:	4b0a      	ldr	r3, [pc, #40]	; (8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80032e0:	61fb      	str	r3, [r7, #28]
          break;
 80032e2:	e00a      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80032e4:	4b07      	ldr	r3, [pc, #28]	; (8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80032e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d105      	bne.n	80032fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 80032f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032f6:	61fb      	str	r3, [r7, #28]
          break;
 80032f8:	e001      	b.n	80032fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 80032fa:	bf00      	nop
 80032fc:	e18b      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80032fe:	bf00      	nop
        break;
 8003300:	e189      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
 8003308:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800330c:	4bae      	ldr	r3, [pc, #696]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003312:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003316:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800331e:	d02f      	beq.n	8003380 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8003320:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003324:	d003      	beq.n	800332e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8003326:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800332a:	d004      	beq.n	8003336 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 800332c:	e050      	b.n	80033d0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 800332e:	f7ff f8e9 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8003332:	61f8      	str	r0, [r7, #28]
          break;
 8003334:	e04c      	b.n	80033d0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8003336:	4ba4      	ldr	r3, [pc, #656]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d043      	beq.n	80033ca <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003342:	4ba1      	ldr	r3, [pc, #644]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	091b      	lsrs	r3, r3, #4
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	3301      	adds	r3, #1
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	fbb2 f3f3 	udiv	r3, r2, r3
 8003354:	61bb      	str	r3, [r7, #24]
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003356:	4b9c      	ldr	r3, [pc, #624]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	0a1b      	lsrs	r3, r3, #8
 800335c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003360:	60fb      	str	r3, [r7, #12]
            frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	fb02 f203 	mul.w	r2, r2, r3
 800336a:	4b97      	ldr	r3, [pc, #604]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	0e5b      	lsrs	r3, r3, #25
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	3301      	adds	r3, #1
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	61fb      	str	r3, [r7, #28]
          break;
 800337e:	e024      	b.n	80033ca <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8003380:	4b91      	ldr	r3, [pc, #580]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d020      	beq.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800338c:	4b8e      	ldr	r3, [pc, #568]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	091b      	lsrs	r3, r3, #4
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	3301      	adds	r3, #1
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	fbb2 f3f3 	udiv	r3, r2, r3
 800339e:	61bb      	str	r3, [r7, #24]
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80033a0:	4b89      	ldr	r3, [pc, #548]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	0a1b      	lsrs	r3, r3, #8
 80033a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033aa:	60fb      	str	r3, [r7, #12]
            frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	fb02 f203 	mul.w	r2, r2, r3
 80033b4:	4b84      	ldr	r3, [pc, #528]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	0e5b      	lsrs	r3, r3, #25
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	3301      	adds	r3, #1
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c6:	61fb      	str	r3, [r7, #28]
          break;
 80033c8:	e001      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 80033ca:	bf00      	nop
 80033cc:	e123      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80033ce:	bf00      	nop
        break;
 80033d0:	e121      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80033d2:	4b7d      	ldr	r3, [pc, #500]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80033d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80033dc:	617b      	str	r3, [r7, #20]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d103      	bne.n	80033ec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 80033e4:	f7ff f94c 	bl	8002680 <HAL_RCC_GetPCLK2Freq>
 80033e8:	61f8      	str	r0, [r7, #28]
        break;
 80033ea:	e114      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 80033ec:	f7ff f88a 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 80033f0:	61f8      	str	r0, [r7, #28]
        break;
 80033f2:	e110      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80033f4:	4b74      	ldr	r3, [pc, #464]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80033f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80033fe:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003406:	d009      	beq.n	800341c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8003408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800340c:	d00a      	beq.n	8003424 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 800340e:	2b00      	cmp	r3, #0
 8003410:	d000      	beq.n	8003414 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8003412:	e011      	b.n	8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003414:	f7ff f91e 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 8003418:	61f8      	str	r0, [r7, #28]
          break;
 800341a:	e00d      	b.n	8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 800341c:	f7ff f872 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8003420:	61f8      	str	r0, [r7, #28]
          break;
 8003422:	e009      	b.n	8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003424:	4b68      	ldr	r3, [pc, #416]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800342c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003430:	d101      	bne.n	8003436 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8003432:	4b66      	ldr	r3, [pc, #408]	; (80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003434:	61fb      	str	r3, [r7, #28]
          break;
 8003436:	bf00      	nop
        break;
 8003438:	e0ed      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800343a:	4b63      	ldr	r3, [pc, #396]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003440:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003444:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800344c:	d009      	beq.n	8003462 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800344e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003452:	d00a      	beq.n	800346a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8003454:	2b00      	cmp	r3, #0
 8003456:	d000      	beq.n	800345a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8003458:	e011      	b.n	800347e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 800345a:	f7ff f8fb 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 800345e:	61f8      	str	r0, [r7, #28]
          break;
 8003460:	e00d      	b.n	800347e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8003462:	f7ff f84f 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8003466:	61f8      	str	r0, [r7, #28]
          break;
 8003468:	e009      	b.n	800347e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800346a:	4b57      	ldr	r3, [pc, #348]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003476:	d101      	bne.n	800347c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8003478:	4b54      	ldr	r3, [pc, #336]	; (80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800347a:	61fb      	str	r3, [r7, #28]
          break;
 800347c:	bf00      	nop
        break;
 800347e:	e0ca      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003480:	4b51      	ldr	r3, [pc, #324]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003486:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800348a:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003492:	d009      	beq.n	80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8003494:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003498:	d00a      	beq.n	80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 800349a:	2b00      	cmp	r3, #0
 800349c:	d000      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 800349e:	e011      	b.n	80034c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80034a0:	f7ff f8d8 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80034a4:	61f8      	str	r0, [r7, #28]
          break;
 80034a6:	e00d      	b.n	80034c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 80034a8:	f7ff f82c 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 80034ac:	61f8      	str	r0, [r7, #28]
          break;
 80034ae:	e009      	b.n	80034c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034b0:	4b45      	ldr	r3, [pc, #276]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034bc:	d101      	bne.n	80034c2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 80034be:	4b43      	ldr	r3, [pc, #268]	; (80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80034c0:	61fb      	str	r3, [r7, #28]
          break;
 80034c2:	bf00      	nop
        break;
 80034c4:	e0a7      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80034c6:	4b40      	ldr	r3, [pc, #256]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80034c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034cc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80034d0:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034d8:	d010      	beq.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 80034da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034de:	d802      	bhi.n	80034e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d007      	beq.n	80034f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 80034e4:	e02f      	b.n	8003546 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 80034e6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034ea:	d012      	beq.n	8003512 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80034ec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034f0:	d019      	beq.n	8003526 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80034f2:	e028      	b.n	8003546 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80034f4:	f7ff f8ae 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80034f8:	61f8      	str	r0, [r7, #28]
          break;
 80034fa:	e024      	b.n	8003546 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80034fc:	4b32      	ldr	r3, [pc, #200]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80034fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d118      	bne.n	800353c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
            frequency = LSI_VALUE;
 800350a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800350e:	61fb      	str	r3, [r7, #28]
          break;
 8003510:	e014      	b.n	800353c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003512:	4b2d      	ldr	r3, [pc, #180]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800351a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800351e:	d10f      	bne.n	8003540 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8003520:	4b2a      	ldr	r3, [pc, #168]	; (80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003522:	61fb      	str	r3, [r7, #28]
          break;
 8003524:	e00c      	b.n	8003540 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003526:	4b28      	ldr	r3, [pc, #160]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b02      	cmp	r3, #2
 8003532:	d107      	bne.n	8003544 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8003534:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003538:	61fb      	str	r3, [r7, #28]
          break;
 800353a:	e003      	b.n	8003544 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 800353c:	bf00      	nop
 800353e:	e06a      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8003540:	bf00      	nop
 8003542:	e068      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8003544:	bf00      	nop
        break;
 8003546:	e066      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003548:	4b1f      	ldr	r3, [pc, #124]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800354e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003552:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800355a:	d010      	beq.n	800357e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 800355c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003560:	d802      	bhi.n	8003568 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8003562:	2b00      	cmp	r3, #0
 8003564:	d007      	beq.n	8003576 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8003566:	e034      	b.n	80035d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8003568:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800356c:	d012      	beq.n	8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800356e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003572:	d019      	beq.n	80035a8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8003574:	e02d      	b.n	80035d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003576:	f7ff f86d 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 800357a:	61f8      	str	r0, [r7, #28]
          break;
 800357c:	e029      	b.n	80035d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800357e:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003580:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b02      	cmp	r3, #2
 800358a:	d118      	bne.n	80035be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
            frequency = LSI_VALUE;
 800358c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003590:	61fb      	str	r3, [r7, #28]
          break;
 8003592:	e014      	b.n	80035be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003594:	4b0c      	ldr	r3, [pc, #48]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800359c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035a0:	d10f      	bne.n	80035c2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 80035a2:	4b0a      	ldr	r3, [pc, #40]	; (80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80035a4:	61fb      	str	r3, [r7, #28]
          break;
 80035a6:	e00c      	b.n	80035c2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80035a8:	4b07      	ldr	r3, [pc, #28]	; (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80035aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d10c      	bne.n	80035d0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 80035b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ba:	61fb      	str	r3, [r7, #28]
          break;
 80035bc:	e008      	b.n	80035d0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 80035be:	bf00      	nop
 80035c0:	e029      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80035c2:	bf00      	nop
 80035c4:	e027      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80035c6:	bf00      	nop
 80035c8:	40021000 	.word	0x40021000
 80035cc:	00f42400 	.word	0x00f42400
          break;
 80035d0:	bf00      	nop
        break;
 80035d2:	e020      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80035d4:	4b12      	ldr	r3, [pc, #72]	; (8003620 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80035de:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80035e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ea:	d004      	beq.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80035ec:	e00d      	b.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80035ee:	f7ff f831 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80035f2:	61f8      	str	r0, [r7, #28]
          break;
 80035f4:	e009      	b.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003602:	d101      	bne.n	8003608 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8003604:	4b07      	ldr	r3, [pc, #28]	; (8003624 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8003606:	61fb      	str	r3, [r7, #28]
          break;
 8003608:	bf00      	nop
        break;
 800360a:	e004      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 800360c:	bf00      	nop
 800360e:	e002      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8003610:	bf00      	nop
 8003612:	e000      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8003614:	bf00      	nop
    }
  }

  return(frequency);
 8003616:	69fb      	ldr	r3, [r7, #28]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3720      	adds	r7, #32
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40021000 	.word	0x40021000
 8003624:	00f42400 	.word	0x00f42400

08003628 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003636:	4b73      	ldr	r3, [pc, #460]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d018      	beq.n	8003674 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003642:	4b70      	ldr	r3, [pc, #448]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	f003 0203 	and.w	r2, r3, #3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	429a      	cmp	r2, r3
 8003650:	d10d      	bne.n	800366e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
       ||
 8003656:	2b00      	cmp	r3, #0
 8003658:	d009      	beq.n	800366e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800365a:	4b6a      	ldr	r3, [pc, #424]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	091b      	lsrs	r3, r3, #4
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	1c5a      	adds	r2, r3, #1
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
       ||
 800366a:	429a      	cmp	r2, r3
 800366c:	d044      	beq.n	80036f8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	73fb      	strb	r3, [r7, #15]
 8003672:	e041      	b.n	80036f8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b02      	cmp	r3, #2
 800367a:	d00c      	beq.n	8003696 <RCCEx_PLLSAI1_Config+0x6e>
 800367c:	2b03      	cmp	r3, #3
 800367e:	d013      	beq.n	80036a8 <RCCEx_PLLSAI1_Config+0x80>
 8003680:	2b01      	cmp	r3, #1
 8003682:	d120      	bne.n	80036c6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003684:	4b5f      	ldr	r3, [pc, #380]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0302 	and.w	r3, r3, #2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d11d      	bne.n	80036cc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003694:	e01a      	b.n	80036cc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003696:	4b5b      	ldr	r3, [pc, #364]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d116      	bne.n	80036d0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036a6:	e013      	b.n	80036d0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036a8:	4b56      	ldr	r3, [pc, #344]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10f      	bne.n	80036d4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036b4:	4b53      	ldr	r3, [pc, #332]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d109      	bne.n	80036d4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80036c4:	e006      	b.n	80036d4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	73fb      	strb	r3, [r7, #15]
      break;
 80036ca:	e004      	b.n	80036d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80036cc:	bf00      	nop
 80036ce:	e002      	b.n	80036d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80036d0:	bf00      	nop
 80036d2:	e000      	b.n	80036d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80036d4:	bf00      	nop
    }

    if(status == HAL_OK)
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10d      	bne.n	80036f8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036dc:	4849      	ldr	r0, [pc, #292]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80036de:	4b49      	ldr	r3, [pc, #292]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6819      	ldr	r1, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	3b01      	subs	r3, #1
 80036f0:	011b      	lsls	r3, r3, #4
 80036f2:	430b      	orrs	r3, r1
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d17d      	bne.n	80037fa <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80036fe:	4a41      	ldr	r2, [pc, #260]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003700:	4b40      	ldr	r3, [pc, #256]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800370a:	f7fc fdb7 	bl	800027c <HAL_GetTick>
 800370e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003710:	e009      	b.n	8003726 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003712:	f7fc fdb3 	bl	800027c <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d902      	bls.n	8003726 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	73fb      	strb	r3, [r7, #15]
        break;
 8003724:	e005      	b.n	8003732 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003726:	4b37      	ldr	r3, [pc, #220]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1ef      	bne.n	8003712 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003732:	7bfb      	ldrb	r3, [r7, #15]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d160      	bne.n	80037fa <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d111      	bne.n	8003762 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800373e:	4831      	ldr	r0, [pc, #196]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003740:	4b30      	ldr	r3, [pc, #192]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6892      	ldr	r2, [r2, #8]
 8003750:	0211      	lsls	r1, r2, #8
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68d2      	ldr	r2, [r2, #12]
 8003756:	0912      	lsrs	r2, r2, #4
 8003758:	0452      	lsls	r2, r2, #17
 800375a:	430a      	orrs	r2, r1
 800375c:	4313      	orrs	r3, r2
 800375e:	6103      	str	r3, [r0, #16]
 8003760:	e027      	b.n	80037b2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d112      	bne.n	800378e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003768:	4826      	ldr	r0, [pc, #152]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 800376a:	4b26      	ldr	r3, [pc, #152]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003772:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6892      	ldr	r2, [r2, #8]
 800377a:	0211      	lsls	r1, r2, #8
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6912      	ldr	r2, [r2, #16]
 8003780:	0852      	lsrs	r2, r2, #1
 8003782:	3a01      	subs	r2, #1
 8003784:	0552      	lsls	r2, r2, #21
 8003786:	430a      	orrs	r2, r1
 8003788:	4313      	orrs	r3, r2
 800378a:	6103      	str	r3, [r0, #16]
 800378c:	e011      	b.n	80037b2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800378e:	481d      	ldr	r0, [pc, #116]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003790:	4b1c      	ldr	r3, [pc, #112]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003798:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6892      	ldr	r2, [r2, #8]
 80037a0:	0211      	lsls	r1, r2, #8
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6952      	ldr	r2, [r2, #20]
 80037a6:	0852      	lsrs	r2, r2, #1
 80037a8:	3a01      	subs	r2, #1
 80037aa:	0652      	lsls	r2, r2, #25
 80037ac:	430a      	orrs	r2, r1
 80037ae:	4313      	orrs	r3, r2
 80037b0:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80037b2:	4a14      	ldr	r2, [pc, #80]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037b4:	4b13      	ldr	r3, [pc, #76]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80037bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037be:	f7fc fd5d 	bl	800027c <HAL_GetTick>
 80037c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80037c4:	e009      	b.n	80037da <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037c6:	f7fc fd59 	bl	800027c <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d902      	bls.n	80037da <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	73fb      	strb	r3, [r7, #15]
          break;
 80037d8:	e005      	b.n	80037e6 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80037da:	4b0a      	ldr	r3, [pc, #40]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0ef      	beq.n	80037c6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d106      	bne.n	80037fa <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80037ec:	4905      	ldr	r1, [pc, #20]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037ee:	4b05      	ldr	r3, [pc, #20]	; (8003804 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40021000 	.word	0x40021000

08003808 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003816:	4b68      	ldr	r3, [pc, #416]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d018      	beq.n	8003854 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003822:	4b65      	ldr	r3, [pc, #404]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f003 0203 	and.w	r2, r3, #3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	429a      	cmp	r2, r3
 8003830:	d10d      	bne.n	800384e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
       ||
 8003836:	2b00      	cmp	r3, #0
 8003838:	d009      	beq.n	800384e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800383a:	4b5f      	ldr	r3, [pc, #380]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	091b      	lsrs	r3, r3, #4
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	1c5a      	adds	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
       ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d044      	beq.n	80038d8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	73fb      	strb	r3, [r7, #15]
 8003852:	e041      	b.n	80038d8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b02      	cmp	r3, #2
 800385a:	d00c      	beq.n	8003876 <RCCEx_PLLSAI2_Config+0x6e>
 800385c:	2b03      	cmp	r3, #3
 800385e:	d013      	beq.n	8003888 <RCCEx_PLLSAI2_Config+0x80>
 8003860:	2b01      	cmp	r3, #1
 8003862:	d120      	bne.n	80038a6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003864:	4b54      	ldr	r3, [pc, #336]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d11d      	bne.n	80038ac <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003874:	e01a      	b.n	80038ac <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003876:	4b50      	ldr	r3, [pc, #320]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800387e:	2b00      	cmp	r3, #0
 8003880:	d116      	bne.n	80038b0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003886:	e013      	b.n	80038b0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003888:	4b4b      	ldr	r3, [pc, #300]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10f      	bne.n	80038b4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003894:	4b48      	ldr	r3, [pc, #288]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d109      	bne.n	80038b4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038a4:	e006      	b.n	80038b4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	73fb      	strb	r3, [r7, #15]
      break;
 80038aa:	e004      	b.n	80038b6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80038ac:	bf00      	nop
 80038ae:	e002      	b.n	80038b6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80038b0:	bf00      	nop
 80038b2:	e000      	b.n	80038b6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80038b4:	bf00      	nop
    }

    if(status == HAL_OK)
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10d      	bne.n	80038d8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038bc:	483e      	ldr	r0, [pc, #248]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80038be:	4b3e      	ldr	r3, [pc, #248]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6819      	ldr	r1, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	3b01      	subs	r3, #1
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	430b      	orrs	r3, r1
 80038d4:	4313      	orrs	r3, r2
 80038d6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d167      	bne.n	80039ae <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80038de:	4a36      	ldr	r2, [pc, #216]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80038e0:	4b35      	ldr	r3, [pc, #212]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038ea:	f7fc fcc7 	bl	800027c <HAL_GetTick>
 80038ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80038f0:	e009      	b.n	8003906 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038f2:	f7fc fcc3 	bl	800027c <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d902      	bls.n	8003906 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	73fb      	strb	r3, [r7, #15]
        break;
 8003904:	e005      	b.n	8003912 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003906:	4b2c      	ldr	r3, [pc, #176]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1ef      	bne.n	80038f2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003912:	7bfb      	ldrb	r3, [r7, #15]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d14a      	bne.n	80039ae <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d111      	bne.n	8003942 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800391e:	4826      	ldr	r0, [pc, #152]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003920:	4b25      	ldr	r3, [pc, #148]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6892      	ldr	r2, [r2, #8]
 8003930:	0211      	lsls	r1, r2, #8
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	68d2      	ldr	r2, [r2, #12]
 8003936:	0912      	lsrs	r2, r2, #4
 8003938:	0452      	lsls	r2, r2, #17
 800393a:	430a      	orrs	r2, r1
 800393c:	4313      	orrs	r3, r2
 800393e:	6143      	str	r3, [r0, #20]
 8003940:	e011      	b.n	8003966 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003942:	481d      	ldr	r0, [pc, #116]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003944:	4b1c      	ldr	r3, [pc, #112]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800394c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6892      	ldr	r2, [r2, #8]
 8003954:	0211      	lsls	r1, r2, #8
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	6912      	ldr	r2, [r2, #16]
 800395a:	0852      	lsrs	r2, r2, #1
 800395c:	3a01      	subs	r2, #1
 800395e:	0652      	lsls	r2, r2, #25
 8003960:	430a      	orrs	r2, r1
 8003962:	4313      	orrs	r3, r2
 8003964:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003966:	4a14      	ldr	r2, [pc, #80]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003968:	4b13      	ldr	r3, [pc, #76]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003970:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003972:	f7fc fc83 	bl	800027c <HAL_GetTick>
 8003976:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003978:	e009      	b.n	800398e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800397a:	f7fc fc7f 	bl	800027c <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d902      	bls.n	800398e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	73fb      	strb	r3, [r7, #15]
          break;
 800398c:	e005      	b.n	800399a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800398e:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0ef      	beq.n	800397a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800399a:	7bfb      	ldrb	r3, [r7, #15]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d106      	bne.n	80039ae <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80039a0:	4905      	ldr	r1, [pc, #20]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039a2:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039a4:	695a      	ldr	r2, [r3, #20]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40021000 	.word	0x40021000

080039bc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80039bc:	b480      	push	{r7}
 80039be:	b089      	sub	sp, #36	; 0x24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80039c6:	2300      	movs	r3, #0
 80039c8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039d8:	d10c      	bne.n	80039f4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80039da:	4b62      	ldr	r3, [pc, #392]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80039dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80039e4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039ec:	d112      	bne.n	8003a14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80039ee:	4b5e      	ldr	r3, [pc, #376]	; (8003b68 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80039f0:	61fb      	str	r3, [r7, #28]
 80039f2:	e00f      	b.n	8003a14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039fa:	d10b      	bne.n	8003a14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80039fc:	4b59      	ldr	r3, [pc, #356]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80039fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a02:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8003a06:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a0e:	d101      	bne.n	8003a14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003a10:	4b55      	ldr	r3, [pc, #340]	; (8003b68 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8003a12:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f040 809c 	bne.w	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a26:	d003      	beq.n	8003a30 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a2e:	d12d      	bne.n	8003a8c <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8003a30:	4b4c      	ldr	r3, [pc, #304]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 808b 	beq.w	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003a3e:	4b49      	ldr	r3, [pc, #292]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	091b      	lsrs	r3, r3, #4
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	3301      	adds	r3, #1
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a50:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003a52:	4b44      	ldr	r3, [pc, #272]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	0a1b      	lsrs	r3, r3, #8
 8003a58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a5c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10a      	bne.n	8003a7a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003a64:	4b3f      	ldr	r3, [pc, #252]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8003a70:	2311      	movs	r3, #17
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	e001      	b.n	8003a7a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8003a76:	2307      	movs	r3, #7
 8003a78:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	fb02 f203 	mul.w	r2, r2, r3
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a88:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8003a8a:	e063      	b.n	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d12c      	bne.n	8003aec <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 8003a92:	4b34      	ldr	r3, [pc, #208]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d05a      	beq.n	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003a9e:	4b31      	ldr	r3, [pc, #196]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	091b      	lsrs	r3, r3, #4
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003ab2:	4b2c      	ldr	r3, [pc, #176]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	0a1b      	lsrs	r3, r3, #8
 8003ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003abc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10a      	bne.n	8003ada <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003ac4:	4b27      	ldr	r3, [pc, #156]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d002      	beq.n	8003ad6 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8003ad0:	2311      	movs	r3, #17
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	e001      	b.n	8003ada <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 8003ad6:	2307      	movs	r3, #7
 8003ad8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	fb02 f203 	mul.w	r2, r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	61fb      	str	r3, [r7, #28]
 8003aea:	e033      	b.n	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003af2:	d003      	beq.n	8003afc <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003afa:	d12b      	bne.n	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8003afc:	4b19      	ldr	r3, [pc, #100]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d025      	beq.n	8003b54 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b08:	4b16      	ldr	r3, [pc, #88]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	3301      	adds	r3, #1
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003b1c:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	0a1b      	lsrs	r3, r3, #8
 8003b22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b26:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10a      	bne.n	8003b44 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003b2e:	4b0d      	ldr	r3, [pc, #52]	; (8003b64 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d002      	beq.n	8003b40 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8003b3a:	2311      	movs	r3, #17
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	e001      	b.n	8003b44 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8003b40:	2307      	movs	r3, #7
 8003b42:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	fb02 f203 	mul.w	r2, r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b52:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003b54:	69fb      	ldr	r3, [r7, #28]
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3724      	adds	r7, #36	; 0x24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40021000 	.word	0x40021000
 8003b68:	001fff68 	.word	0x001fff68

08003b6c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 8092 	beq.w	8003ca4 <HAL_RTC_Init+0x138>
  {
    status = HAL_OK;
 8003b80:	2300      	movs	r3, #0
 8003b82:	73fb      	strb	r3, [r7, #15]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d106      	bne.n	8003b9e <HAL_RTC_Init+0x32>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f001 fa0b 	bl	8004fb4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	22ca      	movs	r2, #202	; 0xca
 8003bac:	625a      	str	r2, [r3, #36]	; 0x24
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2253      	movs	r2, #83	; 0x53
 8003bb4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 fac2 	bl	8004140 <RTC_EnterInitMode>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00a      	beq.n	8003bd8 <HAL_RTC_Init+0x6c>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	22ff      	movs	r2, #255	; 0xff
 8003bc8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2204      	movs	r2, #4
 8003bce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	73fb      	strb	r3, [r7, #15]
 8003bd6:	e065      	b.n	8003ca4 <HAL_RTC_Init+0x138>
#if defined(STM32L412xx) || defined(STM32L422xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003be6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bea:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	6891      	ldr	r1, [r2, #8]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6850      	ldr	r0, [r2, #4]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6912      	ldr	r2, [r2, #16]
 8003bfe:	4310      	orrs	r0, r2
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6992      	ldr	r2, [r2, #24]
 8003c04:	4302      	orrs	r2, r0
 8003c06:	430a      	orrs	r2, r1
 8003c08:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68d2      	ldr	r2, [r2, #12]
 8003c12:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6812      	ldr	r2, [r2, #0]
 8003c1c:	6911      	ldr	r1, [r2, #16]
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6892      	ldr	r2, [r2, #8]
 8003c22:	0412      	lsls	r2, r2, #16
 8003c24:	430a      	orrs	r2, r1
 8003c26:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
      CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
#else
      CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6812      	ldr	r2, [r2, #0]
 8003c30:	68d2      	ldr	r2, [r2, #12]
 8003c32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c36:	60da      	str	r2, [r3, #12]
#endif

      /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 0320 	and.w	r3, r3, #32
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10f      	bne.n	8003c66 <HAL_RTC_Init+0xfa>
      {
        if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 fa54 	bl	80040f4 <HAL_RTC_WaitForSynchro>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d009      	beq.n	8003c66 <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	22ff      	movs	r2, #255	; 0xff
 8003c58:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2204      	movs	r2, #4
 8003c5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
          status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
        }
      }

      if (status == HAL_OK)
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d11b      	bne.n	8003ca4 <HAL_RTC_Init+0x138>
      {
#if defined(STM32L412xx) || defined(STM32L422xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6812      	ldr	r2, [r2, #0]
 8003c74:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003c76:	f022 0203 	bic.w	r2, r2, #3
 8003c7a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	6812      	ldr	r2, [r2, #0]
 8003c84:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	69d0      	ldr	r0, [r2, #28]
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6952      	ldr	r2, [r2, #20]
 8003c8e:	4302      	orrs	r2, r0
 8003c90:	430a      	orrs	r2, r1
 8003c92:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	22ff      	movs	r2, #255	; 0xff
 8003c9a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003cae:	b590      	push	{r4, r7, lr}
 8003cb0:	b087      	sub	sp, #28
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d101      	bne.n	8003cc8 <HAL_RTC_SetTime+0x1a>
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	e0ba      	b.n	8003e3e <HAL_RTC_SetTime+0x190>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	22ca      	movs	r2, #202	; 0xca
 8003cde:	625a      	str	r2, [r3, #36]	; 0x24
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2253      	movs	r2, #83	; 0x53
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fa29 	bl	8004140 <RTC_EnterInitMode>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00d      	beq.n	8003d10 <HAL_RTC_SetTime+0x62>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	22ff      	movs	r2, #255	; 0xff
 8003cfa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2204      	movs	r2, #4
 8003d00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e096      	b.n	8003e3e <HAL_RTC_SetTime+0x190>
  }
  else
  {
    if(Format == RTC_FORMAT_BIN)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d126      	bne.n	8003d64 <HAL_RTC_SetTime+0xb6>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d102      	bne.n	8003d2a <HAL_RTC_SetTime+0x7c>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2200      	movs	r2, #0
 8003d28:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 fa30 	bl	8004194 <RTC_ByteToBcd2>
 8003d34:	4603      	mov	r3, r0
 8003d36:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	785b      	ldrb	r3, [r3, #1]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 fa29 	bl	8004194 <RTC_ByteToBcd2>
 8003d42:	4603      	mov	r3, r0
 8003d44:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d46:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos ) | \
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	789b      	ldrb	r3, [r3, #2]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 fa21 	bl	8004194 <RTC_ByteToBcd2>
 8003d52:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d54:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	78db      	ldrb	r3, [r3, #3]
 8003d5c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	e020      	b.n	8003da6 <HAL_RTC_SetTime+0xf8>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d007      	beq.n	8003d82 <HAL_RTC_SetTime+0xd4>
      {
        tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fa2c 	bl	80041d4 <RTC_Bcd2ToByte>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	e002      	b.n	8003d88 <HAL_RTC_SetTime+0xda>
        assert_param(IS_RTC_HOUR12(tmpreg));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2200      	movs	r2, #0
 8003d86:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	785b      	ldrb	r3, [r3, #1]
 8003d92:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d94:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d9a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	78db      	ldrb	r3, [r3, #3]
 8003da0:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003da2:	4313      	orrs	r3, r2
 8003da4:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003db0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003db4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	6812      	ldr	r2, [r2, #0]
 8003dbe:	6892      	ldr	r2, [r2, #8]
 8003dc0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003dc4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	6891      	ldr	r1, [r2, #8]
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	68d0      	ldr	r0, [r2, #12]
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	6912      	ldr	r2, [r2, #16]
 8003dd8:	4302      	orrs	r2, r0
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
    CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
#else
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	6812      	ldr	r2, [r2, #0]
 8003de6:	68d2      	ldr	r2, [r2, #12]
 8003de8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dec:	60da      	str	r2, [r3, #12]
#endif

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f003 0320 	and.w	r3, r3, #32
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d113      	bne.n	8003e24 <HAL_RTC_SetTime+0x176>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003dfc:	68f8      	ldr	r0, [r7, #12]
 8003dfe:	f000 f979 	bl	80040f4 <HAL_RTC_WaitForSynchro>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00d      	beq.n	8003e24 <HAL_RTC_SetTime+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	22ff      	movs	r2, #255	; 0xff
 8003e0e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2204      	movs	r2, #4
 8003e14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e00c      	b.n	8003e3e <HAL_RTC_SetTime+0x190>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	22ff      	movs	r2, #255	; 0xff
 8003e2a:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   __HAL_UNLOCK(hrtc);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
  }
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	371c      	adds	r7, #28
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd90      	pop	{r4, r7, pc}

08003e46 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b086      	sub	sp, #24
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	60f8      	str	r0, [r7, #12]
 8003e4e:	60b9      	str	r1, [r7, #8]
 8003e50:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003e74:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003e78:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	0c1b      	lsrs	r3, r3, #16
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	0a1b      	lsrs	r3, r3, #8
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	0d9b      	lsrs	r3, r3, #22
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d11a      	bne.n	8003ef4 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 f986 	bl	80041d4 <RTC_Bcd2ToByte>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	461a      	mov	r2, r3
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	785b      	ldrb	r3, [r3, #1]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f000 f97d 	bl	80041d4 <RTC_Bcd2ToByte>
 8003eda:	4603      	mov	r3, r0
 8003edc:	461a      	mov	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	789b      	ldrb	r3, [r3, #2]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f974 	bl	80041d4 <RTC_Bcd2ToByte>
 8003eec:	4603      	mov	r3, r0
 8003eee:	461a      	mov	r2, r3
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3718      	adds	r7, #24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003efe:	b590      	push	{r4, r7, lr}
 8003f00:	b087      	sub	sp, #28
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d101      	bne.n	8003f18 <HAL_RTC_SetDate+0x1a>
 8003f14:	2302      	movs	r3, #2
 8003f16:	e09c      	b.n	8004052 <HAL_RTC_SetDate+0x154>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10e      	bne.n	8003f4c <HAL_RTC_SetDate+0x4e>
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	785b      	ldrb	r3, [r3, #1]
 8003f32:	f003 0310 	and.w	r3, r3, #16
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d008      	beq.n	8003f4c <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	785b      	ldrb	r3, [r3, #1]
 8003f3e:	f023 0310 	bic.w	r3, r3, #16
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	330a      	adds	r3, #10
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d11c      	bne.n	8003f8c <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	78db      	ldrb	r3, [r3, #3]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 f91c 	bl	8004194 <RTC_ByteToBcd2>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	785b      	ldrb	r3, [r3, #1]
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 f915 	bl	8004194 <RTC_ByteToBcd2>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003f6e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	789b      	ldrb	r3, [r3, #2]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 f90d 	bl	8004194 <RTC_ByteToBcd2>
 8003f7a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003f7c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003f86:	4313      	orrs	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	e00e      	b.n	8003faa <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	78db      	ldrb	r3, [r3, #3]
 8003f90:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	785b      	ldrb	r3, [r3, #1]
 8003f96:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003f98:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003f9e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	22ca      	movs	r2, #202	; 0xca
 8003fb0:	625a      	str	r2, [r3, #36]	; 0x24
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2253      	movs	r2, #83	; 0x53
 8003fb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 f8c0 	bl	8004140 <RTC_EnterInitMode>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00d      	beq.n	8003fe2 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	22ff      	movs	r2, #255	; 0xff
 8003fcc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2204      	movs	r2, #4
 8003fd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e037      	b.n	8004052 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003fec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ff0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
    CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
#else
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	6812      	ldr	r2, [r2, #0]
 8003ffa:	68d2      	ldr	r2, [r2, #12]
 8003ffc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004000:	60da      	str	r2, [r3, #12]
#endif

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	2b00      	cmp	r3, #0
 800400e:	d113      	bne.n	8004038 <HAL_RTC_SetDate+0x13a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f86f 	bl	80040f4 <HAL_RTC_WaitForSynchro>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00d      	beq.n	8004038 <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	22ff      	movs	r2, #255	; 0xff
 8004022:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2204      	movs	r2, #4
 8004028:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e00c      	b.n	8004052 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	22ff      	movs	r2, #255	; 0xff
 800403e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8004050:	2300      	movs	r3, #0
  }
}
 8004052:	4618      	mov	r0, r3
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	bd90      	pop	{r4, r7, pc}

0800405a <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b086      	sub	sp, #24
 800405e:	af00      	add	r7, sp, #0
 8004060:	60f8      	str	r0, [r7, #12]
 8004062:	60b9      	str	r1, [r7, #8]
 8004064:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004070:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004074:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	0c1b      	lsrs	r3, r3, #16
 800407a:	b2da      	uxtb	r2, r3
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	0a1b      	lsrs	r3, r3, #8
 8004084:	b2db      	uxtb	r3, r3
 8004086:	f003 031f 	and.w	r3, r3, #31
 800408a:	b2da      	uxtb	r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	705a      	strb	r2, [r3, #1]
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	b2db      	uxtb	r3, r3
 8004094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004098:	b2da      	uxtb	r2, r3
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	0b5b      	lsrs	r3, r3, #13
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d11a      	bne.n	80040ea <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	78db      	ldrb	r3, [r3, #3]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 f88b 	bl	80041d4 <RTC_Bcd2ToByte>
 80040be:	4603      	mov	r3, r0
 80040c0:	461a      	mov	r2, r3
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	785b      	ldrb	r3, [r3, #1]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 f882 	bl	80041d4 <RTC_Bcd2ToByte>
 80040d0:	4603      	mov	r3, r0
 80040d2:	461a      	mov	r2, r3
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	789b      	ldrb	r3, [r3, #2]
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 f879 	bl	80041d4 <RTC_Bcd2ToByte>
 80040e2:	4603      	mov	r3, r0
 80040e4:	461a      	mov	r2, r3
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6812      	ldr	r2, [r2, #0]
 8004104:	68d2      	ldr	r2, [r2, #12]
 8004106:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800410a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800410c:	f7fc f8b6 	bl	800027c <HAL_GetTick>
 8004110:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004112:	e009      	b.n	8004128 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004114:	f7fc f8b2 	bl	800027c <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004122:	d901      	bls.n	8004128 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e007      	b.n	8004138 <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f003 0320 	and.w	r3, r3, #32
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0ee      	beq.n	8004114 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
        return HAL_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004152:	2b00      	cmp	r3, #0
 8004154:	d119      	bne.n	800418a <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f04f 32ff 	mov.w	r2, #4294967295
 800415e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004160:	f7fc f88c 	bl	800027c <HAL_GetTick>
 8004164:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004166:	e009      	b.n	800417c <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004168:	f7fc f888 	bl	800027c <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004176:	d901      	bls.n	800417c <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e007      	b.n	800418c <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0ee      	beq.n	8004168 <RTC_EnterInitMode+0x28>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800419e:	2300      	movs	r3, #0
 80041a0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80041a2:	79fb      	ldrb	r3, [r7, #7]
 80041a4:	72fb      	strb	r3, [r7, #11]

  while(temp >= 10U)
 80041a6:	e005      	b.n	80041b4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	3301      	adds	r3, #1
 80041ac:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80041ae:	7afb      	ldrb	r3, [r7, #11]
 80041b0:	3b0a      	subs	r3, #10
 80041b2:	72fb      	strb	r3, [r7, #11]
  while(temp >= 10U)
 80041b4:	7afb      	ldrb	r3, [r7, #11]
 80041b6:	2b09      	cmp	r3, #9
 80041b8:	d8f6      	bhi.n	80041a8 <RTC_ByteToBcd2+0x14>
  }

  return  ((uint8_t)(bcdhigh << 4U) | temp);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	011b      	lsls	r3, r3, #4
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	7afb      	ldrb	r3, [r7, #11]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	b2db      	uxtb	r3, r3
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	0092      	lsls	r2, r2, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80041ee:	79fb      	ldrb	r3, [r7, #7]
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	7bfb      	ldrb	r3, [r7, #15]
 80041f8:	4413      	add	r3, r2
 80041fa:	b2db      	uxtb	r3, r3
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3714      	adds	r7, #20
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e14a      	b.n	80044b0 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d106      	bne.n	8004234 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f001 f9ce 	bl	80055d0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 f94d 	bl	80044d4 <SAI_Disable>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e135      	b.n	80044b0 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2202      	movs	r2, #2
 8004248:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d007      	beq.n	8004264 <HAL_SAI_Init+0x5c>
 8004254:	2b01      	cmp	r3, #1
 8004256:	d302      	bcc.n	800425e <HAL_SAI_Init+0x56>
 8004258:	2b02      	cmp	r3, #2
 800425a:	d006      	beq.n	800426a <HAL_SAI_Init+0x62>
 800425c:	e008      	b.n	8004270 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800425e:	2300      	movs	r3, #0
 8004260:	61fb      	str	r3, [r7, #28]
      break;
 8004262:	e008      	b.n	8004276 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004264:	2310      	movs	r3, #16
 8004266:	61fb      	str	r3, [r7, #28]
      break;
 8004268:	e005      	b.n	8004276 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800426a:	2320      	movs	r3, #32
 800426c:	61fb      	str	r3, [r7, #28]
      break;
 800426e:	e002      	b.n	8004276 <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8004270:	2300      	movs	r3, #0
 8004272:	61fb      	str	r3, [r7, #28]
      break;
 8004274:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2b03      	cmp	r3, #3
 800427c:	d81d      	bhi.n	80042ba <HAL_SAI_Init+0xb2>
 800427e:	a201      	add	r2, pc, #4	; (adr r2, 8004284 <HAL_SAI_Init+0x7c>)
 8004280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004284:	08004295 	.word	0x08004295
 8004288:	0800429b 	.word	0x0800429b
 800428c:	080042a3 	.word	0x080042a3
 8004290:	080042ab 	.word	0x080042ab
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004294:	2300      	movs	r3, #0
 8004296:	617b      	str	r3, [r7, #20]
      break;
 8004298:	e012      	b.n	80042c0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800429a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800429e:	617b      	str	r3, [r7, #20]
      break;
 80042a0:	e00e      	b.n	80042c0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80042a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80042a6:	617b      	str	r3, [r7, #20]
      break;
 80042a8:	e00a      	b.n	80042c0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80042aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80042ae:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	f043 0301 	orr.w	r3, r3, #1
 80042b6:	61fb      	str	r3, [r7, #28]
      break;
 80042b8:	e002      	b.n	80042c0 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 80042ba:	2300      	movs	r3, #0
 80042bc:	617b      	str	r3, [r7, #20]
      break;
 80042be:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a7c      	ldr	r2, [pc, #496]	; (80044b8 <HAL_SAI_Init+0x2b0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d004      	beq.n	80042d4 <HAL_SAI_Init+0xcc>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a7b      	ldr	r2, [pc, #492]	; (80044bc <HAL_SAI_Init+0x2b4>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d103      	bne.n	80042dc <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80042d4:	4a7a      	ldr	r2, [pc, #488]	; (80044c0 <HAL_SAI_Init+0x2b8>)
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	6013      	str	r3, [r2, #0]
 80042da:	e002      	b.n	80042e2 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80042dc:	4a79      	ldr	r2, [pc, #484]	; (80044c4 <HAL_SAI_Init+0x2bc>)
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d038      	beq.n	800435c <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a72      	ldr	r2, [pc, #456]	; (80044b8 <HAL_SAI_Init+0x2b0>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d004      	beq.n	80042fe <HAL_SAI_Init+0xf6>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a70      	ldr	r2, [pc, #448]	; (80044bc <HAL_SAI_Init+0x2b4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d105      	bne.n	800430a <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80042fe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004302:	f7fe fd19 	bl	8002d38 <HAL_RCCEx_GetPeriphCLKFreq>
 8004306:	6138      	str	r0, [r7, #16]
 8004308:	e004      	b.n	8004314 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800430a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800430e:	f7fe fd13 	bl	8002d38 <HAL_RCCEx_GetPeriphCLKFreq>
 8004312:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	4613      	mov	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4413      	add	r3, r2
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	461a      	mov	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	025b      	lsls	r3, r3, #9
 8004326:	fbb2 f3f3 	udiv	r3, r2, r3
 800432a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4a66      	ldr	r2, [pc, #408]	; (80044c8 <HAL_SAI_Init+0x2c0>)
 8004330:	fba2 2303 	umull	r2, r3, r2, r3
 8004334:	08da      	lsrs	r2, r3, #3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800433a:	68f9      	ldr	r1, [r7, #12]
 800433c:	4b62      	ldr	r3, [pc, #392]	; (80044c8 <HAL_SAI_Init+0x2c0>)
 800433e:	fba3 2301 	umull	r2, r3, r3, r1
 8004342:	08da      	lsrs	r2, r3, #3
 8004344:	4613      	mov	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	1aca      	subs	r2, r1, r3
 800434e:	2a08      	cmp	r2, #8
 8004350:	d904      	bls.n	800435c <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	1c5a      	adds	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d003      	beq.n	800436c <HAL_SAI_Init+0x164>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b02      	cmp	r3, #2
 800436a:	d109      	bne.n	8004380 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_SAI_Init+0x170>
 8004374:	2300      	movs	r3, #0
 8004376:	e001      	b.n	800437c <HAL_SAI_Init+0x174>
 8004378:	f44f 7300 	mov.w	r3, #512	; 0x200
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	e008      	b.n	8004392 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004384:	2b01      	cmp	r3, #1
 8004386:	d102      	bne.n	800438e <HAL_SAI_Init+0x186>
 8004388:	f44f 7300 	mov.w	r3, #512	; 0x200
 800438c:	e000      	b.n	8004390 <HAL_SAI_Init+0x188>
 800438e:	2300      	movs	r3, #0
 8004390:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6819      	ldr	r1, [r3, #0]
 800439c:	4b4b      	ldr	r3, [pc, #300]	; (80044cc <HAL_SAI_Init+0x2c4>)
 800439e:	400b      	ands	r3, r1
 80043a0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	6812      	ldr	r2, [r2, #0]
 80043aa:	6811      	ldr	r1, [r2, #0]
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6850      	ldr	r0, [r2, #4]
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80043b4:	4310      	orrs	r0, r2
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80043ba:	4310      	orrs	r0, r2
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043c0:	4310      	orrs	r0, r2
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4310      	orrs	r0, r2
                          ckstr_bits | syncen_bits |                             \
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	4310      	orrs	r0, r2
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 80043ce:	4310      	orrs	r0, r2
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6912      	ldr	r2, [r2, #16]
 80043d4:	4310      	orrs	r0, r2
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	6952      	ldr	r2, [r2, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80043da:	4310      	orrs	r0, r2
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6a12      	ldr	r2, [r2, #32]
 80043e0:	0512      	lsls	r2, r2, #20
 80043e2:	4302      	orrs	r2, r0
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80043e4:	430a      	orrs	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80043f6:	f023 030f 	bic.w	r3, r3, #15
 80043fa:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	6851      	ldr	r1, [r2, #4]
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6990      	ldr	r0, [r2, #24]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800440e:	4310      	orrs	r0, r2
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004414:	4302      	orrs	r2, r0
 8004416:	430a      	orrs	r2, r1
 8004418:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6899      	ldr	r1, [r3, #8]
 8004424:	4b2a      	ldr	r3, [pc, #168]	; (80044d0 <HAL_SAI_Init+0x2c8>)
 8004426:	400b      	ands	r3, r1
 8004428:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6812      	ldr	r2, [r2, #0]
 8004432:	6891      	ldr	r1, [r2, #8]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004438:	1e50      	subs	r0, r2, #1
                           hsai->FrameInit.FSOffset |
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800443e:	4310      	orrs	r0, r2
                           hsai->FrameInit.FSDefinition |
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6c92      	ldr	r2, [r2, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8004444:	4310      	orrs	r0, r2
                           hsai->FrameInit.FSPolarity   |
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800444a:	4310      	orrs	r0, r2
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004450:	3a01      	subs	r2, #1
 8004452:	0212      	lsls	r2, r2, #8
                           hsai->FrameInit.FSPolarity   |
 8004454:	4302      	orrs	r2, r0
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004456:	430a      	orrs	r2, r1
 8004458:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68d9      	ldr	r1, [r3, #12]
 8004464:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004468:	400b      	ands	r3, r1
 800446a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	68d1      	ldr	r1, [r2, #12]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800447e:	4310      	orrs	r0, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004484:	0412      	lsls	r2, r2, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004486:	4310      	orrs	r0, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800448c:	3a01      	subs	r2, #1
 800448e:	0212      	lsls	r2, r2, #8
 8004490:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004492:	430a      	orrs	r2, r1
 8004494:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3720      	adds	r7, #32
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40015404 	.word	0x40015404
 80044bc:	40015424 	.word	0x40015424
 80044c0:	40015400 	.word	0x40015400
 80044c4:	40015800 	.word	0x40015800
 80044c8:	cccccccd 	.word	0xcccccccd
 80044cc:	ff05c010 	.word	0xff05c010
 80044d0:	fff88000 	.word	0xfff88000

080044d4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80044d4:	b490      	push	{r4, r7}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80044dc:	4b15      	ldr	r3, [pc, #84]	; (8004534 <SAI_Disable+0x60>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a15      	ldr	r2, [pc, #84]	; (8004538 <SAI_Disable+0x64>)
 80044e2:	fba2 2303 	umull	r2, r3, r2, r3
 80044e6:	0b1b      	lsrs	r3, r3, #12
 80044e8:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6812      	ldr	r2, [r2, #0]
 80044f6:	6812      	ldr	r2, [r2, #0]
 80044f8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80044fc:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80044fe:	2c00      	cmp	r4, #0
 8004500:	d10a      	bne.n	8004518 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004508:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	73fb      	strb	r3, [r7, #15]
      break;
 8004516:	e007      	b.n	8004528 <SAI_Disable+0x54>
    }
    count--;
 8004518:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1ea      	bne.n	80044fe <SAI_Disable+0x2a>

  return status;
 8004528:	7bfb      	ldrb	r3, [r7, #15]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bc90      	pop	{r4, r7}
 8004532:	4770      	bx	lr
 8004534:	20000018 	.word	0x20000018
 8004538:	95cbec1b 	.word	0x95cbec1b

0800453c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800453c:	b590      	push	{r4, r7, lr}
 800453e:	b09d      	sub	sp, #116	; 0x74
 8004540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char g[] = "HELLO WORL:D!!!";
 8004542:	4b1a      	ldr	r3, [pc, #104]	; (80045ac <main+0x70>)
 8004544:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8004548:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800454a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	RTC_TimeTypeDef msTime;
	RTC_DateTypeDef msDate;
	RCC_OscInitTypeDef RCC_OscInitLSI;

	enum OStatus oStatus = fLED|fAUDIO; // ustawienia wyj LED/AUDIO
 800454e:	2303      	movs	r3, #3
 8004550:	70fb      	strb	r3, [r7, #3]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004552:	f7fb fe39 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004556:	f000 f89f 	bl	8004698 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  BSP_LCD_GLASS_Init();
 800455a:	f001 f8b7 	bl	80056cc <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_DisplayString("WAIT  ");
 800455e:	4814      	ldr	r0, [pc, #80]	; (80045b0 <main+0x74>)
 8004560:	f001 f8ee 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
  MX_QUADSPI_Init();
 8004564:	f000 f96a 	bl	800483c <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8004568:	f000 f9ea 	bl	8004940 <MX_SAI1_Init>
  MX_I2C1_Init();
 800456c:	f000 f926 	bl	80047bc <MX_I2C1_Init>
  BSP_QSPI_Init();
 8004570:	f001 fede 	bl	8006330 <BSP_QSPI_Init>
  MX_GPIO_Init();
 8004574:	f000 fa6a 	bl	8004a4c <MX_GPIO_Init>

  MX_RTC_Init();
 8004578:	f000 f986 	bl	8004888 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */


  HAL_Delay(100);
 800457c:	2064      	movs	r0, #100	; 0x64
 800457e:	f7fb fe89 	bl	8000294 <HAL_Delay>
  BSP_LCD_GLASS_Clear();
 8004582:	f001 f90b 	bl	800579c <BSP_LCD_GLASS_Clear>
	 HAL_Delay(10);
	 DrawTime(&hrtc);

  }
   USER CODE END 3 */
	  if(joy_event == fJOY_CENTER)
 8004586:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <main+0x78>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b05      	cmp	r3, #5
 800458c:	d106      	bne.n	800459c <main+0x60>
	  {
		  __RESET_JOY(joy_event);
 800458e:	4b09      	ldr	r3, [pc, #36]	; (80045b4 <main+0x78>)
 8004590:	2200      	movs	r2, #0
 8004592:	701a      	strb	r2, [r3, #0]
		  PetlaMenu(&oStatus);
 8004594:	1cfb      	adds	r3, r7, #3
 8004596:	4618      	mov	r0, r3
 8004598:	f000 fb64 	bl	8004c64 <PetlaMenu>

		//  HAL_GPIO_TogglePin(GPIOE, LED_G_Pin);
	//	  BSP_LCD_GLASS_DisplayBar(LCD_BAR_0);

		//  SetTime(&hrtc);
	  	  HAL_Delay(10);
 800459c:	200a      	movs	r0, #10
 800459e:	f7fb fe79 	bl	8000294 <HAL_Delay>
	  	  DrawTime(&hrtc);
 80045a2:	4805      	ldr	r0, [pc, #20]	; (80045b8 <main+0x7c>)
 80045a4:	f000 fd22 	bl	8004fec <DrawTime>
	  if(joy_event == fJOY_CENTER)
 80045a8:	e7ed      	b.n	8004586 <main+0x4a>
 80045aa:	bf00      	nop
 80045ac:	08006984 	.word	0x08006984
 80045b0:	0800697c 	.word	0x0800697c
 80045b4:	20000038 	.word	0x20000038
 80045b8:	2000015c 	.word	0x2000015c

080045bc <HAL_GPIO_EXTI_Callback>:

  }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	80fb      	strh	r3, [r7, #6]
	//HAL_GPIO_TogglePin(GPIOB, LED_R_Pin);

	switch(GPIO_Pin)
 80045c6:	88fb      	ldrh	r3, [r7, #6]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	2b1f      	cmp	r3, #31
 80045cc:	d856      	bhi.n	800467c <HAL_GPIO_EXTI_Callback+0xc0>
 80045ce:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <HAL_GPIO_EXTI_Callback+0x18>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	0800465d 	.word	0x0800465d
 80045d8:	08004665 	.word	0x08004665
 80045dc:	0800467d 	.word	0x0800467d
 80045e0:	0800466d 	.word	0x0800466d
 80045e4:	0800467d 	.word	0x0800467d
 80045e8:	0800467d 	.word	0x0800467d
 80045ec:	0800467d 	.word	0x0800467d
 80045f0:	08004675 	.word	0x08004675
 80045f4:	0800467d 	.word	0x0800467d
 80045f8:	0800467d 	.word	0x0800467d
 80045fc:	0800467d 	.word	0x0800467d
 8004600:	0800467d 	.word	0x0800467d
 8004604:	0800467d 	.word	0x0800467d
 8004608:	0800467d 	.word	0x0800467d
 800460c:	0800467d 	.word	0x0800467d
 8004610:	0800467d 	.word	0x0800467d
 8004614:	0800467d 	.word	0x0800467d
 8004618:	0800467d 	.word	0x0800467d
 800461c:	0800467d 	.word	0x0800467d
 8004620:	0800467d 	.word	0x0800467d
 8004624:	0800467d 	.word	0x0800467d
 8004628:	0800467d 	.word	0x0800467d
 800462c:	0800467d 	.word	0x0800467d
 8004630:	0800467d 	.word	0x0800467d
 8004634:	0800467d 	.word	0x0800467d
 8004638:	0800467d 	.word	0x0800467d
 800463c:	0800467d 	.word	0x0800467d
 8004640:	0800467d 	.word	0x0800467d
 8004644:	0800467d 	.word	0x0800467d
 8004648:	0800467d 	.word	0x0800467d
 800464c:	0800467d 	.word	0x0800467d
 8004650:	08004655 	.word	0x08004655
	{
	case JOY_DOWN_Pin:
		joy_event = fJOY_DOWN;
 8004654:	4b0e      	ldr	r3, [pc, #56]	; (8004690 <HAL_GPIO_EXTI_Callback+0xd4>)
 8004656:	2202      	movs	r2, #2
 8004658:	701a      	strb	r2, [r3, #0]
		break;
 800465a:	e015      	b.n	8004688 <HAL_GPIO_EXTI_Callback+0xcc>
	case JOY_CENTER_Pin:
		joy_event = fJOY_CENTER;
 800465c:	4b0c      	ldr	r3, [pc, #48]	; (8004690 <HAL_GPIO_EXTI_Callback+0xd4>)
 800465e:	2205      	movs	r2, #5
 8004660:	701a      	strb	r2, [r3, #0]
		break;
 8004662:	e011      	b.n	8004688 <HAL_GPIO_EXTI_Callback+0xcc>
	case JOY_LEFT_Pin:
		joy_event = fJOY_LEFT;
 8004664:	4b0a      	ldr	r3, [pc, #40]	; (8004690 <HAL_GPIO_EXTI_Callback+0xd4>)
 8004666:	2203      	movs	r2, #3
 8004668:	701a      	strb	r2, [r3, #0]
			break;
 800466a:	e00d      	b.n	8004688 <HAL_GPIO_EXTI_Callback+0xcc>
	case JOY_RIGHT_Pin:
		joy_event = fJOY_RIGHT;
 800466c:	4b08      	ldr	r3, [pc, #32]	; (8004690 <HAL_GPIO_EXTI_Callback+0xd4>)
 800466e:	2204      	movs	r2, #4
 8004670:	701a      	strb	r2, [r3, #0]
			break;
 8004672:	e009      	b.n	8004688 <HAL_GPIO_EXTI_Callback+0xcc>
	case JOY_UP_Pin:
		joy_event = fJOY_UP;
 8004674:	4b06      	ldr	r3, [pc, #24]	; (8004690 <HAL_GPIO_EXTI_Callback+0xd4>)
 8004676:	2201      	movs	r2, #1
 8004678:	701a      	strb	r2, [r3, #0]
		break;
 800467a:	e005      	b.n	8004688 <HAL_GPIO_EXTI_Callback+0xcc>
	default:
		//dioda sygnalizujaca bledy
		HAL_GPIO_WritePin(GPIOB,LED_R_Pin,GPIO_PIN_SET);
 800467c:	2201      	movs	r2, #1
 800467e:	2104      	movs	r1, #4
 8004680:	4804      	ldr	r0, [pc, #16]	; (8004694 <HAL_GPIO_EXTI_Callback+0xd8>)
 8004682:	f7fc fa57 	bl	8000b34 <HAL_GPIO_WritePin>
	break;
 8004686:	bf00      	nop
	}

}
 8004688:	bf00      	nop
 800468a:	3708      	adds	r7, #8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	20000038 	.word	0x20000038
 8004694:	48000400 	.word	0x48000400

08004698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b0b8      	sub	sp, #224	; 0xe0
 800469c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800469e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80046a2:	2244      	movs	r2, #68	; 0x44
 80046a4:	2100      	movs	r1, #0
 80046a6:	4618      	mov	r0, r3
 80046a8:	f002 f90c 	bl	80068c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046ac:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80046b0:	2200      	movs	r2, #0
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	605a      	str	r2, [r3, #4]
 80046b6:	609a      	str	r2, [r3, #8]
 80046b8:	60da      	str	r2, [r3, #12]
 80046ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046bc:	463b      	mov	r3, r7
 80046be:	2288      	movs	r2, #136	; 0x88
 80046c0:	2100      	movs	r1, #0
 80046c2:	4618      	mov	r0, r3
 80046c4:	f002 f8fe 	bl	80068c4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80046c8:	2318      	movs	r3, #24
 80046ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80046d4:	2301      	movs	r3, #1
 80046d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80046da:	2300      	movs	r3, #0
 80046dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80046e0:	2360      	movs	r3, #96	; 0x60
 80046e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046e6:	2302      	movs	r3, #2
 80046e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80046ec:	2301      	movs	r3, #1
 80046ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80046f2:	2301      	movs	r3, #1
 80046f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80046f8:	2328      	movs	r3, #40	; 0x28
 80046fa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80046fe:	2307      	movs	r3, #7
 8004700:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004704:	2302      	movs	r3, #2
 8004706:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800470a:	2302      	movs	r3, #2
 800470c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004710:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004714:	4618      	mov	r0, r3
 8004716:	f7fd fab3 	bl	8001c80 <HAL_RCC_OscConfig>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8004720:	f000 fa72 	bl	8004c08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004724:	230f      	movs	r3, #15
 8004726:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800472a:	2303      	movs	r3, #3
 800472c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004730:	2300      	movs	r3, #0
 8004732:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004736:	2300      	movs	r3, #0
 8004738:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800473c:	2300      	movs	r3, #0
 800473e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004742:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004746:	2104      	movs	r1, #4
 8004748:	4618      	mov	r0, r3
 800474a:	f7fd fdfd 	bl	8002348 <HAL_RCC_ClockConfig>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004754:	f000 fa58 	bl	8004c08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 8004758:	4b17      	ldr	r3, [pc, #92]	; (80047b8 <SystemClock_Config+0x120>)
 800475a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800475c:	2300      	movs	r3, #0
 800475e:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8004760:	2300      	movs	r3, #0
 8004762:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004768:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800476c:	2301      	movs	r3, #1
 800476e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004770:	2301      	movs	r3, #1
 8004772:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8004774:	2310      	movs	r3, #16
 8004776:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004778:	2307      	movs	r3, #7
 800477a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800477c:	2302      	movs	r3, #2
 800477e:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004780:	2302      	movs	r3, #2
 8004782:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8004784:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004788:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800478a:	463b      	mov	r3, r7
 800478c:	4618      	mov	r0, r3
 800478e:	f7fd ffed 	bl	800276c <HAL_RCCEx_PeriphCLKConfig>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <SystemClock_Config+0x104>
  {
    Error_Handler();
 8004798:	f000 fa36 	bl	8004c08 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800479c:	f44f 7000 	mov.w	r0, #512	; 0x200
 80047a0:	f7fc fd14 	bl	80011cc <HAL_PWREx_ControlVoltageScaling>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <SystemClock_Config+0x116>
  {
    Error_Handler();
 80047aa:	f000 fa2d 	bl	8004c08 <Error_Handler>
  }
}
 80047ae:	bf00      	nop
 80047b0:	37e0      	adds	r7, #224	; 0xe0
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	00020840 	.word	0x00020840

080047bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80047c0:	4b1b      	ldr	r3, [pc, #108]	; (8004830 <MX_I2C1_Init+0x74>)
 80047c2:	4a1c      	ldr	r2, [pc, #112]	; (8004834 <MX_I2C1_Init+0x78>)
 80047c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80047c6:	4b1a      	ldr	r3, [pc, #104]	; (8004830 <MX_I2C1_Init+0x74>)
 80047c8:	4a1b      	ldr	r2, [pc, #108]	; (8004838 <MX_I2C1_Init+0x7c>)
 80047ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80047cc:	4b18      	ldr	r3, [pc, #96]	; (8004830 <MX_I2C1_Init+0x74>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80047d2:	4b17      	ldr	r3, [pc, #92]	; (8004830 <MX_I2C1_Init+0x74>)
 80047d4:	2201      	movs	r2, #1
 80047d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80047d8:	4b15      	ldr	r3, [pc, #84]	; (8004830 <MX_I2C1_Init+0x74>)
 80047da:	2200      	movs	r2, #0
 80047dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80047de:	4b14      	ldr	r3, [pc, #80]	; (8004830 <MX_I2C1_Init+0x74>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80047e4:	4b12      	ldr	r3, [pc, #72]	; (8004830 <MX_I2C1_Init+0x74>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80047ea:	4b11      	ldr	r3, [pc, #68]	; (8004830 <MX_I2C1_Init+0x74>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80047f0:	4b0f      	ldr	r3, [pc, #60]	; (8004830 <MX_I2C1_Init+0x74>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80047f6:	480e      	ldr	r0, [pc, #56]	; (8004830 <MX_I2C1_Init+0x74>)
 80047f8:	f7fc f9cc 	bl	8000b94 <HAL_I2C_Init>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004802:	f000 fa01 	bl	8004c08 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004806:	2100      	movs	r1, #0
 8004808:	4809      	ldr	r0, [pc, #36]	; (8004830 <MX_I2C1_Init+0x74>)
 800480a:	f7fc fa5b 	bl	8000cc4 <HAL_I2CEx_ConfigAnalogFilter>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d001      	beq.n	8004818 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004814:	f000 f9f8 	bl	8004c08 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004818:	2100      	movs	r1, #0
 800481a:	4805      	ldr	r0, [pc, #20]	; (8004830 <MX_I2C1_Init+0x74>)
 800481c:	f7fc fa9d 	bl	8000d5a <HAL_I2CEx_ConfigDigitalFilter>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004826:	f000 f9ef 	bl	8004c08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	2000008c 	.word	0x2000008c
 8004834:	40005400 	.word	0x40005400
 8004838:	10909cec 	.word	0x10909cec

0800483c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8004840:	4b0f      	ldr	r3, [pc, #60]	; (8004880 <MX_QUADSPI_Init+0x44>)
 8004842:	4a10      	ldr	r2, [pc, #64]	; (8004884 <MX_QUADSPI_Init+0x48>)
 8004844:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8004846:	4b0e      	ldr	r3, [pc, #56]	; (8004880 <MX_QUADSPI_Init+0x44>)
 8004848:	22ff      	movs	r2, #255	; 0xff
 800484a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800484c:	4b0c      	ldr	r3, [pc, #48]	; (8004880 <MX_QUADSPI_Init+0x44>)
 800484e:	2201      	movs	r2, #1
 8004850:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8004852:	4b0b      	ldr	r3, [pc, #44]	; (8004880 <MX_QUADSPI_Init+0x44>)
 8004854:	2200      	movs	r2, #0
 8004856:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8004858:	4b09      	ldr	r3, [pc, #36]	; (8004880 <MX_QUADSPI_Init+0x44>)
 800485a:	2201      	movs	r2, #1
 800485c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800485e:	4b08      	ldr	r3, [pc, #32]	; (8004880 <MX_QUADSPI_Init+0x44>)
 8004860:	2200      	movs	r2, #0
 8004862:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8004864:	4b06      	ldr	r3, [pc, #24]	; (8004880 <MX_QUADSPI_Init+0x44>)
 8004866:	2200      	movs	r2, #0
 8004868:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800486a:	4805      	ldr	r0, [pc, #20]	; (8004880 <MX_QUADSPI_Init+0x44>)
 800486c:	f7fc fd04 	bl	8001278 <HAL_QSPI_Init>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8004876:	f000 f9c7 	bl	8004c08 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800487a:	bf00      	nop
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000240 	.word	0x20000240
 8004884:	a0001000 	.word	0xa0001000

08004888 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800488e:	1d3b      	adds	r3, r7, #4
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
 8004896:	609a      	str	r2, [r3, #8]
 8004898:	60da      	str	r2, [r3, #12]
 800489a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800489c:	2300      	movs	r3, #0
 800489e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80048a0:	4b25      	ldr	r3, [pc, #148]	; (8004938 <MX_RTC_Init+0xb0>)
 80048a2:	4a26      	ldr	r2, [pc, #152]	; (800493c <MX_RTC_Init+0xb4>)
 80048a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80048a6:	4b24      	ldr	r3, [pc, #144]	; (8004938 <MX_RTC_Init+0xb0>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80048ac:	4b22      	ldr	r3, [pc, #136]	; (8004938 <MX_RTC_Init+0xb0>)
 80048ae:	227f      	movs	r2, #127	; 0x7f
 80048b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80048b2:	4b21      	ldr	r3, [pc, #132]	; (8004938 <MX_RTC_Init+0xb0>)
 80048b4:	22ff      	movs	r2, #255	; 0xff
 80048b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80048b8:	4b1f      	ldr	r3, [pc, #124]	; (8004938 <MX_RTC_Init+0xb0>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80048be:	4b1e      	ldr	r3, [pc, #120]	; (8004938 <MX_RTC_Init+0xb0>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80048c4:	4b1c      	ldr	r3, [pc, #112]	; (8004938 <MX_RTC_Init+0xb0>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80048ca:	4b1b      	ldr	r3, [pc, #108]	; (8004938 <MX_RTC_Init+0xb0>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80048d0:	4819      	ldr	r0, [pc, #100]	; (8004938 <MX_RTC_Init+0xb0>)
 80048d2:	f7ff f94b 	bl	8003b6c <HAL_RTC_Init>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80048dc:	f000 f994 	bl	8004c08 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x8;
 80048e0:	2308      	movs	r3, #8
 80048e2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80048e8:	2300      	movs	r3, #0
 80048ea:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80048ec:	2300      	movs	r3, #0
 80048ee:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80048f0:	2300      	movs	r3, #0
 80048f2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80048f4:	1d3b      	adds	r3, r7, #4
 80048f6:	2201      	movs	r2, #1
 80048f8:	4619      	mov	r1, r3
 80048fa:	480f      	ldr	r0, [pc, #60]	; (8004938 <MX_RTC_Init+0xb0>)
 80048fc:	f7ff f9d7 	bl	8003cae <HAL_RTC_SetTime>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8004906:	f000 f97f 	bl	8004c08 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800490a:	2301      	movs	r3, #1
 800490c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800490e:	2301      	movs	r3, #1
 8004910:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004912:	2301      	movs	r3, #1
 8004914:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8004916:	2300      	movs	r3, #0
 8004918:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800491a:	463b      	mov	r3, r7
 800491c:	2201      	movs	r2, #1
 800491e:	4619      	mov	r1, r3
 8004920:	4805      	ldr	r0, [pc, #20]	; (8004938 <MX_RTC_Init+0xb0>)
 8004922:	f7ff faec 	bl	8003efe <HAL_RTC_SetDate>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800492c:	f000 f96c 	bl	8004c08 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004930:	bf00      	nop
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	2000015c 	.word	0x2000015c
 800493c:	40002800 	.word	0x40002800

08004940 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8004944:	4b3c      	ldr	r3, [pc, #240]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004946:	4a3d      	ldr	r2, [pc, #244]	; (8004a3c <MX_SAI1_Init+0xfc>)
 8004948:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800494a:	4b3b      	ldr	r3, [pc, #236]	; (8004a38 <MX_SAI1_Init+0xf8>)
 800494c:	2200      	movs	r2, #0
 800494e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8004950:	4b39      	ldr	r3, [pc, #228]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004952:	2200      	movs	r2, #0
 8004954:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8004956:	4b38      	ldr	r3, [pc, #224]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004958:	2240      	movs	r2, #64	; 0x40
 800495a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800495c:	4b36      	ldr	r3, [pc, #216]	; (8004a38 <MX_SAI1_Init+0xf8>)
 800495e:	2200      	movs	r2, #0
 8004960:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004962:	4b35      	ldr	r3, [pc, #212]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004964:	2200      	movs	r2, #0
 8004966:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8004968:	4b33      	ldr	r3, [pc, #204]	; (8004a38 <MX_SAI1_Init+0xf8>)
 800496a:	2200      	movs	r2, #0
 800496c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800496e:	4b32      	ldr	r3, [pc, #200]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004970:	2200      	movs	r2, #0
 8004972:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8004974:	4b30      	ldr	r3, [pc, #192]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004976:	2200      	movs	r2, #0
 8004978:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800497a:	4b2f      	ldr	r3, [pc, #188]	; (8004a38 <MX_SAI1_Init+0xf8>)
 800497c:	2200      	movs	r2, #0
 800497e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8004980:	4b2d      	ldr	r3, [pc, #180]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004982:	4a2f      	ldr	r2, [pc, #188]	; (8004a40 <MX_SAI1_Init+0x100>)
 8004984:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8004986:	4b2c      	ldr	r3, [pc, #176]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004988:	2200      	movs	r2, #0
 800498a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800498c:	4b2a      	ldr	r3, [pc, #168]	; (8004a38 <MX_SAI1_Init+0xf8>)
 800498e:	2200      	movs	r2, #0
 8004990:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8004992:	4b29      	ldr	r3, [pc, #164]	; (8004a38 <MX_SAI1_Init+0xf8>)
 8004994:	2200      	movs	r2, #0
 8004996:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8004998:	4b27      	ldr	r3, [pc, #156]	; (8004a38 <MX_SAI1_Init+0xf8>)
 800499a:	2200      	movs	r2, #0
 800499c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 800499e:	4b26      	ldr	r3, [pc, #152]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049a0:	2208      	movs	r2, #8
 80049a2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80049a4:	4b24      	ldr	r3, [pc, #144]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80049aa:	4b23      	ldr	r3, [pc, #140]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80049b0:	4b21      	ldr	r3, [pc, #132]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80049b6:	4b20      	ldr	r3, [pc, #128]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80049bc:	4b1e      	ldr	r3, [pc, #120]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049be:	2200      	movs	r2, #0
 80049c0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80049c2:	4b1d      	ldr	r3, [pc, #116]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80049c8:	4b1b      	ldr	r3, [pc, #108]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80049ce:	4b1a      	ldr	r3, [pc, #104]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80049d4:	4818      	ldr	r0, [pc, #96]	; (8004a38 <MX_SAI1_Init+0xf8>)
 80049d6:	f7ff fc17 	bl	8004208 <HAL_SAI_Init>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 80049e0:	f000 f912 	bl	8004c08 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80049e4:	4b17      	ldr	r3, [pc, #92]	; (8004a44 <MX_SAI1_Init+0x104>)
 80049e6:	4a18      	ldr	r2, [pc, #96]	; (8004a48 <MX_SAI1_Init+0x108>)
 80049e8:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
 80049ea:	4b16      	ldr	r3, [pc, #88]	; (8004a44 <MX_SAI1_Init+0x104>)
 80049ec:	2204      	movs	r2, #4
 80049ee:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 80049f0:	4b14      	ldr	r3, [pc, #80]	; (8004a44 <MX_SAI1_Init+0x104>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 80049f6:	4b13      	ldr	r3, [pc, #76]	; (8004a44 <MX_SAI1_Init+0x104>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80049fc:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <MX_SAI1_Init+0x104>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8004a02:	4b10      	ldr	r3, [pc, #64]	; (8004a44 <MX_SAI1_Init+0x104>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8004a08:	4b0e      	ldr	r3, [pc, #56]	; (8004a44 <MX_SAI1_Init+0x104>)
 8004a0a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8004a0e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8004a10:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <MX_SAI1_Init+0x104>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8004a16:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <MX_SAI1_Init+0x104>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8004a1c:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <MX_SAI1_Init+0x104>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8004a22:	4808      	ldr	r0, [pc, #32]	; (8004a44 <MX_SAI1_Init+0x104>)
 8004a24:	f7ff fbf0 	bl	8004208 <HAL_SAI_Init>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_SAI1_Init+0xf2>
  {
    Error_Handler();
 8004a2e:	f000 f8eb 	bl	8004c08 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8004a32:	bf00      	nop
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	200001bc 	.word	0x200001bc
 8004a3c:	40015404 	.word	0x40015404
 8004a40:	0002ee00 	.word	0x0002ee00
 8004a44:	200000d8 	.word	0x200000d8
 8004a48:	40015424 	.word	0x40015424

08004a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b08a      	sub	sp, #40	; 0x28
 8004a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a52:	f107 0314 	add.w	r3, r7, #20
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	605a      	str	r2, [r3, #4]
 8004a5c:	609a      	str	r2, [r3, #8]
 8004a5e:	60da      	str	r2, [r3, #12]
 8004a60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004a62:	4a64      	ldr	r2, [pc, #400]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a64:	4b63      	ldr	r3, [pc, #396]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a68:	f043 0310 	orr.w	r3, r3, #16
 8004a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a6e:	4b61      	ldr	r3, [pc, #388]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a72:	f003 0310 	and.w	r3, r3, #16
 8004a76:	613b      	str	r3, [r7, #16]
 8004a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a7a:	4a5e      	ldr	r2, [pc, #376]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a7c:	4b5d      	ldr	r3, [pc, #372]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a80:	f043 0304 	orr.w	r3, r3, #4
 8004a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a86:	4b5b      	ldr	r3, [pc, #364]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	60fb      	str	r3, [r7, #12]
 8004a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a92:	4a58      	ldr	r2, [pc, #352]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a94:	4b57      	ldr	r3, [pc, #348]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a98:	f043 0301 	orr.w	r3, r3, #1
 8004a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a9e:	4b55      	ldr	r3, [pc, #340]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	60bb      	str	r3, [r7, #8]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004aaa:	4a52      	ldr	r2, [pc, #328]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004aac:	4b51      	ldr	r3, [pc, #324]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab0:	f043 0302 	orr.w	r3, r3, #2
 8004ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ab6:	4b4f      	ldr	r3, [pc, #316]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	607b      	str	r3, [r7, #4]
 8004ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ac2:	4a4c      	ldr	r2, [pc, #304]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004ac4:	4b4b      	ldr	r3, [pc, #300]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac8:	f043 0308 	orr.w	r3, r3, #8
 8004acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ace:	4b49      	ldr	r3, [pc, #292]	; (8004bf4 <MX_GPIO_Init+0x1a8>)
 8004ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	603b      	str	r3, [r7, #0]
 8004ad8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LED_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8004ada:	2200      	movs	r2, #0
 8004adc:	f240 1109 	movw	r1, #265	; 0x109
 8004ae0:	4845      	ldr	r0, [pc, #276]	; (8004bf8 <MX_GPIO_Init+0x1ac>)
 8004ae2:	f7fc f827 	bl	8000b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MAG_CS_GPIO_Port, MAG_CS_Pin, GPIO_PIN_RESET);
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2101      	movs	r1, #1
 8004aea:	4844      	ldr	r0, [pc, #272]	; (8004bfc <MX_GPIO_Init+0x1b0>)
 8004aec:	f7fc f822 	bl	8000b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8004af0:	2200      	movs	r2, #0
 8004af2:	2104      	movs	r1, #4
 8004af4:	4842      	ldr	r0, [pc, #264]	; (8004c00 <MX_GPIO_Init+0x1b4>)
 8004af6:	f7fc f81d 	bl	8000b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AUDIO_RST_Pin LED_G_Pin XL_CS_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin|LED_G_Pin|XL_CS_Pin;
 8004afa:	f240 1309 	movw	r3, #265	; 0x109
 8004afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b00:	2301      	movs	r3, #1
 8004b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b04:	2300      	movs	r3, #0
 8004b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b0c:	f107 0314 	add.w	r3, r7, #20
 8004b10:	4619      	mov	r1, r3
 8004b12:	4839      	ldr	r0, [pc, #228]	; (8004bf8 <MX_GPIO_Init+0x1ac>)
 8004b14:	f7fb fe66 	bl	80007e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MAG_CS_Pin */
  GPIO_InitStruct.Pin = MAG_CS_Pin;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b20:	2300      	movs	r3, #0
 8004b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b24:	2300      	movs	r3, #0
 8004b26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MAG_CS_GPIO_Port, &GPIO_InitStruct);
 8004b28:	f107 0314 	add.w	r3, r7, #20
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	4833      	ldr	r0, [pc, #204]	; (8004bfc <MX_GPIO_Init+0x1b0>)
 8004b30:	f7fb fe58 	bl	80007e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = MAG_DRDY_Pin;
 8004b34:	2304      	movs	r3, #4
 8004b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MAG_DRDY_GPIO_Port, &GPIO_InitStruct);
 8004b40:	f107 0314 	add.w	r3, r7, #20
 8004b44:	4619      	mov	r1, r3
 8004b46:	482d      	ldr	r0, [pc, #180]	; (8004bfc <MX_GPIO_Init+0x1b0>)
 8004b48:	f7fb fe4c 	bl	80007e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_CENTER_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b50:	4b2c      	ldr	r3, [pc, #176]	; (8004c04 <MX_GPIO_Init+0x1b8>)
 8004b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b54:	2300      	movs	r3, #0
 8004b56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(JOY_CENTER_GPIO_Port, &GPIO_InitStruct);
 8004b58:	f107 0314 	add.w	r3, r7, #20
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b62:	f7fb fe3f 	bl	80007e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8004b66:	232e      	movs	r3, #46	; 0x2e
 8004b68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b6a:	4b26      	ldr	r3, [pc, #152]	; (8004c04 <MX_GPIO_Init+0x1b8>)
 8004b6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004b6e:	2302      	movs	r3, #2
 8004b70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b72:	f107 0314 	add.w	r3, r7, #20
 8004b76:	4619      	mov	r1, r3
 8004b78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b7c:	f7fb fe32 	bl	80007e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8004b80:	2304      	movs	r3, #4
 8004b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b84:	2301      	movs	r3, #1
 8004b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004b90:	f107 0314 	add.w	r3, r7, #20
 8004b94:	4619      	mov	r1, r3
 8004b96:	481a      	ldr	r0, [pc, #104]	; (8004c00 <MX_GPIO_Init+0x1b4>)
 8004b98:	f7fb fe24 	bl	80007e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	2006      	movs	r0, #6
 8004ba2:	f7fb fc6a 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004ba6:	2006      	movs	r0, #6
 8004ba8:	f7fb fc83 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004bac:	2200      	movs	r2, #0
 8004bae:	2100      	movs	r1, #0
 8004bb0:	2007      	movs	r0, #7
 8004bb2:	f7fb fc62 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004bb6:	2007      	movs	r0, #7
 8004bb8:	f7fb fc7b 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	2008      	movs	r0, #8
 8004bc2:	f7fb fc5a 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004bc6:	2008      	movs	r0, #8
 8004bc8:	f7fb fc73 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2100      	movs	r1, #0
 8004bd0:	2009      	movs	r0, #9
 8004bd2:	f7fb fc52 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004bd6:	2009      	movs	r0, #9
 8004bd8:	f7fb fc6b 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004bdc:	2200      	movs	r2, #0
 8004bde:	2100      	movs	r1, #0
 8004be0:	2017      	movs	r0, #23
 8004be2:	f7fb fc4a 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004be6:	2017      	movs	r0, #23
 8004be8:	f7fb fc63 	bl	80004b2 <HAL_NVIC_EnableIRQ>

}
 8004bec:	bf00      	nop
 8004bee:	3728      	adds	r7, #40	; 0x28
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	48001000 	.word	0x48001000
 8004bfc:	48000800 	.word	0x48000800
 8004c00:	48000400 	.word	0x48000400
 8004c04:	10110000 	.word	0x10110000

08004c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <WyswietlAlarmy>:
char* SAlarms = " WYSWIETL ALARMY ";



void WyswietlAlarmy() //TODO wczytywanie z flasha i wyswietlanie
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
	while(joy_event!=fJOY_CENTER)
 8004c1c:	e017      	b.n	8004c4e <WyswietlAlarmy+0x36>
	{
		switch(joy_event)
 8004c1e:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <WyswietlAlarmy+0x44>)
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d002      	beq.n	8004c2c <WyswietlAlarmy+0x14>
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d004      	beq.n	8004c34 <WyswietlAlarmy+0x1c>
			break;
		case fJOY_DOWN:
			__RESET_JOY(joy_event);
			break;
		default:
			break;
 8004c2a:	e007      	b.n	8004c3c <WyswietlAlarmy+0x24>
			__RESET_JOY(joy_event);
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	; (8004c5c <WyswietlAlarmy+0x44>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	701a      	strb	r2, [r3, #0]
			break;
 8004c32:	e003      	b.n	8004c3c <WyswietlAlarmy+0x24>
			__RESET_JOY(joy_event);
 8004c34:	4b09      	ldr	r3, [pc, #36]	; (8004c5c <WyswietlAlarmy+0x44>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	701a      	strb	r2, [r3, #0]
			break;
 8004c3a:	bf00      	nop
		}
		BSP_LCD_GLASS_ScrollSentence("READING ALARMS",1,300);
 8004c3c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c40:	2101      	movs	r1, #1
 8004c42:	4807      	ldr	r0, [pc, #28]	; (8004c60 <WyswietlAlarmy+0x48>)
 8004c44:	f000 fdb4 	bl	80057b0 <BSP_LCD_GLASS_ScrollSentence>
		HAL_Delay(10);
 8004c48:	200a      	movs	r0, #10
 8004c4a:	f7fb fb23 	bl	8000294 <HAL_Delay>
	while(joy_event!=fJOY_CENTER)
 8004c4e:	4b03      	ldr	r3, [pc, #12]	; (8004c5c <WyswietlAlarmy+0x44>)
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2b05      	cmp	r3, #5
 8004c54:	d1e3      	bne.n	8004c1e <WyswietlAlarmy+0x6>
	}


}
 8004c56:	bf00      	nop
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	20000038 	.word	0x20000038
 8004c60:	080069f0 	.word	0x080069f0

08004c64 <PetlaMenu>:

void PetlaMenu(enum OStatus* oStatus)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
	enum Option opt = OptStart;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	73fb      	strb	r3, [r7, #15]
	while(joy_event!=fJOY_LEFT)
 8004c70:	e04b      	b.n	8004d0a <PetlaMenu+0xa6>
	{
		switch(joy_event)
 8004c72:	4b2b      	ldr	r3, [pc, #172]	; (8004d20 <PetlaMenu+0xbc>)
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	3b01      	subs	r3, #1
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d83c      	bhi.n	8004cf6 <PetlaMenu+0x92>
 8004c7c:	a201      	add	r2, pc, #4	; (adr r2, 8004c84 <PetlaMenu+0x20>)
 8004c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c82:	bf00      	nop
 8004c84:	08004cc1 	.word	0x08004cc1
 8004c88:	08004c99 	.word	0x08004c99
 8004c8c:	08004cf7 	.word	0x08004cf7
 8004c90:	08004cdd 	.word	0x08004cdd
 8004c94:	08004ce5 	.word	0x08004ce5
		{
		case fJOY_DOWN:
			__RESET_JOY(joy_event);
 8004c98:	4b21      	ldr	r3, [pc, #132]	; (8004d20 <PetlaMenu+0xbc>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	701a      	strb	r2, [r3, #0]
			BSP_LCD_GLASS_Clear();
 8004c9e:	f000 fd7d 	bl	800579c <BSP_LCD_GLASS_Clear>
			opt = ++opt%OPT_LIMIT;
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
 8004ca8:	7bfa      	ldrb	r2, [r7, #15]
 8004caa:	4b1e      	ldr	r3, [pc, #120]	; (8004d24 <PetlaMenu+0xc0>)
 8004cac:	fba3 1302 	umull	r1, r3, r3, r2
 8004cb0:	0899      	lsrs	r1, r3, #2
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	440b      	add	r3, r1
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	73fb      	strb	r3, [r7, #15]
			break;
 8004cbe:	e01d      	b.n	8004cfc <PetlaMenu+0x98>
		case fJOY_UP:
			__RESET_JOY(joy_event);
 8004cc0:	4b17      	ldr	r3, [pc, #92]	; (8004d20 <PetlaMenu+0xbc>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	701a      	strb	r2, [r3, #0]
			BSP_LCD_GLASS_Clear();
 8004cc6:	f000 fd69 	bl	800579c <BSP_LCD_GLASS_Clear>
			opt = --opt; if(opt>OPT_LIMIT) opt = OptAlarms;
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	73fb      	strb	r3, [r7, #15]
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	2b06      	cmp	r3, #6
 8004cd4:	d911      	bls.n	8004cfa <PetlaMenu+0x96>
 8004cd6:	2305      	movs	r3, #5
 8004cd8:	73fb      	strb	r3, [r7, #15]
			break;
 8004cda:	e00e      	b.n	8004cfa <PetlaMenu+0x96>
		case fJOY_RIGHT:
			__RESET_JOY(joy_event);
 8004cdc:	4b10      	ldr	r3, [pc, #64]	; (8004d20 <PetlaMenu+0xbc>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	701a      	strb	r2, [r3, #0]
			break;
 8004ce2:	e00b      	b.n	8004cfc <PetlaMenu+0x98>
		case fJOY_CENTER:
			__RESET_JOY(joy_event);
 8004ce4:	4b0e      	ldr	r3, [pc, #56]	; (8004d20 <PetlaMenu+0xbc>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
			Obsluz(opt, oStatus);
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	6879      	ldr	r1, [r7, #4]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 f86e 	bl	8004dd0 <Obsluz>
			break;
 8004cf4:	e002      	b.n	8004cfc <PetlaMenu+0x98>
		default:

			break;
 8004cf6:	bf00      	nop
 8004cf8:	e000      	b.n	8004cfc <PetlaMenu+0x98>
			break;
 8004cfa:	bf00      	nop
		}

		DrawOpt(opt);
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 f812 	bl	8004d28 <DrawOpt>
		HAL_Delay(10);
 8004d04:	200a      	movs	r0, #10
 8004d06:	f7fb fac5 	bl	8000294 <HAL_Delay>
	while(joy_event!=fJOY_LEFT)
 8004d0a:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <PetlaMenu+0xbc>)
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b03      	cmp	r3, #3
 8004d10:	d1af      	bne.n	8004c72 <PetlaMenu+0xe>

	}
	__RESET_JOY(joy_event);
 8004d12:	4b03      	ldr	r3, [pc, #12]	; (8004d20 <PetlaMenu+0xbc>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	701a      	strb	r2, [r3, #0]

}
 8004d18:	bf00      	nop
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	20000038 	.word	0x20000038
 8004d24:	aaaaaaab 	.word	0xaaaaaaab

08004d28 <DrawOpt>:

void DrawOpt(enum Option opt)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	4603      	mov	r3, r0
 8004d30:	71fb      	strb	r3, [r7, #7]
	switch(opt)
 8004d32:	79fb      	ldrb	r3, [r7, #7]
 8004d34:	2b05      	cmp	r3, #5
 8004d36:	d839      	bhi.n	8004dac <DrawOpt+0x84>
 8004d38:	a201      	add	r2, pc, #4	; (adr r2, 8004d40 <DrawOpt+0x18>)
 8004d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3e:	bf00      	nop
 8004d40:	08004d59 	.word	0x08004d59
 8004d44:	08004d65 	.word	0x08004d65
 8004d48:	08004d75 	.word	0x08004d75
 8004d4c:	08004d85 	.word	0x08004d85
 8004d50:	08004d91 	.word	0x08004d91
 8004d54:	08004d9d 	.word	0x08004d9d
	{
	case OptStart:
		BSP_LCD_GLASS_DisplayString(Start);
 8004d58:	4b17      	ldr	r3, [pc, #92]	; (8004db8 <DrawOpt+0x90>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fcef 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
		break;
 8004d62:	e024      	b.n	8004dae <DrawOpt+0x86>
	case OptSTime:
		BSP_LCD_GLASS_ScrollSentence(STime,1,100);
 8004d64:	4b15      	ldr	r3, [pc, #84]	; (8004dbc <DrawOpt+0x94>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2264      	movs	r2, #100	; 0x64
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 fd1f 	bl	80057b0 <BSP_LCD_GLASS_ScrollSentence>
		break;
 8004d72:	e01c      	b.n	8004dae <DrawOpt+0x86>
	case OptSDate:
		BSP_LCD_GLASS_ScrollSentence(SDate,1,100);
 8004d74:	4b12      	ldr	r3, [pc, #72]	; (8004dc0 <DrawOpt+0x98>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2264      	movs	r2, #100	; 0x64
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 fd17 	bl	80057b0 <BSP_LCD_GLASS_ScrollSentence>
		break;
 8004d82:	e014      	b.n	8004dae <DrawOpt+0x86>
	case OptDioda:
		BSP_LCD_GLASS_DisplayString(SLED);
 8004d84:	4b0f      	ldr	r3, [pc, #60]	; (8004dc4 <DrawOpt+0x9c>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 fcd9 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
		break;
 8004d8e:	e00e      	b.n	8004dae <DrawOpt+0x86>
	case OptAudio:
		BSP_LCD_GLASS_DisplayString(SAUDIO);
 8004d90:	4b0d      	ldr	r3, [pc, #52]	; (8004dc8 <DrawOpt+0xa0>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fcd3 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
		break;
 8004d9a:	e008      	b.n	8004dae <DrawOpt+0x86>
	case OptAlarms:
		BSP_LCD_GLASS_ScrollSentence(SAlarms,1,100);
 8004d9c:	4b0b      	ldr	r3, [pc, #44]	; (8004dcc <DrawOpt+0xa4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2264      	movs	r2, #100	; 0x64
 8004da2:	2101      	movs	r1, #1
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fd03 	bl	80057b0 <BSP_LCD_GLASS_ScrollSentence>
		break;
 8004daa:	e000      	b.n	8004dae <DrawOpt+0x86>
	default:
		break;
 8004dac:	bf00      	nop
	}
}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20000000 	.word	0x20000000
 8004dbc:	20000004 	.word	0x20000004
 8004dc0:	20000008 	.word	0x20000008
 8004dc4:	2000000c 	.word	0x2000000c
 8004dc8:	20000010 	.word	0x20000010
 8004dcc:	20000014 	.word	0x20000014

08004dd0 <Obsluz>:

void Obsluz(enum Option opt, enum OStatus* out)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	6039      	str	r1, [r7, #0]
 8004dda:	71fb      	strb	r3, [r7, #7]
	switch(opt)
 8004ddc:	79fb      	ldrb	r3, [r7, #7]
 8004dde:	2b05      	cmp	r3, #5
 8004de0:	d824      	bhi.n	8004e2c <Obsluz+0x5c>
 8004de2:	a201      	add	r2, pc, #4	; (adr r2, 8004de8 <Obsluz+0x18>)
 8004de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de8:	08004e01 	.word	0x08004e01
 8004dec:	08004e07 	.word	0x08004e07
 8004df0:	08004e0f 	.word	0x08004e0f
 8004df4:	08004e17 	.word	0x08004e17
 8004df8:	08004e1f 	.word	0x08004e1f
 8004dfc:	08004e27 	.word	0x08004e27
	{
	case OptStart:
		Start_Acc();
 8004e00:	f000 f81c 	bl	8004e3c <Start_Acc>
		break;
 8004e04:	e013      	b.n	8004e2e <Obsluz+0x5e>
	case OptSTime:
		SetTime(&hrtc);
 8004e06:	480c      	ldr	r0, [pc, #48]	; (8004e38 <Obsluz+0x68>)
 8004e08:	f000 f968 	bl	80050dc <SetTime>
		break;
 8004e0c:	e00f      	b.n	8004e2e <Obsluz+0x5e>
	case OptSDate:
		SetDate(&hrtc);
 8004e0e:	480a      	ldr	r0, [pc, #40]	; (8004e38 <Obsluz+0x68>)
 8004e10:	f000 fa64 	bl	80052dc <SetDate>
		break;
 8004e14:	e00b      	b.n	8004e2e <Obsluz+0x5e>
	case OptDioda:
		SetLED(out);
 8004e16:	6838      	ldr	r0, [r7, #0]
 8004e18:	f000 f872 	bl	8004f00 <SetLED>
		break;
 8004e1c:	e007      	b.n	8004e2e <Obsluz+0x5e>
	case OptAudio:
		SetAUDIO(out);
 8004e1e:	6838      	ldr	r0, [r7, #0]
 8004e20:	f000 f814 	bl	8004e4c <SetAUDIO>
		break;
 8004e24:	e003      	b.n	8004e2e <Obsluz+0x5e>
	case OptAlarms:
		WyswietlAlarmy();
 8004e26:	f7ff fef7 	bl	8004c18 <WyswietlAlarmy>
		break;
 8004e2a:	e000      	b.n	8004e2e <Obsluz+0x5e>
	default:
		break;
 8004e2c:	bf00      	nop
	}
}
 8004e2e:	bf00      	nop
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	2000015c 	.word	0x2000015c

08004e3c <Start_Acc>:

void Start_Acc()
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
	return;
 8004e40:	bf00      	nop
}
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
	...

08004e4c <SetAUDIO>:

void SetAUDIO(enum OStatus* outs)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b084      	sub	sp, #16
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
	enum OStatus outst = *outs;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	73fb      	strb	r3, [r7, #15]
	while(joy_event!=fJOY_CENTER)
 8004e5a:	e03c      	b.n	8004ed6 <SetAUDIO+0x8a>
	{
		switch(joy_event)
 8004e5c:	4b25      	ldr	r3, [pc, #148]	; (8004ef4 <SetAUDIO+0xa8>)
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d016      	beq.n	8004e92 <SetAUDIO+0x46>
 8004e64:	2b03      	cmp	r3, #3
 8004e66:	d026      	beq.n	8004eb6 <SetAUDIO+0x6a>
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d000      	beq.n	8004e6e <SetAUDIO+0x22>
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
			break;
		default:
			break;
 8004e6c:	e027      	b.n	8004ebe <SetAUDIO+0x72>
			__RESET_JOY(joy_event);
 8004e6e:	4b21      	ldr	r3, [pc, #132]	; (8004ef4 <SetAUDIO+0xa8>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	701a      	strb	r2, [r3, #0]
			if(outst&fAUDIO) outst &= ~fAUDIO;
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d004      	beq.n	8004e88 <SetAUDIO+0x3c>
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
 8004e80:	f023 0302 	bic.w	r3, r3, #2
 8004e84:	73fb      	strb	r3, [r7, #15]
			break;
 8004e86:	e01a      	b.n	8004ebe <SetAUDIO+0x72>
			else outst |= fAUDIO;
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
 8004e8a:	f043 0302 	orr.w	r3, r3, #2
 8004e8e:	73fb      	strb	r3, [r7, #15]
			break;
 8004e90:	e015      	b.n	8004ebe <SetAUDIO+0x72>
			__RESET_JOY(joy_event);
 8004e92:	4b18      	ldr	r3, [pc, #96]	; (8004ef4 <SetAUDIO+0xa8>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	701a      	strb	r2, [r3, #0]
			if(outst&fAUDIO) outst &= ~fAUDIO;
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d004      	beq.n	8004eac <SetAUDIO+0x60>
 8004ea2:	7bfb      	ldrb	r3, [r7, #15]
 8004ea4:	f023 0302 	bic.w	r3, r3, #2
 8004ea8:	73fb      	strb	r3, [r7, #15]
			break;
 8004eaa:	e008      	b.n	8004ebe <SetAUDIO+0x72>
			else outst |= fAUDIO;
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
 8004eae:	f043 0302 	orr.w	r3, r3, #2
 8004eb2:	73fb      	strb	r3, [r7, #15]
			break;
 8004eb4:	e003      	b.n	8004ebe <SetAUDIO+0x72>
			__RESET_JOY(joy_event);
 8004eb6:	4b0f      	ldr	r3, [pc, #60]	; (8004ef4 <SetAUDIO+0xa8>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	701a      	strb	r2, [r3, #0]
			return;
 8004ebc:	e016      	b.n	8004eec <SetAUDIO+0xa0>
		}
		if(outst&fAUDIO) BSP_LCD_GLASS_DisplayString("ON    ");
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <SetAUDIO+0x84>
 8004ec8:	480b      	ldr	r0, [pc, #44]	; (8004ef8 <SetAUDIO+0xac>)
 8004eca:	f000 fc39 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
 8004ece:	e002      	b.n	8004ed6 <SetAUDIO+0x8a>
		else BSP_LCD_GLASS_DisplayString("OFF   ");
 8004ed0:	480a      	ldr	r0, [pc, #40]	; (8004efc <SetAUDIO+0xb0>)
 8004ed2:	f000 fc35 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
	while(joy_event!=fJOY_CENTER)
 8004ed6:	4b07      	ldr	r3, [pc, #28]	; (8004ef4 <SetAUDIO+0xa8>)
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b05      	cmp	r3, #5
 8004edc:	d1be      	bne.n	8004e5c <SetAUDIO+0x10>
	}
	__RESET_JOY(joy_event);
 8004ede:	4b05      	ldr	r3, [pc, #20]	; (8004ef4 <SetAUDIO+0xa8>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	701a      	strb	r2, [r3, #0]

	*outs = outst;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	7bfa      	ldrb	r2, [r7, #15]
 8004ee8:	701a      	strb	r2, [r3, #0]

	return;
 8004eea:	bf00      	nop
}
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	20000038 	.word	0x20000038
 8004ef8:	08006a00 	.word	0x08006a00
 8004efc:	08006a08 	.word	0x08006a08

08004f00 <SetLED>:

void SetLED(enum OStatus* outs)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
	enum OStatus outst = *outs;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	73fb      	strb	r3, [r7, #15]
	while(joy_event!=fJOY_CENTER)
 8004f0e:	e03c      	b.n	8004f8a <SetLED+0x8a>
	{
		switch(joy_event)
 8004f10:	4b25      	ldr	r3, [pc, #148]	; (8004fa8 <SetLED+0xa8>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d016      	beq.n	8004f46 <SetLED+0x46>
 8004f18:	2b03      	cmp	r3, #3
 8004f1a:	d026      	beq.n	8004f6a <SetLED+0x6a>
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d000      	beq.n	8004f22 <SetLED+0x22>
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
			break;
		default:
			break;
 8004f20:	e027      	b.n	8004f72 <SetLED+0x72>
			__RESET_JOY(joy_event);
 8004f22:	4b21      	ldr	r3, [pc, #132]	; (8004fa8 <SetLED+0xa8>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	701a      	strb	r2, [r3, #0]
			if(outst&fLED) outst &= ~fLED;
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d004      	beq.n	8004f3c <SetLED+0x3c>
 8004f32:	7bfb      	ldrb	r3, [r7, #15]
 8004f34:	f023 0301 	bic.w	r3, r3, #1
 8004f38:	73fb      	strb	r3, [r7, #15]
			break;
 8004f3a:	e01a      	b.n	8004f72 <SetLED+0x72>
			else outst |= fAUDIO;
 8004f3c:	7bfb      	ldrb	r3, [r7, #15]
 8004f3e:	f043 0302 	orr.w	r3, r3, #2
 8004f42:	73fb      	strb	r3, [r7, #15]
			break;
 8004f44:	e015      	b.n	8004f72 <SetLED+0x72>
			__RESET_JOY(joy_event);
 8004f46:	4b18      	ldr	r3, [pc, #96]	; (8004fa8 <SetLED+0xa8>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	701a      	strb	r2, [r3, #0]
			if(outst&fLED) outst &= ~fLED;
 8004f4c:	7bfb      	ldrb	r3, [r7, #15]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d004      	beq.n	8004f60 <SetLED+0x60>
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	f023 0301 	bic.w	r3, r3, #1
 8004f5c:	73fb      	strb	r3, [r7, #15]
			break;
 8004f5e:	e008      	b.n	8004f72 <SetLED+0x72>
			else outst |= fLED;
 8004f60:	7bfb      	ldrb	r3, [r7, #15]
 8004f62:	f043 0301 	orr.w	r3, r3, #1
 8004f66:	73fb      	strb	r3, [r7, #15]
			break;
 8004f68:	e003      	b.n	8004f72 <SetLED+0x72>
			__RESET_JOY(joy_event);
 8004f6a:	4b0f      	ldr	r3, [pc, #60]	; (8004fa8 <SetLED+0xa8>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	701a      	strb	r2, [r3, #0]
			return;
 8004f70:	e016      	b.n	8004fa0 <SetLED+0xa0>
		}
		if(outst&fLED) BSP_LCD_GLASS_DisplayString("ON    ");
 8004f72:	7bfb      	ldrb	r3, [r7, #15]
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <SetLED+0x84>
 8004f7c:	480b      	ldr	r0, [pc, #44]	; (8004fac <SetLED+0xac>)
 8004f7e:	f000 fbdf 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
 8004f82:	e002      	b.n	8004f8a <SetLED+0x8a>
		else BSP_LCD_GLASS_DisplayString("OFF   ");
 8004f84:	480a      	ldr	r0, [pc, #40]	; (8004fb0 <SetLED+0xb0>)
 8004f86:	f000 fbdb 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
	while(joy_event!=fJOY_CENTER)
 8004f8a:	4b07      	ldr	r3, [pc, #28]	; (8004fa8 <SetLED+0xa8>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b05      	cmp	r3, #5
 8004f90:	d1be      	bne.n	8004f10 <SetLED+0x10>
	}
	__RESET_JOY(joy_event);
 8004f92:	4b05      	ldr	r3, [pc, #20]	; (8004fa8 <SetLED+0xa8>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	701a      	strb	r2, [r3, #0]

	*outs = outst;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	7bfa      	ldrb	r2, [r7, #15]
 8004f9c:	701a      	strb	r2, [r3, #0]

	return;;
 8004f9e:	bf00      	nop
}
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000038 	.word	0x20000038
 8004fac:	08006a00 	.word	0x08006a00
 8004fb0:	08006a08 	.word	0x08006a08

08004fb4 <HAL_RTC_MspInit>:


enum Joy_Event joy_event;

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a08      	ldr	r2, [pc, #32]	; (8004fe4 <HAL_RTC_MspInit+0x30>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d107      	bne.n	8004fd6 <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004fc6:	4a08      	ldr	r2, [pc, #32]	; (8004fe8 <HAL_RTC_MspInit+0x34>)
 8004fc8:	4b07      	ldr	r3, [pc, #28]	; (8004fe8 <HAL_RTC_MspInit+0x34>)
 8004fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	40002800 	.word	0x40002800
 8004fe8:	40021000 	.word	0x40021000

08004fec <DrawTime>:

void DrawTime(RTC_HandleTypeDef* dhrtc)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b08a      	sub	sp, #40	; 0x28
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
	char napis[7] = "      \0";
 8004ff4:	4a38      	ldr	r2, [pc, #224]	; (80050d8 <DrawTime+0xec>)
 8004ff6:	f107 0320 	add.w	r3, r7, #32
 8004ffa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004ffe:	6018      	str	r0, [r3, #0]
 8005000:	3304      	adds	r3, #4
 8005002:	8019      	strh	r1, [r3, #0]
 8005004:	3302      	adds	r3, #2
 8005006:	0c0a      	lsrs	r2, r1, #16
 8005008:	701a      	strb	r2, [r3, #0]
	RTC_TimeTypeDef sTime; RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(dhrtc,&sTime,RTC_FORMAT_BIN);
 800500a:	f107 030c 	add.w	r3, r7, #12
 800500e:	2200      	movs	r2, #0
 8005010:	4619      	mov	r1, r3
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7fe ff17 	bl	8003e46 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(dhrtc,&sDate,RTC_FORMAT_BIN);
 8005018:	f107 0308 	add.w	r3, r7, #8
 800501c:	2200      	movs	r2, #0
 800501e:	4619      	mov	r1, r3
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f7ff f81a 	bl	800405a <HAL_RTC_GetDate>
	BSP_LCD_GLASS_Clear();
 8005026:	f000 fbb9 	bl	800579c <BSP_LCD_GLASS_Clear>
	HAL_Delay(10);
 800502a:	200a      	movs	r0, #10
 800502c:	f7fb f932 	bl	8000294 <HAL_Delay>


	if(sTime.Hours>9) itoa(sTime.Hours,napis,10);
 8005030:	7b3b      	ldrb	r3, [r7, #12]
 8005032:	2b09      	cmp	r3, #9
 8005034:	d908      	bls.n	8005048 <DrawTime+0x5c>
 8005036:	7b3b      	ldrb	r3, [r7, #12]
 8005038:	4618      	mov	r0, r3
 800503a:	f107 0320 	add.w	r3, r7, #32
 800503e:	220a      	movs	r2, #10
 8005040:	4619      	mov	r1, r3
 8005042:	f001 fc3d 	bl	80068c0 <itoa>
 8005046:	e00b      	b.n	8005060 <DrawTime+0x74>
	else {itoa(sTime.Hours,napis+1,10); napis[0] = ' ';}
 8005048:	7b3b      	ldrb	r3, [r7, #12]
 800504a:	4618      	mov	r0, r3
 800504c:	f107 0320 	add.w	r3, r7, #32
 8005050:	3301      	adds	r3, #1
 8005052:	220a      	movs	r2, #10
 8005054:	4619      	mov	r1, r3
 8005056:	f001 fc33 	bl	80068c0 <itoa>
 800505a:	2320      	movs	r3, #32
 800505c:	f887 3020 	strb.w	r3, [r7, #32]

	if(sTime.Minutes>9) itoa(sTime.Minutes,napis+2,10);
 8005060:	7b7b      	ldrb	r3, [r7, #13]
 8005062:	2b09      	cmp	r3, #9
 8005064:	d909      	bls.n	800507a <DrawTime+0x8e>
 8005066:	7b7b      	ldrb	r3, [r7, #13]
 8005068:	4618      	mov	r0, r3
 800506a:	f107 0320 	add.w	r3, r7, #32
 800506e:	3302      	adds	r3, #2
 8005070:	220a      	movs	r2, #10
 8005072:	4619      	mov	r1, r3
 8005074:	f001 fc24 	bl	80068c0 <itoa>
 8005078:	e00b      	b.n	8005092 <DrawTime+0xa6>
	else {itoa(sTime.Minutes,napis+3,10); napis[2] = ' ';}
 800507a:	7b7b      	ldrb	r3, [r7, #13]
 800507c:	4618      	mov	r0, r3
 800507e:	f107 0320 	add.w	r3, r7, #32
 8005082:	3303      	adds	r3, #3
 8005084:	220a      	movs	r2, #10
 8005086:	4619      	mov	r1, r3
 8005088:	f001 fc1a 	bl	80068c0 <itoa>
 800508c:	2320      	movs	r3, #32
 800508e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	if(sTime.Seconds>9) itoa(sTime.Seconds,napis+4,10);
 8005092:	7bbb      	ldrb	r3, [r7, #14]
 8005094:	2b09      	cmp	r3, #9
 8005096:	d909      	bls.n	80050ac <DrawTime+0xc0>
 8005098:	7bbb      	ldrb	r3, [r7, #14]
 800509a:	4618      	mov	r0, r3
 800509c:	f107 0320 	add.w	r3, r7, #32
 80050a0:	3304      	adds	r3, #4
 80050a2:	220a      	movs	r2, #10
 80050a4:	4619      	mov	r1, r3
 80050a6:	f001 fc0b 	bl	80068c0 <itoa>
 80050aa:	e00b      	b.n	80050c4 <DrawTime+0xd8>
		else {itoa(sTime.Seconds,napis+5,10); napis[4] = ' ';}
 80050ac:	7bbb      	ldrb	r3, [r7, #14]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f107 0320 	add.w	r3, r7, #32
 80050b4:	3305      	adds	r3, #5
 80050b6:	220a      	movs	r2, #10
 80050b8:	4619      	mov	r1, r3
 80050ba:	f001 fc01 	bl	80068c0 <itoa>
 80050be:	2320      	movs	r3, #32
 80050c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	BSP_LCD_GLASS_DisplayString(napis);
 80050c4:	f107 0320 	add.w	r3, r7, #32
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 fb39 	bl	8005740 <BSP_LCD_GLASS_DisplayString>



}
 80050ce:	bf00      	nop
 80050d0:	3728      	adds	r7, #40	; 0x28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	08006a10 	.word	0x08006a10

080050dc <SetTime>:

void SetTime(RTC_HandleTypeDef* dhrtc)
{
 80050dc:	b5b0      	push	{r4, r5, r7, lr}
 80050de:	b090      	sub	sp, #64	; 0x40
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
	char* pusty = "      \0";
 80050e4:	4b7b      	ldr	r3, [pc, #492]	; (80052d4 <SetTime+0x1f8>)
 80050e6:	63fb      	str	r3, [r7, #60]	; 0x3c
	char napis[7] = "      \0";
 80050e8:	4a7a      	ldr	r2, [pc, #488]	; (80052d4 <SetTime+0x1f8>)
 80050ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80050ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050f2:	6018      	str	r0, [r3, #0]
 80050f4:	3304      	adds	r3, #4
 80050f6:	8019      	strh	r1, [r3, #0]
 80050f8:	3302      	adds	r3, #2
 80050fa:	0c0a      	lsrs	r2, r1, #16
 80050fc:	701a      	strb	r2, [r3, #0]
	RTC_TimeTypeDef sTime, sTime2; RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(dhrtc,&sTime,RTC_FORMAT_BIN);
 80050fe:	f107 0320 	add.w	r3, r7, #32
 8005102:	2200      	movs	r2, #0
 8005104:	4619      	mov	r1, r3
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fe fe9d 	bl	8003e46 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(dhrtc,&sDate,RTC_FORMAT_BIN);
 800510c:	f107 0308 	add.w	r3, r7, #8
 8005110:	2200      	movs	r2, #0
 8005112:	4619      	mov	r1, r3
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7fe ffa0 	bl	800405a <HAL_RTC_GetDate>

	sTime2 = sTime;
 800511a:	f107 040c 	add.w	r4, r7, #12
 800511e:	f107 0520 	add.w	r5, r7, #32
 8005122:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005124:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005126:	682b      	ldr	r3, [r5, #0]
 8005128:	6023      	str	r3, [r4, #0]
	sTime2.DayLightSaving = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	61bb      	str	r3, [r7, #24]

	BSP_LCD_GLASS_Clear();
 800512e:	f000 fb35 	bl	800579c <BSP_LCD_GLASS_Clear>
	//GODZINA


	while(joy_event!=fJOY_CENTER){
 8005132:	e055      	b.n	80051e0 <SetTime+0x104>
		strcpy(napis,pusty);
 8005134:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005138:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800513a:	4618      	mov	r0, r3
 800513c:	f001 fbca 	bl	80068d4 <strcpy>
		napis[0] = 'H';
 8005140:	2348      	movs	r3, #72	; 0x48
 8005142:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

		switch(joy_event)
 8005146:	4b64      	ldr	r3, [pc, #400]	; (80052d8 <SetTime+0x1fc>)
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	2b02      	cmp	r3, #2
 800514c:	d011      	beq.n	8005172 <SetTime+0x96>
 800514e:	2b03      	cmp	r3, #3
 8005150:	d01c      	beq.n	800518c <SetTime+0xb0>
 8005152:	2b01      	cmp	r3, #1
 8005154:	d000      	beq.n	8005158 <SetTime+0x7c>
			break;
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
		default:
			break;
 8005156:	e020      	b.n	800519a <SetTime+0xbe>
			__RESET_JOY(joy_event);
 8005158:	4b5f      	ldr	r3, [pc, #380]	; (80052d8 <SetTime+0x1fc>)
 800515a:	2200      	movs	r2, #0
 800515c:	701a      	strb	r2, [r3, #0]
			++(sTime2.Hours); if(sTime2.Hours>23) sTime2.Hours = 0;
 800515e:	7b3b      	ldrb	r3, [r7, #12]
 8005160:	3301      	adds	r3, #1
 8005162:	b2db      	uxtb	r3, r3
 8005164:	733b      	strb	r3, [r7, #12]
 8005166:	7b3b      	ldrb	r3, [r7, #12]
 8005168:	2b17      	cmp	r3, #23
 800516a:	d913      	bls.n	8005194 <SetTime+0xb8>
 800516c:	2300      	movs	r3, #0
 800516e:	733b      	strb	r3, [r7, #12]
			break;
 8005170:	e010      	b.n	8005194 <SetTime+0xb8>
			__RESET_JOY(joy_event);
 8005172:	4b59      	ldr	r3, [pc, #356]	; (80052d8 <SetTime+0x1fc>)
 8005174:	2200      	movs	r2, #0
 8005176:	701a      	strb	r2, [r3, #0]
			--(sTime2.Hours); if(sTime2.Hours>23) sTime2.Hours = 23;
 8005178:	7b3b      	ldrb	r3, [r7, #12]
 800517a:	3b01      	subs	r3, #1
 800517c:	b2db      	uxtb	r3, r3
 800517e:	733b      	strb	r3, [r7, #12]
 8005180:	7b3b      	ldrb	r3, [r7, #12]
 8005182:	2b17      	cmp	r3, #23
 8005184:	d908      	bls.n	8005198 <SetTime+0xbc>
 8005186:	2317      	movs	r3, #23
 8005188:	733b      	strb	r3, [r7, #12]
			break;
 800518a:	e005      	b.n	8005198 <SetTime+0xbc>
			__RESET_JOY(joy_event);
 800518c:	4b52      	ldr	r3, [pc, #328]	; (80052d8 <SetTime+0x1fc>)
 800518e:	2200      	movs	r2, #0
 8005190:	701a      	strb	r2, [r3, #0]
			return;
 8005192:	e09b      	b.n	80052cc <SetTime+0x1f0>
			break;
 8005194:	bf00      	nop
 8005196:	e000      	b.n	800519a <SetTime+0xbe>
			break;
 8005198:	bf00      	nop
		}
		HAL_Delay(10);
 800519a:	200a      	movs	r0, #10
 800519c:	f7fb f87a 	bl	8000294 <HAL_Delay>

		if(sTime2.Hours > 9)
 80051a0:	7b3b      	ldrb	r3, [r7, #12]
 80051a2:	2b09      	cmp	r3, #9
 80051a4:	d909      	bls.n	80051ba <SetTime+0xde>
			itoa(sTime2.Hours, napis+4, 10);
 80051a6:	7b3b      	ldrb	r3, [r7, #12]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80051ae:	3304      	adds	r3, #4
 80051b0:	220a      	movs	r2, #10
 80051b2:	4619      	mov	r1, r3
 80051b4:	f001 fb84 	bl	80068c0 <itoa>
 80051b8:	e008      	b.n	80051cc <SetTime+0xf0>
		else itoa(sTime2.Hours, napis+5, 10);
 80051ba:	7b3b      	ldrb	r3, [r7, #12]
 80051bc:	4618      	mov	r0, r3
 80051be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80051c2:	3305      	adds	r3, #5
 80051c4:	220a      	movs	r2, #10
 80051c6:	4619      	mov	r1, r3
 80051c8:	f001 fb7a 	bl	80068c0 <itoa>

		BSP_LCD_GLASS_Clear();
 80051cc:	f000 fae6 	bl	800579c <BSP_LCD_GLASS_Clear>
		HAL_Delay(10);
 80051d0:	200a      	movs	r0, #10
 80051d2:	f7fb f85f 	bl	8000294 <HAL_Delay>
		BSP_LCD_GLASS_DisplayString(napis);
 80051d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fab0 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
	while(joy_event!=fJOY_CENTER){
 80051e0:	4b3d      	ldr	r3, [pc, #244]	; (80052d8 <SetTime+0x1fc>)
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	2b05      	cmp	r3, #5
 80051e6:	d1a5      	bne.n	8005134 <SetTime+0x58>

	}
	__RESET_JOY(joy_event);
 80051e8:	4b3b      	ldr	r3, [pc, #236]	; (80052d8 <SetTime+0x1fc>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	701a      	strb	r2, [r3, #0]

	//MINUTY

	while(joy_event!=fJOY_CENTER){
 80051ee:	e05b      	b.n	80052a8 <SetTime+0x1cc>
		strcpy(napis,pusty);
 80051f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80051f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051f6:	4618      	mov	r0, r3
 80051f8:	f001 fb6c 	bl	80068d4 <strcpy>
		napis[0] = 'M'; napis[1] = 'I'; napis[2] = 'N';
 80051fc:	234d      	movs	r3, #77	; 0x4d
 80051fe:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8005202:	2349      	movs	r3, #73	; 0x49
 8005204:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8005208:	234e      	movs	r3, #78	; 0x4e
 800520a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

		switch(joy_event)
 800520e:	4b32      	ldr	r3, [pc, #200]	; (80052d8 <SetTime+0x1fc>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	2b02      	cmp	r3, #2
 8005214:	d011      	beq.n	800523a <SetTime+0x15e>
 8005216:	2b03      	cmp	r3, #3
 8005218:	d01c      	beq.n	8005254 <SetTime+0x178>
 800521a:	2b01      	cmp	r3, #1
 800521c:	d000      	beq.n	8005220 <SetTime+0x144>
			break;
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
		default:
			break;
 800521e:	e020      	b.n	8005262 <SetTime+0x186>
			__RESET_JOY(joy_event);
 8005220:	4b2d      	ldr	r3, [pc, #180]	; (80052d8 <SetTime+0x1fc>)
 8005222:	2200      	movs	r2, #0
 8005224:	701a      	strb	r2, [r3, #0]
			++sTime2.Minutes; if(sTime2.Minutes>59) sTime2.Minutes = 0;
 8005226:	7b7b      	ldrb	r3, [r7, #13]
 8005228:	3301      	adds	r3, #1
 800522a:	b2db      	uxtb	r3, r3
 800522c:	737b      	strb	r3, [r7, #13]
 800522e:	7b7b      	ldrb	r3, [r7, #13]
 8005230:	2b3b      	cmp	r3, #59	; 0x3b
 8005232:	d913      	bls.n	800525c <SetTime+0x180>
 8005234:	2300      	movs	r3, #0
 8005236:	737b      	strb	r3, [r7, #13]
			break;
 8005238:	e010      	b.n	800525c <SetTime+0x180>
			__RESET_JOY(joy_event);
 800523a:	4b27      	ldr	r3, [pc, #156]	; (80052d8 <SetTime+0x1fc>)
 800523c:	2200      	movs	r2, #0
 800523e:	701a      	strb	r2, [r3, #0]
			--sTime2.Minutes; if(sTime2.Minutes>59) sTime2.Minutes = 59;
 8005240:	7b7b      	ldrb	r3, [r7, #13]
 8005242:	3b01      	subs	r3, #1
 8005244:	b2db      	uxtb	r3, r3
 8005246:	737b      	strb	r3, [r7, #13]
 8005248:	7b7b      	ldrb	r3, [r7, #13]
 800524a:	2b3b      	cmp	r3, #59	; 0x3b
 800524c:	d908      	bls.n	8005260 <SetTime+0x184>
 800524e:	233b      	movs	r3, #59	; 0x3b
 8005250:	737b      	strb	r3, [r7, #13]
			break;
 8005252:	e005      	b.n	8005260 <SetTime+0x184>
			__RESET_JOY(joy_event);
 8005254:	4b20      	ldr	r3, [pc, #128]	; (80052d8 <SetTime+0x1fc>)
 8005256:	2200      	movs	r2, #0
 8005258:	701a      	strb	r2, [r3, #0]
			return;
 800525a:	e037      	b.n	80052cc <SetTime+0x1f0>
			break;
 800525c:	bf00      	nop
 800525e:	e000      	b.n	8005262 <SetTime+0x186>
			break;
 8005260:	bf00      	nop
		}

		if(sTime2.Minutes>= 10)
 8005262:	7b7b      	ldrb	r3, [r7, #13]
 8005264:	2b09      	cmp	r3, #9
 8005266:	d909      	bls.n	800527c <SetTime+0x1a0>
			itoa(sTime2.Minutes, napis+4, 10);
 8005268:	7b7b      	ldrb	r3, [r7, #13]
 800526a:	4618      	mov	r0, r3
 800526c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005270:	3304      	adds	r3, #4
 8005272:	220a      	movs	r2, #10
 8005274:	4619      	mov	r1, r3
 8005276:	f001 fb23 	bl	80068c0 <itoa>
 800527a:	e008      	b.n	800528e <SetTime+0x1b2>
		else itoa(sTime2.Minutes, napis+5, 10);
 800527c:	7b7b      	ldrb	r3, [r7, #13]
 800527e:	4618      	mov	r0, r3
 8005280:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005284:	3305      	adds	r3, #5
 8005286:	220a      	movs	r2, #10
 8005288:	4619      	mov	r1, r3
 800528a:	f001 fb19 	bl	80068c0 <itoa>

		BSP_LCD_GLASS_Clear();
 800528e:	f000 fa85 	bl	800579c <BSP_LCD_GLASS_Clear>
		HAL_Delay(10);
 8005292:	200a      	movs	r0, #10
 8005294:	f7fa fffe 	bl	8000294 <HAL_Delay>
		BSP_LCD_GLASS_DisplayString(napis);
 8005298:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800529c:	4618      	mov	r0, r3
 800529e:	f000 fa4f 	bl	8005740 <BSP_LCD_GLASS_DisplayString>

		HAL_Delay(10);
 80052a2:	200a      	movs	r0, #10
 80052a4:	f7fa fff6 	bl	8000294 <HAL_Delay>
	while(joy_event!=fJOY_CENTER){
 80052a8:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <SetTime+0x1fc>)
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2b05      	cmp	r3, #5
 80052ae:	d19f      	bne.n	80051f0 <SetTime+0x114>
	}
	__RESET_JOY(joy_event);
 80052b0:	4b09      	ldr	r3, [pc, #36]	; (80052d8 <SetTime+0x1fc>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	701a      	strb	r2, [r3, #0]

	sTime2.Seconds = 0; sTime2.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80052b6:	2300      	movs	r3, #0
 80052b8:	73bb      	strb	r3, [r7, #14]
 80052ba:	2300      	movs	r3, #0
 80052bc:	61bb      	str	r3, [r7, #24]

	HAL_RTC_SetTime(dhrtc, &sTime2,RTC_FORMAT_BIN);
 80052be:	f107 030c 	add.w	r3, r7, #12
 80052c2:	2200      	movs	r2, #0
 80052c4:	4619      	mov	r1, r3
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7fe fcf1 	bl	8003cae <HAL_RTC_SetTime>
}
 80052cc:	3740      	adds	r7, #64	; 0x40
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bdb0      	pop	{r4, r5, r7, pc}
 80052d2:	bf00      	nop
 80052d4:	08006a10 	.word	0x08006a10
 80052d8:	20000038 	.word	0x20000038

080052dc <SetDate>:

void SetDate(RTC_HandleTypeDef* dhrtc)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b088      	sub	sp, #32
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
	char* pusty = "      \0";
 80052e4:	4bb8      	ldr	r3, [pc, #736]	; (80055c8 <SetDate+0x2ec>)
 80052e6:	61bb      	str	r3, [r7, #24]
	char napis[7] = "      \0";
 80052e8:	4ab7      	ldr	r2, [pc, #732]	; (80055c8 <SetDate+0x2ec>)
 80052ea:	f107 0310 	add.w	r3, r7, #16
 80052ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052f2:	6018      	str	r0, [r3, #0]
 80052f4:	3304      	adds	r3, #4
 80052f6:	8019      	strh	r1, [r3, #0]
 80052f8:	3302      	adds	r3, #2
 80052fa:	0c0a      	lsrs	r2, r1, #16
 80052fc:	701a      	strb	r2, [r3, #0]
	RTC_DateTypeDef sDate2, sDate;
	uint8_t MAX_DAY = 31;
 80052fe:	231f      	movs	r3, #31
 8005300:	77fb      	strb	r3, [r7, #31]
	HAL_RTC_GetDate(dhrtc,&sDate,RTC_FORMAT_BIN);
 8005302:	f107 0308 	add.w	r3, r7, #8
 8005306:	2200      	movs	r2, #0
 8005308:	4619      	mov	r1, r3
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7fe fea5 	bl	800405a <HAL_RTC_GetDate>
	sDate2 = sDate;
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	60fb      	str	r3, [r7, #12]

	BSP_LCD_GLASS_Clear();
 8005314:	f000 fa42 	bl	800579c <BSP_LCD_GLASS_Clear>

	//rok

	while(joy_event!=fJOY_CENTER){
 8005318:	e05a      	b.n	80053d0 <SetDate+0xf4>
		strcpy(napis,pusty);
 800531a:	f107 0310 	add.w	r3, r7, #16
 800531e:	69b9      	ldr	r1, [r7, #24]
 8005320:	4618      	mov	r0, r3
 8005322:	f001 fad7 	bl	80068d4 <strcpy>
		napis[0] = 'Y';
 8005326:	2359      	movs	r3, #89	; 0x59
 8005328:	743b      	strb	r3, [r7, #16]
		switch(joy_event)
 800532a:	4ba8      	ldr	r3, [pc, #672]	; (80055cc <SetDate+0x2f0>)
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	2b02      	cmp	r3, #2
 8005330:	d011      	beq.n	8005356 <SetDate+0x7a>
 8005332:	2b03      	cmp	r3, #3
 8005334:	d01c      	beq.n	8005370 <SetDate+0x94>
 8005336:	2b01      	cmp	r3, #1
 8005338:	d000      	beq.n	800533c <SetDate+0x60>
			break;
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
		default:
			break;
 800533a:	e01d      	b.n	8005378 <SetDate+0x9c>
			++sDate2.Year; if(sDate2.Year>99) sDate2.Year = 0;
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	3301      	adds	r3, #1
 8005340:	b2db      	uxtb	r3, r3
 8005342:	73fb      	strb	r3, [r7, #15]
 8005344:	7bfb      	ldrb	r3, [r7, #15]
 8005346:	2b63      	cmp	r3, #99	; 0x63
 8005348:	d901      	bls.n	800534e <SetDate+0x72>
 800534a:	2300      	movs	r3, #0
 800534c:	73fb      	strb	r3, [r7, #15]
			__RESET_JOY(joy_event);
 800534e:	4b9f      	ldr	r3, [pc, #636]	; (80055cc <SetDate+0x2f0>)
 8005350:	2200      	movs	r2, #0
 8005352:	701a      	strb	r2, [r3, #0]
			break;
 8005354:	e010      	b.n	8005378 <SetDate+0x9c>
			--sDate2.Year; if(sDate2.Year>99) sDate2.Year = 99;
 8005356:	7bfb      	ldrb	r3, [r7, #15]
 8005358:	3b01      	subs	r3, #1
 800535a:	b2db      	uxtb	r3, r3
 800535c:	73fb      	strb	r3, [r7, #15]
 800535e:	7bfb      	ldrb	r3, [r7, #15]
 8005360:	2b63      	cmp	r3, #99	; 0x63
 8005362:	d901      	bls.n	8005368 <SetDate+0x8c>
 8005364:	2363      	movs	r3, #99	; 0x63
 8005366:	73fb      	strb	r3, [r7, #15]
			__RESET_JOY(joy_event);
 8005368:	4b98      	ldr	r3, [pc, #608]	; (80055cc <SetDate+0x2f0>)
 800536a:	2200      	movs	r2, #0
 800536c:	701a      	strb	r2, [r3, #0]
			break;
 800536e:	e003      	b.n	8005378 <SetDate+0x9c>
			__RESET_JOY(joy_event);
 8005370:	4b96      	ldr	r3, [pc, #600]	; (80055cc <SetDate+0x2f0>)
 8005372:	2200      	movs	r2, #0
 8005374:	701a      	strb	r2, [r3, #0]
			return;
 8005376:	e124      	b.n	80055c2 <SetDate+0x2e6>
		}
		__RESET_JOY(joy_event);
 8005378:	4b94      	ldr	r3, [pc, #592]	; (80055cc <SetDate+0x2f0>)
 800537a:	2200      	movs	r2, #0
 800537c:	701a      	strb	r2, [r3, #0]

		HAL_Delay(10);
 800537e:	200a      	movs	r0, #10
 8005380:	f7fa ff88 	bl	8000294 <HAL_Delay>
		napis[2] = '2'; napis[3] = '0';
 8005384:	2332      	movs	r3, #50	; 0x32
 8005386:	74bb      	strb	r3, [r7, #18]
 8005388:	2330      	movs	r3, #48	; 0x30
 800538a:	74fb      	strb	r3, [r7, #19]
		if(sDate2.Year > 9)
 800538c:	7bfb      	ldrb	r3, [r7, #15]
 800538e:	2b09      	cmp	r3, #9
 8005390:	d909      	bls.n	80053a6 <SetDate+0xca>
		itoa(sDate2.Year, napis+4, 10);
 8005392:	7bfb      	ldrb	r3, [r7, #15]
 8005394:	4618      	mov	r0, r3
 8005396:	f107 0310 	add.w	r3, r7, #16
 800539a:	3304      	adds	r3, #4
 800539c:	220a      	movs	r2, #10
 800539e:	4619      	mov	r1, r3
 80053a0:	f001 fa8e 	bl	80068c0 <itoa>
 80053a4:	e00a      	b.n	80053bc <SetDate+0xe0>
		else {itoa(sDate2.Year, napis+5, 10); napis[4] = '0';}
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f107 0310 	add.w	r3, r7, #16
 80053ae:	3305      	adds	r3, #5
 80053b0:	220a      	movs	r2, #10
 80053b2:	4619      	mov	r1, r3
 80053b4:	f001 fa84 	bl	80068c0 <itoa>
 80053b8:	2330      	movs	r3, #48	; 0x30
 80053ba:	753b      	strb	r3, [r7, #20]
		BSP_LCD_GLASS_Clear();
 80053bc:	f000 f9ee 	bl	800579c <BSP_LCD_GLASS_Clear>
		HAL_Delay(5);
 80053c0:	2005      	movs	r0, #5
 80053c2:	f7fa ff67 	bl	8000294 <HAL_Delay>
		BSP_LCD_GLASS_DisplayString(napis);
 80053c6:	f107 0310 	add.w	r3, r7, #16
 80053ca:	4618      	mov	r0, r3
 80053cc:	f000 f9b8 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
	while(joy_event!=fJOY_CENTER){
 80053d0:	4b7e      	ldr	r3, [pc, #504]	; (80055cc <SetDate+0x2f0>)
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	2b05      	cmp	r3, #5
 80053d6:	d1a0      	bne.n	800531a <SetDate+0x3e>
	}
	__RESET_JOY(joy_event);
 80053d8:	4b7c      	ldr	r3, [pc, #496]	; (80055cc <SetDate+0x2f0>)
 80053da:	2200      	movs	r2, #0
 80053dc:	701a      	strb	r2, [r3, #0]
	//miesiac


	while(joy_event!=fJOY_CENTER){
 80053de:	e060      	b.n	80054a2 <SetDate+0x1c6>
		strcpy(napis,pusty);
 80053e0:	f107 0310 	add.w	r3, r7, #16
 80053e4:	69b9      	ldr	r1, [r7, #24]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f001 fa74 	bl	80068d4 <strcpy>
		napis[0] = 'M';
 80053ec:	234d      	movs	r3, #77	; 0x4d
 80053ee:	743b      	strb	r3, [r7, #16]

		switch(joy_event)
 80053f0:	4b76      	ldr	r3, [pc, #472]	; (80055cc <SetDate+0x2f0>)
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d011      	beq.n	800541c <SetDate+0x140>
 80053f8:	2b03      	cmp	r3, #3
 80053fa:	d01c      	beq.n	8005436 <SetDate+0x15a>
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d000      	beq.n	8005402 <SetDate+0x126>
			break;
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
		default:
			break;
 8005400:	e020      	b.n	8005444 <SetDate+0x168>
			__RESET_JOY(joy_event);
 8005402:	4b72      	ldr	r3, [pc, #456]	; (80055cc <SetDate+0x2f0>)
 8005404:	2200      	movs	r2, #0
 8005406:	701a      	strb	r2, [r3, #0]
			++sDate2.Month; if(sDate2.Month>11) sDate2.Month = 0;
 8005408:	7b7b      	ldrb	r3, [r7, #13]
 800540a:	3301      	adds	r3, #1
 800540c:	b2db      	uxtb	r3, r3
 800540e:	737b      	strb	r3, [r7, #13]
 8005410:	7b7b      	ldrb	r3, [r7, #13]
 8005412:	2b0b      	cmp	r3, #11
 8005414:	d913      	bls.n	800543e <SetDate+0x162>
 8005416:	2300      	movs	r3, #0
 8005418:	737b      	strb	r3, [r7, #13]
			break;
 800541a:	e010      	b.n	800543e <SetDate+0x162>
			__RESET_JOY(joy_event);
 800541c:	4b6b      	ldr	r3, [pc, #428]	; (80055cc <SetDate+0x2f0>)
 800541e:	2200      	movs	r2, #0
 8005420:	701a      	strb	r2, [r3, #0]
			--sDate2.Month; if(sDate2.Month>11) sDate2.Month = 11;
 8005422:	7b7b      	ldrb	r3, [r7, #13]
 8005424:	3b01      	subs	r3, #1
 8005426:	b2db      	uxtb	r3, r3
 8005428:	737b      	strb	r3, [r7, #13]
 800542a:	7b7b      	ldrb	r3, [r7, #13]
 800542c:	2b0b      	cmp	r3, #11
 800542e:	d908      	bls.n	8005442 <SetDate+0x166>
 8005430:	230b      	movs	r3, #11
 8005432:	737b      	strb	r3, [r7, #13]
			break;
 8005434:	e005      	b.n	8005442 <SetDate+0x166>
			__RESET_JOY(joy_event);
 8005436:	4b65      	ldr	r3, [pc, #404]	; (80055cc <SetDate+0x2f0>)
 8005438:	2200      	movs	r2, #0
 800543a:	701a      	strb	r2, [r3, #0]
			return;
 800543c:	e0c1      	b.n	80055c2 <SetDate+0x2e6>
			break;
 800543e:	bf00      	nop
 8005440:	e000      	b.n	8005444 <SetDate+0x168>
			break;
 8005442:	bf00      	nop
		}
		HAL_Delay(10);
 8005444:	200a      	movs	r0, #10
 8005446:	f7fa ff25 	bl	8000294 <HAL_Delay>

		if(sDate2.Month > 8)
 800544a:	7b7b      	ldrb	r3, [r7, #13]
 800544c:	2b08      	cmp	r3, #8
 800544e:	d90d      	bls.n	800546c <SetDate+0x190>
			itoa(++sDate2.Month, napis+3, 10);
 8005450:	7b7b      	ldrb	r3, [r7, #13]
 8005452:	3301      	adds	r3, #1
 8005454:	b2db      	uxtb	r3, r3
 8005456:	737b      	strb	r3, [r7, #13]
 8005458:	7b7b      	ldrb	r3, [r7, #13]
 800545a:	4618      	mov	r0, r3
 800545c:	f107 0310 	add.w	r3, r7, #16
 8005460:	3303      	adds	r3, #3
 8005462:	220a      	movs	r2, #10
 8005464:	4619      	mov	r1, r3
 8005466:	f001 fa2b 	bl	80068c0 <itoa>
 800546a:	e00c      	b.n	8005486 <SetDate+0x1aa>
		else itoa(++sDate2.Month, napis+4, 10);
 800546c:	7b7b      	ldrb	r3, [r7, #13]
 800546e:	3301      	adds	r3, #1
 8005470:	b2db      	uxtb	r3, r3
 8005472:	737b      	strb	r3, [r7, #13]
 8005474:	7b7b      	ldrb	r3, [r7, #13]
 8005476:	4618      	mov	r0, r3
 8005478:	f107 0310 	add.w	r3, r7, #16
 800547c:	3304      	adds	r3, #4
 800547e:	220a      	movs	r2, #10
 8005480:	4619      	mov	r1, r3
 8005482:	f001 fa1d 	bl	80068c0 <itoa>
		--sDate2.Month;
 8005486:	7b7b      	ldrb	r3, [r7, #13]
 8005488:	3b01      	subs	r3, #1
 800548a:	b2db      	uxtb	r3, r3
 800548c:	737b      	strb	r3, [r7, #13]

		BSP_LCD_GLASS_Clear();
 800548e:	f000 f985 	bl	800579c <BSP_LCD_GLASS_Clear>
		HAL_Delay(10);
 8005492:	200a      	movs	r0, #10
 8005494:	f7fa fefe 	bl	8000294 <HAL_Delay>
		BSP_LCD_GLASS_DisplayString(napis);
 8005498:	f107 0310 	add.w	r3, r7, #16
 800549c:	4618      	mov	r0, r3
 800549e:	f000 f94f 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
	while(joy_event!=fJOY_CENTER){
 80054a2:	4b4a      	ldr	r3, [pc, #296]	; (80055cc <SetDate+0x2f0>)
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	2b05      	cmp	r3, #5
 80054a8:	d19a      	bne.n	80053e0 <SetDate+0x104>

	}
	__RESET_JOY(joy_event);
 80054aa:	4b48      	ldr	r3, [pc, #288]	; (80055cc <SetDate+0x2f0>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	701a      	strb	r2, [r3, #0]


	//dzien

	if(!((sDate2.Month+1)%2)) --MAX_DAY;
 80054b0:	7b7b      	ldrb	r3, [r7, #13]
 80054b2:	3301      	adds	r3, #1
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d102      	bne.n	80054c2 <SetDate+0x1e6>
 80054bc:	7ffb      	ldrb	r3, [r7, #31]
 80054be:	3b01      	subs	r3, #1
 80054c0:	77fb      	strb	r3, [r7, #31]
	if((sDate2.Month+1)==2) {
 80054c2:	7b7b      	ldrb	r3, [r7, #13]
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d10a      	bne.n	80054de <SetDate+0x202>
		MAX_DAY = 28;
 80054c8:	231c      	movs	r3, #28
 80054ca:	77fb      	strb	r3, [r7, #31]
		if(!(sDate2.Year%4)) ++MAX_DAY;
 80054cc:	7bfb      	ldrb	r3, [r7, #15]
 80054ce:	f003 0303 	and.w	r3, r3, #3
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d102      	bne.n	80054de <SetDate+0x202>
 80054d8:	7ffb      	ldrb	r3, [r7, #31]
 80054da:	3301      	adds	r3, #1
 80054dc:	77fb      	strb	r3, [r7, #31]
	}
	--MAX_DAY;
 80054de:	7ffb      	ldrb	r3, [r7, #31]
 80054e0:	3b01      	subs	r3, #1
 80054e2:	77fb      	strb	r3, [r7, #31]


	while(joy_event!=fJOY_CENTER){
 80054e4:	e05f      	b.n	80055a6 <SetDate+0x2ca>
		strcpy(napis,pusty);
 80054e6:	f107 0310 	add.w	r3, r7, #16
 80054ea:	69b9      	ldr	r1, [r7, #24]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f001 f9f1 	bl	80068d4 <strcpy>
		napis[0] = 'D';
 80054f2:	2344      	movs	r3, #68	; 0x44
 80054f4:	743b      	strb	r3, [r7, #16]

		switch(joy_event)
 80054f6:	4b35      	ldr	r3, [pc, #212]	; (80055cc <SetDate+0x2f0>)
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d012      	beq.n	8005524 <SetDate+0x248>
 80054fe:	2b03      	cmp	r3, #3
 8005500:	d01e      	beq.n	8005540 <SetDate+0x264>
 8005502:	2b01      	cmp	r3, #1
 8005504:	d000      	beq.n	8005508 <SetDate+0x22c>
			break;
		case fJOY_LEFT:
			__RESET_JOY(joy_event);
			return;
		default:
				break;
 8005506:	e022      	b.n	800554e <SetDate+0x272>
			__RESET_JOY(joy_event);
 8005508:	4b30      	ldr	r3, [pc, #192]	; (80055cc <SetDate+0x2f0>)
 800550a:	2200      	movs	r2, #0
 800550c:	701a      	strb	r2, [r3, #0]
			++sDate2.Date; if(sDate2.Date>MAX_DAY) sDate2.Date = 0;
 800550e:	7bbb      	ldrb	r3, [r7, #14]
 8005510:	3301      	adds	r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	73bb      	strb	r3, [r7, #14]
 8005516:	7bbb      	ldrb	r3, [r7, #14]
 8005518:	7ffa      	ldrb	r2, [r7, #31]
 800551a:	429a      	cmp	r2, r3
 800551c:	d214      	bcs.n	8005548 <SetDate+0x26c>
 800551e:	2300      	movs	r3, #0
 8005520:	73bb      	strb	r3, [r7, #14]
			break;
 8005522:	e011      	b.n	8005548 <SetDate+0x26c>
			__RESET_JOY(joy_event);
 8005524:	4b29      	ldr	r3, [pc, #164]	; (80055cc <SetDate+0x2f0>)
 8005526:	2200      	movs	r2, #0
 8005528:	701a      	strb	r2, [r3, #0]
			--sDate2.Date; if(sDate2.Date>MAX_DAY) sDate2.Date = MAX_DAY;
 800552a:	7bbb      	ldrb	r3, [r7, #14]
 800552c:	3b01      	subs	r3, #1
 800552e:	b2db      	uxtb	r3, r3
 8005530:	73bb      	strb	r3, [r7, #14]
 8005532:	7bbb      	ldrb	r3, [r7, #14]
 8005534:	7ffa      	ldrb	r2, [r7, #31]
 8005536:	429a      	cmp	r2, r3
 8005538:	d208      	bcs.n	800554c <SetDate+0x270>
 800553a:	7ffb      	ldrb	r3, [r7, #31]
 800553c:	73bb      	strb	r3, [r7, #14]
			break;
 800553e:	e005      	b.n	800554c <SetDate+0x270>
			__RESET_JOY(joy_event);
 8005540:	4b22      	ldr	r3, [pc, #136]	; (80055cc <SetDate+0x2f0>)
 8005542:	2200      	movs	r2, #0
 8005544:	701a      	strb	r2, [r3, #0]
			return;
 8005546:	e03c      	b.n	80055c2 <SetDate+0x2e6>
			break;
 8005548:	bf00      	nop
 800554a:	e000      	b.n	800554e <SetDate+0x272>
			break;
 800554c:	bf00      	nop
		}

		if(sDate2.Date >= 10)
 800554e:	7bbb      	ldrb	r3, [r7, #14]
 8005550:	2b09      	cmp	r3, #9
 8005552:	d90d      	bls.n	8005570 <SetDate+0x294>
			itoa(++sDate2.Date, napis+3, 10);
 8005554:	7bbb      	ldrb	r3, [r7, #14]
 8005556:	3301      	adds	r3, #1
 8005558:	b2db      	uxtb	r3, r3
 800555a:	73bb      	strb	r3, [r7, #14]
 800555c:	7bbb      	ldrb	r3, [r7, #14]
 800555e:	4618      	mov	r0, r3
 8005560:	f107 0310 	add.w	r3, r7, #16
 8005564:	3303      	adds	r3, #3
 8005566:	220a      	movs	r2, #10
 8005568:	4619      	mov	r1, r3
 800556a:	f001 f9a9 	bl	80068c0 <itoa>
 800556e:	e00c      	b.n	800558a <SetDate+0x2ae>
		else itoa(++sDate2.Date, napis+4, 10);
 8005570:	7bbb      	ldrb	r3, [r7, #14]
 8005572:	3301      	adds	r3, #1
 8005574:	b2db      	uxtb	r3, r3
 8005576:	73bb      	strb	r3, [r7, #14]
 8005578:	7bbb      	ldrb	r3, [r7, #14]
 800557a:	4618      	mov	r0, r3
 800557c:	f107 0310 	add.w	r3, r7, #16
 8005580:	3304      	adds	r3, #4
 8005582:	220a      	movs	r2, #10
 8005584:	4619      	mov	r1, r3
 8005586:	f001 f99b 	bl	80068c0 <itoa>
		--sDate2.Date;
 800558a:	7bbb      	ldrb	r3, [r7, #14]
 800558c:	3b01      	subs	r3, #1
 800558e:	b2db      	uxtb	r3, r3
 8005590:	73bb      	strb	r3, [r7, #14]

		BSP_LCD_GLASS_Clear();
 8005592:	f000 f903 	bl	800579c <BSP_LCD_GLASS_Clear>
	//	HAL_Delay(10);
		BSP_LCD_GLASS_DisplayString(napis);
 8005596:	f107 0310 	add.w	r3, r7, #16
 800559a:	4618      	mov	r0, r3
 800559c:	f000 f8d0 	bl	8005740 <BSP_LCD_GLASS_DisplayString>

		HAL_Delay(10);
 80055a0:	200a      	movs	r0, #10
 80055a2:	f7fa fe77 	bl	8000294 <HAL_Delay>
	while(joy_event!=fJOY_CENTER){
 80055a6:	4b09      	ldr	r3, [pc, #36]	; (80055cc <SetDate+0x2f0>)
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	2b05      	cmp	r3, #5
 80055ac:	d19b      	bne.n	80054e6 <SetDate+0x20a>
	}
	__RESET_JOY(joy_event);
 80055ae:	4b07      	ldr	r3, [pc, #28]	; (80055cc <SetDate+0x2f0>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	701a      	strb	r2, [r3, #0]


	HAL_RTC_SetDate(dhrtc, &sDate2,RTC_FORMAT_BIN);
 80055b4:	f107 030c 	add.w	r3, r7, #12
 80055b8:	2200      	movs	r2, #0
 80055ba:	4619      	mov	r1, r3
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f7fe fc9e 	bl	8003efe <HAL_RTC_SetDate>

}
 80055c2:	3720      	adds	r7, #32
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	08006a10 	.word	0x08006a10
 80055cc:	20000038 	.word	0x20000038

080055d0 <HAL_SAI_MspInit>:
  * @brief  SAI MSP Init
  * @param  hsai : pointer to a SAI_HandleTypeDef structure
  * @retval None
  */
void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08a      	sub	sp, #40	; 0x28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable SAI clock */
  AUDIO_SAIx_CLK_ENABLE();
 80055d8:	4a37      	ldr	r2, [pc, #220]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 80055da:	4b37      	ldr	r3, [pc, #220]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 80055dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055e2:	6613      	str	r3, [r2, #96]	; 0x60
 80055e4:	4b34      	ldr	r3, [pc, #208]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 80055e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055ec:	613b      	str	r3, [r7, #16]
 80055ee:	693b      	ldr	r3, [r7, #16]

  /* Enable GPIO clock */
  AUDIO_SAIx_MCK_SCK_SD_FS_ENABLE();
 80055f0:	4a31      	ldr	r2, [pc, #196]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 80055f2:	4b31      	ldr	r3, [pc, #196]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 80055f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055f6:	f043 0310 	orr.w	r3, r3, #16
 80055fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80055fc:	4b2e      	ldr	r3, [pc, #184]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 80055fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	68fb      	ldr	r3, [r7, #12]

  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  GPIO_InitStruct.Pin = AUDIO_SAIx_FS_PIN | AUDIO_SAIx_SCK_PIN | AUDIO_SAIx_SD_PIN | AUDIO_SAIx_MCK_PIN;
 8005608:	2374      	movs	r3, #116	; 0x74
 800560a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800560c:	2302      	movs	r3, #2
 800560e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005610:	2300      	movs	r3, #0
 8005612:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005614:	2303      	movs	r3, #3
 8005616:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = AUDIO_SAIx_MCK_SCK_SD_FS_AF;
 8005618:	230d      	movs	r3, #13
 800561a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_SAIx_MCK_SCK_SD_FS_GPIO_PORT, &GPIO_InitStruct);
 800561c:	f107 0314 	add.w	r3, r7, #20
 8005620:	4619      	mov	r1, r3
 8005622:	4826      	ldr	r0, [pc, #152]	; (80056bc <HAL_SAI_MspInit+0xec>)
 8005624:	f7fb f8de 	bl	80007e4 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_SAIx_DMAx_CLK_ENABLE();
 8005628:	4a23      	ldr	r2, [pc, #140]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 800562a:	4b23      	ldr	r3, [pc, #140]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 800562c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800562e:	f043 0302 	orr.w	r3, r3, #2
 8005632:	6493      	str	r3, [r2, #72]	; 0x48
 8005634:	4b20      	ldr	r3, [pc, #128]	; (80056b8 <HAL_SAI_MspInit+0xe8>)
 8005636:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	60bb      	str	r3, [r7, #8]
 800563e:	68bb      	ldr	r3, [r7, #8]

  if (hsai->Instance == AUDIO_SAIx)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a1e      	ldr	r2, [pc, #120]	; (80056c0 <HAL_SAI_MspInit+0xf0>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d129      	bne.n	800569e <HAL_SAI_MspInit+0xce>
  {
    /* Configure the hDmaSai handle parameters */
    hDmaSai.Init.Request             = DMA_REQUEST_1;
 800564a:	4b1e      	ldr	r3, [pc, #120]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800564c:	2201      	movs	r2, #1
 800564e:	605a      	str	r2, [r3, #4]
    hDmaSai.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8005650:	4b1c      	ldr	r3, [pc, #112]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 8005652:	2210      	movs	r2, #16
 8005654:	609a      	str	r2, [r3, #8]
    hDmaSai.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005656:	4b1b      	ldr	r3, [pc, #108]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 8005658:	2200      	movs	r2, #0
 800565a:	60da      	str	r2, [r3, #12]
    hDmaSai.Init.MemInc              = DMA_MINC_ENABLE;
 800565c:	4b19      	ldr	r3, [pc, #100]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800565e:	2280      	movs	r2, #128	; 0x80
 8005660:	611a      	str	r2, [r3, #16]
    hDmaSai.Init.PeriphDataAlignment = AUDIO_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005662:	4b18      	ldr	r3, [pc, #96]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 8005664:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005668:	615a      	str	r2, [r3, #20]
    hDmaSai.Init.MemDataAlignment    = AUDIO_SAIx_DMAx_MEM_DATA_SIZE;
 800566a:	4b16      	ldr	r3, [pc, #88]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800566c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005670:	619a      	str	r2, [r3, #24]
    hDmaSai.Init.Mode                = DMA_NORMAL;
 8005672:	4b14      	ldr	r3, [pc, #80]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 8005674:	2200      	movs	r2, #0
 8005676:	61da      	str	r2, [r3, #28]
    hDmaSai.Init.Priority            = DMA_PRIORITY_HIGH;
 8005678:	4b12      	ldr	r3, [pc, #72]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800567a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800567e:	621a      	str	r2, [r3, #32]

    hDmaSai.Instance = AUDIO_SAIx_DMAx_CHANNEL;
 8005680:	4b10      	ldr	r3, [pc, #64]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 8005682:	4a11      	ldr	r2, [pc, #68]	; (80056c8 <HAL_SAI_MspInit+0xf8>)
 8005684:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hDmaSai);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a0e      	ldr	r2, [pc, #56]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800568a:	66da      	str	r2, [r3, #108]	; 0x6c
 800568c:	4a0d      	ldr	r2, [pc, #52]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6293      	str	r3, [r2, #40]	; 0x28

    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hDmaSai);
 8005692:	480c      	ldr	r0, [pc, #48]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 8005694:	f7fa ffe0 	bl	8000658 <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    HAL_DMA_Init(&hDmaSai);
 8005698:	480a      	ldr	r0, [pc, #40]	; (80056c4 <HAL_SAI_MspInit+0xf4>)
 800569a:	f7fa ff25 	bl	80004e8 <HAL_DMA_Init>
  }

  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800569e:	2200      	movs	r2, #0
 80056a0:	2105      	movs	r1, #5
 80056a2:	2038      	movs	r0, #56	; 0x38
 80056a4:	f7fa fee9 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_SAIx_DMAx_IRQ);
 80056a8:	2038      	movs	r0, #56	; 0x38
 80056aa:	f7fa ff02 	bl	80004b2 <HAL_NVIC_EnableIRQ>
}
 80056ae:	bf00      	nop
 80056b0:	3728      	adds	r7, #40	; 0x28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	40021000 	.word	0x40021000
 80056bc:	48001000 	.word	0x48001000
 80056c0:	40015404 	.word	0x40015404
 80056c4:	2000003c 	.word	0x2000003c
 80056c8:	40020408 	.word	0x40020408

080056cc <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80056d0:	4b19      	ldr	r3, [pc, #100]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056d2:	4a1a      	ldr	r2, [pc, #104]	; (800573c <BSP_LCD_GLASS_Init+0x70>)
 80056d4:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80056d6:	4b18      	ldr	r3, [pc, #96]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056d8:	2200      	movs	r2, #0
 80056da:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80056dc:	4b16      	ldr	r3, [pc, #88]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056de:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80056e2:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80056e4:	4b14      	ldr	r3, [pc, #80]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056e6:	220c      	movs	r2, #12
 80056e8:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80056ea:	4b13      	ldr	r3, [pc, #76]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056ec:	2240      	movs	r2, #64	; 0x40
 80056ee:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80056f0:	4b11      	ldr	r3, [pc, #68]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80056f6:	4b10      	ldr	r3, [pc, #64]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 80056f8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80056fc:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80056fe:	4b0e      	ldr	r3, [pc, #56]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 8005700:	2200      	movs	r2, #0
 8005702:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8005704:	4b0c      	ldr	r3, [pc, #48]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 8005706:	2240      	movs	r2, #64	; 0x40
 8005708:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 800570a:	4b0b      	ldr	r3, [pc, #44]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 800570c:	2200      	movs	r2, #0
 800570e:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8005710:	4b09      	ldr	r3, [pc, #36]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 8005712:	2200      	movs	r2, #0
 8005714:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8005716:	4b08      	ldr	r3, [pc, #32]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 8005718:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800571c:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800571e:	4b06      	ldr	r3, [pc, #24]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8005724:	4804      	ldr	r0, [pc, #16]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 8005726:	f000 f8f5 	bl	8005914 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800572a:	4803      	ldr	r0, [pc, #12]	; (8005738 <BSP_LCD_GLASS_Init+0x6c>)
 800572c:	f7fb fb62 	bl	8000df4 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8005730:	f000 f834 	bl	800579c <BSP_LCD_GLASS_Clear>
}
 8005734:	bf00      	nop
 8005736:	bd80      	pop	{r7, pc}
 8005738:	20000294 	.word	0x20000294
 800573c:	40002400 	.word	0x40002400

08005740 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8005748:	2300      	movs	r3, #0
 800574a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800574c:	e00b      	b.n	8005766 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	2200      	movs	r2, #0
 8005752:	2100      	movs	r1, #0
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fa6b 	bl	8005c30 <WriteChar>

    /* Point on the next character */
    ptr++;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	3301      	adds	r3, #1
 800575e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8005760:	7bfb      	ldrb	r3, [r7, #15]
 8005762:	3301      	adds	r3, #1
 8005764:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	bf14      	ite	ne
 800576e:	2301      	movne	r3, #1
 8005770:	2300      	moveq	r3, #0
 8005772:	b2da      	uxtb	r2, r3
 8005774:	7bfb      	ldrb	r3, [r7, #15]
 8005776:	2b05      	cmp	r3, #5
 8005778:	bf94      	ite	ls
 800577a:	2301      	movls	r3, #1
 800577c:	2300      	movhi	r3, #0
 800577e:	b2db      	uxtb	r3, r3
 8005780:	4013      	ands	r3, r2
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e2      	bne.n	800574e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8005788:	4803      	ldr	r0, [pc, #12]	; (8005798 <BSP_LCD_GLASS_DisplayString+0x58>)
 800578a:	f7fb fcb2 	bl	80010f2 <HAL_LCD_UpdateDisplayRequest>
}
 800578e:	bf00      	nop
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20000294 	.word	0x20000294

0800579c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80057a0:	4802      	ldr	r0, [pc, #8]	; (80057ac <BSP_LCD_GLASS_Clear+0x10>)
 80057a2:	f7fb fc4c 	bl	800103e <HAL_LCD_Clear>
}
 80057a6:	bf00      	nop
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20000294 	.word	0x20000294

080057b0 <BSP_LCD_GLASS_ScrollSentence>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_ScrollSentence(uint8_t *ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	807b      	strh	r3, [r7, #2]
 80057bc:	4613      	mov	r3, r2
 80057be:	803b      	strh	r3, [r7, #0]
  uint8_t repetition = 0, nbrchar = 0, sizestr = 0;
 80057c0:	2300      	movs	r3, #0
 80057c2:	75fb      	strb	r3, [r7, #23]
 80057c4:	2300      	movs	r3, #0
 80057c6:	75bb      	strb	r3, [r7, #22]
 80057c8:	2300      	movs	r3, #0
 80057ca:	757b      	strb	r3, [r7, #21]
  uint8_t *ptr1;
  uint8_t str[6] = "";
 80057cc:	2300      	movs	r3, #0
 80057ce:	60bb      	str	r3, [r7, #8]
 80057d0:	2300      	movs	r3, #0
 80057d2:	81bb      	strh	r3, [r7, #12]

  /* Reset interrupt variable in case key was press before entering function */
  bLCDGlass_KeyPressed = 0;
 80057d4:	4b4e      	ldr	r3, [pc, #312]	; (8005910 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	701a      	strb	r2, [r3, #0]

  if (ptr == 0)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8092 	beq.w	8005906 <BSP_LCD_GLASS_ScrollSentence+0x156>
  {
    return;
  }

  /* To calculate end of string */
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	613b      	str	r3, [r7, #16]
 80057e6:	2300      	movs	r3, #0
 80057e8:	757b      	strb	r3, [r7, #21]
 80057ea:	e005      	b.n	80057f8 <BSP_LCD_GLASS_ScrollSentence+0x48>
 80057ec:	7d7b      	ldrb	r3, [r7, #21]
 80057ee:	3301      	adds	r3, #1
 80057f0:	757b      	strb	r3, [r7, #21]
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	3301      	adds	r3, #1
 80057f6:	613b      	str	r3, [r7, #16]
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1f5      	bne.n	80057ec <BSP_LCD_GLASS_ScrollSentence+0x3c>

  ptr1 = ptr;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	613b      	str	r3, [r7, #16]

  BSP_LCD_GLASS_DisplayString(str);
 8005804:	f107 0308 	add.w	r3, r7, #8
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff ff99 	bl	8005740 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 800580e:	883b      	ldrh	r3, [r7, #0]
 8005810:	4618      	mov	r0, r3
 8005812:	f7fa fd3f 	bl	8000294 <HAL_Delay>

  /* To shift the string for scrolling display*/
  for (repetition = 0; repetition < nScroll; repetition++)
 8005816:	2300      	movs	r3, #0
 8005818:	75fb      	strb	r3, [r7, #23]
 800581a:	e06e      	b.n	80058fa <BSP_LCD_GLASS_ScrollSentence+0x14a>
  {
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 800581c:	2300      	movs	r3, #0
 800581e:	75bb      	strb	r3, [r7, #22]
 8005820:	e064      	b.n	80058ec <BSP_LCD_GLASS_ScrollSentence+0x13c>
    {
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8005822:	7dbb      	ldrb	r3, [r7, #22]
 8005824:	3301      	adds	r3, #1
 8005826:	7d7a      	ldrb	r2, [r7, #21]
 8005828:	fb93 f1f2 	sdiv	r1, r3, r2
 800582c:	fb02 f201 	mul.w	r2, r2, r1
 8005830:	1a9b      	subs	r3, r3, r2
 8005832:	461a      	mov	r2, r3
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	4413      	add	r3, r2
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	723b      	strb	r3, [r7, #8]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 800583c:	7dbb      	ldrb	r3, [r7, #22]
 800583e:	3302      	adds	r3, #2
 8005840:	7d7a      	ldrb	r2, [r7, #21]
 8005842:	fb93 f1f2 	sdiv	r1, r3, r2
 8005846:	fb02 f201 	mul.w	r2, r2, r1
 800584a:	1a9b      	subs	r3, r3, r2
 800584c:	461a      	mov	r2, r3
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	4413      	add	r3, r2
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	727b      	strb	r3, [r7, #9]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8005856:	7dbb      	ldrb	r3, [r7, #22]
 8005858:	3303      	adds	r3, #3
 800585a:	7d7a      	ldrb	r2, [r7, #21]
 800585c:	fb93 f1f2 	sdiv	r1, r3, r2
 8005860:	fb02 f201 	mul.w	r2, r2, r1
 8005864:	1a9b      	subs	r3, r3, r2
 8005866:	461a      	mov	r2, r3
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	4413      	add	r3, r2
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	72bb      	strb	r3, [r7, #10]
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8005870:	7dbb      	ldrb	r3, [r7, #22]
 8005872:	3304      	adds	r3, #4
 8005874:	7d7a      	ldrb	r2, [r7, #21]
 8005876:	fb93 f1f2 	sdiv	r1, r3, r2
 800587a:	fb02 f201 	mul.w	r2, r2, r1
 800587e:	1a9b      	subs	r3, r3, r2
 8005880:	461a      	mov	r2, r3
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	4413      	add	r3, r2
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	72fb      	strb	r3, [r7, #11]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 800588a:	7dbb      	ldrb	r3, [r7, #22]
 800588c:	3305      	adds	r3, #5
 800588e:	7d7a      	ldrb	r2, [r7, #21]
 8005890:	fb93 f1f2 	sdiv	r1, r3, r2
 8005894:	fb02 f201 	mul.w	r2, r2, r1
 8005898:	1a9b      	subs	r3, r3, r2
 800589a:	461a      	mov	r2, r3
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	4413      	add	r3, r2
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	733b      	strb	r3, [r7, #12]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 80058a4:	7dbb      	ldrb	r3, [r7, #22]
 80058a6:	3306      	adds	r3, #6
 80058a8:	7d7a      	ldrb	r2, [r7, #21]
 80058aa:	fb93 f1f2 	sdiv	r1, r3, r2
 80058ae:	fb02 f201 	mul.w	r2, r2, r1
 80058b2:	1a9b      	subs	r3, r3, r2
 80058b4:	461a      	mov	r2, r3
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	4413      	add	r3, r2
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	737b      	strb	r3, [r7, #13]
      BSP_LCD_GLASS_Clear();
 80058be:	f7ff ff6d 	bl	800579c <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 80058c2:	f107 0308 	add.w	r3, r7, #8
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff ff3a 	bl	8005740 <BSP_LCD_GLASS_DisplayString>

      /* user button pressed stop the scrolling sentence */
      if (bLCDGlass_KeyPressed)
 80058cc:	4b10      	ldr	r3, [pc, #64]	; (8005910 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <BSP_LCD_GLASS_ScrollSentence+0x12e>
      {
        bLCDGlass_KeyPressed = 0;
 80058d6:	4b0e      	ldr	r3, [pc, #56]	; (8005910 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 80058d8:	2200      	movs	r2, #0
 80058da:	701a      	strb	r2, [r3, #0]
        return;
 80058dc:	e014      	b.n	8005908 <BSP_LCD_GLASS_ScrollSentence+0x158>
      }
      HAL_Delay(ScrollSpeed);
 80058de:	883b      	ldrh	r3, [r7, #0]
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7fa fcd7 	bl	8000294 <HAL_Delay>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 80058e6:	7dbb      	ldrb	r3, [r7, #22]
 80058e8:	3301      	adds	r3, #1
 80058ea:	75bb      	strb	r3, [r7, #22]
 80058ec:	7dba      	ldrb	r2, [r7, #22]
 80058ee:	7d7b      	ldrb	r3, [r7, #21]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d396      	bcc.n	8005822 <BSP_LCD_GLASS_ScrollSentence+0x72>
  for (repetition = 0; repetition < nScroll; repetition++)
 80058f4:	7dfb      	ldrb	r3, [r7, #23]
 80058f6:	3301      	adds	r3, #1
 80058f8:	75fb      	strb	r3, [r7, #23]
 80058fa:	7dfb      	ldrb	r3, [r7, #23]
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	887a      	ldrh	r2, [r7, #2]
 8005900:	429a      	cmp	r2, r3
 8005902:	d88b      	bhi.n	800581c <BSP_LCD_GLASS_ScrollSentence+0x6c>
 8005904:	e000      	b.n	8005908 <BSP_LCD_GLASS_ScrollSentence+0x158>
    return;
 8005906:	bf00      	nop
    }
  }
}
 8005908:	3718      	adds	r7, #24
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	20000084 	.word	0x20000084

08005914 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b0c0      	sub	sp, #256	; 0x100
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 800591c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005920:	2200      	movs	r2, #0
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	605a      	str	r2, [r3, #4]
 8005926:	609a      	str	r2, [r3, #8]
 8005928:	60da      	str	r2, [r3, #12]
 800592a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800592c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8005930:	2244      	movs	r2, #68	; 0x44
 8005932:	2100      	movs	r1, #0
 8005934:	4618      	mov	r0, r3
 8005936:	f000 ffc5 	bl	80068c4 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800593a:	f107 0320 	add.w	r3, r7, #32
 800593e:	2288      	movs	r2, #136	; 0x88
 8005940:	2100      	movs	r1, #0
 8005942:	4618      	mov	r0, r3
 8005944:	f000 ffbe 	bl	80068c4 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8005948:	4a51      	ldr	r2, [pc, #324]	; (8005a90 <LCD_MspInit+0x17c>)
 800594a:	4b51      	ldr	r3, [pc, #324]	; (8005a90 <LCD_MspInit+0x17c>)
 800594c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005952:	6593      	str	r3, [r2, #88]	; 0x58
 8005954:	4b4e      	ldr	r3, [pc, #312]	; (8005a90 <LCD_MspInit+0x17c>)
 8005956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800595c:	61fb      	str	r3, [r7, #28]
 800595e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8005960:	2304      	movs	r3, #4
 8005962:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8005966:	2300      	movs	r3, #0
 8005968:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800596c:	2301      	movs	r3, #1
 800596e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8005972:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8005976:	4618      	mov	r0, r3
 8005978:	f7fc f982 	bl	8001c80 <HAL_RCC_OscConfig>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d000      	beq.n	8005984 <LCD_MspInit+0x70>
  {
    while (1);
 8005982:	e7fe      	b.n	8005982 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005984:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005988:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800598a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800598e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8005992:	f107 0320 	add.w	r3, r7, #32
 8005996:	4618      	mov	r0, r3
 8005998:	f7fc fee8 	bl	800276c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800599c:	4a3c      	ldr	r2, [pc, #240]	; (8005a90 <LCD_MspInit+0x17c>)
 800599e:	4b3c      	ldr	r3, [pc, #240]	; (8005a90 <LCD_MspInit+0x17c>)
 80059a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059a2:	f043 0301 	orr.w	r3, r3, #1
 80059a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059a8:	4b39      	ldr	r3, [pc, #228]	; (8005a90 <LCD_MspInit+0x17c>)
 80059aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	61bb      	str	r3, [r7, #24]
 80059b2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80059b4:	4a36      	ldr	r2, [pc, #216]	; (8005a90 <LCD_MspInit+0x17c>)
 80059b6:	4b36      	ldr	r3, [pc, #216]	; (8005a90 <LCD_MspInit+0x17c>)
 80059b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ba:	f043 0302 	orr.w	r3, r3, #2
 80059be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059c0:	4b33      	ldr	r3, [pc, #204]	; (8005a90 <LCD_MspInit+0x17c>)
 80059c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	617b      	str	r3, [r7, #20]
 80059ca:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80059cc:	4a30      	ldr	r2, [pc, #192]	; (8005a90 <LCD_MspInit+0x17c>)
 80059ce:	4b30      	ldr	r3, [pc, #192]	; (8005a90 <LCD_MspInit+0x17c>)
 80059d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059d2:	f043 0304 	orr.w	r3, r3, #4
 80059d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059d8:	4b2d      	ldr	r3, [pc, #180]	; (8005a90 <LCD_MspInit+0x17c>)
 80059da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059dc:	f003 0304 	and.w	r3, r3, #4
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80059e4:	4a2a      	ldr	r2, [pc, #168]	; (8005a90 <LCD_MspInit+0x17c>)
 80059e6:	4b2a      	ldr	r3, [pc, #168]	; (8005a90 <LCD_MspInit+0x17c>)
 80059e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ea:	f043 0308 	orr.w	r3, r3, #8
 80059ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059f0:	4b27      	ldr	r3, [pc, #156]	; (8005a90 <LCD_MspInit+0x17c>)
 80059f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059f4:	f003 0308 	and.w	r3, r3, #8
 80059f8:	60fb      	str	r3, [r7, #12]
 80059fa:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80059fc:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8005a00:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8005a04:	2302      	movs	r3, #2
 8005a06:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a10:	2303      	movs	r3, #3
 8005a12:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8005a16:	230b      	movs	r3, #11
 8005a18:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8005a1c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005a20:	4619      	mov	r1, r3
 8005a22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a26:	f7fa fedd 	bl	80007e4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8005a2a:	f24f 2333 	movw	r3, #62003	; 0xf233
 8005a2e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8005a32:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005a36:	4619      	mov	r1, r3
 8005a38:	4816      	ldr	r0, [pc, #88]	; (8005a94 <LCD_MspInit+0x180>)
 8005a3a:	f7fa fed3 	bl	80007e4 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8005a3e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8005a42:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8005a46:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4812      	ldr	r0, [pc, #72]	; (8005a98 <LCD_MspInit+0x184>)
 8005a4e:	f7fa fec9 	bl	80007e4 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8005a52:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8005a56:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8005a5a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005a5e:	4619      	mov	r1, r3
 8005a60:	480e      	ldr	r0, [pc, #56]	; (8005a9c <LCD_MspInit+0x188>)
 8005a62:	f7fa febf 	bl	80007e4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8005a66:	2002      	movs	r0, #2
 8005a68:	f7fa fc14 	bl	8000294 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8005a6c:	4a08      	ldr	r2, [pc, #32]	; (8005a90 <LCD_MspInit+0x17c>)
 8005a6e:	4b08      	ldr	r3, [pc, #32]	; (8005a90 <LCD_MspInit+0x17c>)
 8005a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a76:	6593      	str	r3, [r2, #88]	; 0x58
 8005a78:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <LCD_MspInit+0x17c>)
 8005a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a80:	60bb      	str	r3, [r7, #8]
 8005a82:	68bb      	ldr	r3, [r7, #8]
}
 8005a84:	bf00      	nop
 8005a86:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	40021000 	.word	0x40021000
 8005a94:	48000400 	.word	0x48000400
 8005a98:	48000800 	.word	0x48000800
 8005a9c:	48000c00 	.word	0x48000c00

08005aa0 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	70fb      	strb	r3, [r7, #3]
 8005aac:	4613      	mov	r3, r2
 8005aae:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	737b      	strb	r3, [r7, #13]
 8005ab8:	2300      	movs	r3, #0
 8005aba:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	2b2f      	cmp	r3, #47	; 0x2f
 8005ac2:	d04d      	beq.n	8005b60 <Convert+0xc0>
 8005ac4:	2b2f      	cmp	r3, #47	; 0x2f
 8005ac6:	dc11      	bgt.n	8005aec <Convert+0x4c>
 8005ac8:	2b29      	cmp	r3, #41	; 0x29
 8005aca:	d02e      	beq.n	8005b2a <Convert+0x8a>
 8005acc:	2b29      	cmp	r3, #41	; 0x29
 8005ace:	dc06      	bgt.n	8005ade <Convert+0x3e>
 8005ad0:	2b25      	cmp	r3, #37	; 0x25
 8005ad2:	d04c      	beq.n	8005b6e <Convert+0xce>
 8005ad4:	2b28      	cmp	r3, #40	; 0x28
 8005ad6:	d025      	beq.n	8005b24 <Convert+0x84>
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	d01c      	beq.n	8005b16 <Convert+0x76>
 8005adc:	e057      	b.n	8005b8e <Convert+0xee>
 8005ade:	2b2b      	cmp	r3, #43	; 0x2b
 8005ae0:	d03a      	beq.n	8005b58 <Convert+0xb8>
 8005ae2:	2b2b      	cmp	r3, #43	; 0x2b
 8005ae4:	db1a      	blt.n	8005b1c <Convert+0x7c>
 8005ae6:	2b2d      	cmp	r3, #45	; 0x2d
 8005ae8:	d032      	beq.n	8005b50 <Convert+0xb0>
 8005aea:	e050      	b.n	8005b8e <Convert+0xee>
 8005aec:	2b6d      	cmp	r3, #109	; 0x6d
 8005aee:	d023      	beq.n	8005b38 <Convert+0x98>
 8005af0:	2b6d      	cmp	r3, #109	; 0x6d
 8005af2:	dc04      	bgt.n	8005afe <Convert+0x5e>
 8005af4:	2b39      	cmp	r3, #57	; 0x39
 8005af6:	dd42      	ble.n	8005b7e <Convert+0xde>
 8005af8:	2b64      	cmp	r3, #100	; 0x64
 8005afa:	d019      	beq.n	8005b30 <Convert+0x90>
 8005afc:	e047      	b.n	8005b8e <Convert+0xee>
 8005afe:	2bb0      	cmp	r3, #176	; 0xb0
 8005b00:	d031      	beq.n	8005b66 <Convert+0xc6>
 8005b02:	2bb0      	cmp	r3, #176	; 0xb0
 8005b04:	dc02      	bgt.n	8005b0c <Convert+0x6c>
 8005b06:	2b6e      	cmp	r3, #110	; 0x6e
 8005b08:	d01a      	beq.n	8005b40 <Convert+0xa0>
 8005b0a:	e040      	b.n	8005b8e <Convert+0xee>
 8005b0c:	2bb5      	cmp	r3, #181	; 0xb5
 8005b0e:	d01b      	beq.n	8005b48 <Convert+0xa8>
 8005b10:	2bff      	cmp	r3, #255	; 0xff
 8005b12:	d030      	beq.n	8005b76 <Convert+0xd6>
 8005b14:	e03b      	b.n	8005b8e <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8005b16:	2300      	movs	r3, #0
 8005b18:	81fb      	strh	r3, [r7, #14]
      break;
 8005b1a:	e057      	b.n	8005bcc <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8005b1c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8005b20:	81fb      	strh	r3, [r7, #14]
      break;
 8005b22:	e053      	b.n	8005bcc <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8005b24:	2328      	movs	r3, #40	; 0x28
 8005b26:	81fb      	strh	r3, [r7, #14]
      break;
 8005b28:	e050      	b.n	8005bcc <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8005b2a:	2311      	movs	r3, #17
 8005b2c:	81fb      	strh	r3, [r7, #14]
      break;
 8005b2e:	e04d      	b.n	8005bcc <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8005b30:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8005b34:	81fb      	strh	r3, [r7, #14]
      break;
 8005b36:	e049      	b.n	8005bcc <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8005b38:	f24b 2310 	movw	r3, #45584	; 0xb210
 8005b3c:	81fb      	strh	r3, [r7, #14]
      break;
 8005b3e:	e045      	b.n	8005bcc <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8005b40:	f242 2310 	movw	r3, #8720	; 0x2210
 8005b44:	81fb      	strh	r3, [r7, #14]
      break;
 8005b46:	e041      	b.n	8005bcc <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8005b48:	f246 0384 	movw	r3, #24708	; 0x6084
 8005b4c:	81fb      	strh	r3, [r7, #14]
      break;
 8005b4e:	e03d      	b.n	8005bcc <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8005b50:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005b54:	81fb      	strh	r3, [r7, #14]
      break;
 8005b56:	e039      	b.n	8005bcc <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8005b58:	f24a 0314 	movw	r3, #40980	; 0xa014
 8005b5c:	81fb      	strh	r3, [r7, #14]
      break;
 8005b5e:	e035      	b.n	8005bcc <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8005b60:	23c0      	movs	r3, #192	; 0xc0
 8005b62:	81fb      	strh	r3, [r7, #14]
      break;
 8005b64:	e032      	b.n	8005bcc <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8005b66:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8005b6a:	81fb      	strh	r3, [r7, #14]
      break;
 8005b6c:	e02e      	b.n	8005bcc <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8005b6e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8005b72:	81fb      	strh	r3, [r7, #14]
      break;
 8005b74:	e02a      	b.n	8005bcc <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8005b76:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8005b7a:	81fb      	strh	r3, [r7, #14]
      break ;
 8005b7c:	e026      	b.n	8005bcc <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	3b30      	subs	r3, #48	; 0x30
 8005b84:	4a27      	ldr	r2, [pc, #156]	; (8005c24 <Convert+0x184>)
 8005b86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b8a:	81fb      	strh	r3, [r7, #14]
      break;
 8005b8c:	e01e      	b.n	8005bcc <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	2b5a      	cmp	r3, #90	; 0x5a
 8005b94:	d80a      	bhi.n	8005bac <Convert+0x10c>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	2b40      	cmp	r3, #64	; 0x40
 8005b9c:	d906      	bls.n	8005bac <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	3b41      	subs	r3, #65	; 0x41
 8005ba4:	4a20      	ldr	r2, [pc, #128]	; (8005c28 <Convert+0x188>)
 8005ba6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005baa:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b7a      	cmp	r3, #122	; 0x7a
 8005bb2:	d80a      	bhi.n	8005bca <Convert+0x12a>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	2b60      	cmp	r3, #96	; 0x60
 8005bba:	d906      	bls.n	8005bca <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	3b61      	subs	r3, #97	; 0x61
 8005bc2:	4a19      	ldr	r2, [pc, #100]	; (8005c28 <Convert+0x188>)
 8005bc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bc8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8005bca:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d103      	bne.n	8005bda <Convert+0x13a>
  {
    ch |= 0x0002;
 8005bd2:	89fb      	ldrh	r3, [r7, #14]
 8005bd4:	f043 0302 	orr.w	r3, r3, #2
 8005bd8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8005bda:	78bb      	ldrb	r3, [r7, #2]
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d103      	bne.n	8005be8 <Convert+0x148>
  {
    ch |= 0x0020;
 8005be0:	89fb      	ldrh	r3, [r7, #14]
 8005be2:	f043 0320 	orr.w	r3, r3, #32
 8005be6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8005be8:	230c      	movs	r3, #12
 8005bea:	737b      	strb	r3, [r7, #13]
 8005bec:	2300      	movs	r3, #0
 8005bee:	733b      	strb	r3, [r7, #12]
 8005bf0:	e00f      	b.n	8005c12 <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8005bf2:	7b3b      	ldrb	r3, [r7, #12]
 8005bf4:	89f9      	ldrh	r1, [r7, #14]
 8005bf6:	7b7a      	ldrb	r2, [r7, #13]
 8005bf8:	fa41 f202 	asr.w	r2, r1, r2
 8005bfc:	f002 020f 	and.w	r2, r2, #15
 8005c00:	490a      	ldr	r1, [pc, #40]	; (8005c2c <Convert+0x18c>)
 8005c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8005c06:	7b7b      	ldrb	r3, [r7, #13]
 8005c08:	3b04      	subs	r3, #4
 8005c0a:	737b      	strb	r3, [r7, #13]
 8005c0c:	7b3b      	ldrb	r3, [r7, #12]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	733b      	strb	r3, [r7, #12]
 8005c12:	7b3b      	ldrb	r3, [r7, #12]
 8005c14:	2b03      	cmp	r3, #3
 8005c16:	d9ec      	bls.n	8005bf2 <Convert+0x152>
  }
}
 8005c18:	bf00      	nop
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	08006a4c 	.word	0x08006a4c
 8005c28:	08006a18 	.word	0x08006a18
 8005c2c:	20000284 	.word	0x20000284

08005c30 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	4608      	mov	r0, r1
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	4603      	mov	r3, r0
 8005c40:	70fb      	strb	r3, [r7, #3]
 8005c42:	460b      	mov	r3, r1
 8005c44:	70bb      	strb	r3, [r7, #2]
 8005c46:	4613      	mov	r3, r2
 8005c48:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8005c4e:	78ba      	ldrb	r2, [r7, #2]
 8005c50:	78fb      	ldrb	r3, [r7, #3]
 8005c52:	4619      	mov	r1, r3
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f7ff ff23 	bl	8005aa0 <Convert>

  switch (Position)
 8005c5a:	787b      	ldrb	r3, [r7, #1]
 8005c5c:	2b05      	cmp	r3, #5
 8005c5e:	f200 835b 	bhi.w	8006318 <WriteChar+0x6e8>
 8005c62:	a201      	add	r2, pc, #4	; (adr r2, 8005c68 <WriteChar+0x38>)
 8005c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c68:	08005c81 	.word	0x08005c81
 8005c6c:	08005d7b 	.word	0x08005d7b
 8005c70:	08005e95 	.word	0x08005e95
 8005c74:	08005f97 	.word	0x08005f97
 8005c78:	080060c5 	.word	0x080060c5
 8005c7c:	0800620f 	.word	0x0800620f
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005c80:	4b80      	ldr	r3, [pc, #512]	; (8005e84 <WriteChar+0x254>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	f003 0210 	and.w	r2, r3, #16
 8005c8a:	4b7e      	ldr	r3, [pc, #504]	; (8005e84 <WriteChar+0x254>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	05db      	lsls	r3, r3, #23
 8005c92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c96:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005c98:	4b7a      	ldr	r3, [pc, #488]	; (8005e84 <WriteChar+0x254>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	089b      	lsrs	r3, r3, #2
 8005c9e:	059b      	lsls	r3, r3, #22
 8005ca0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	4b77      	ldr	r3, [pc, #476]	; (8005e84 <WriteChar+0x254>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	4a74      	ldr	r2, [pc, #464]	; (8005e88 <WriteChar+0x258>)
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	4874      	ldr	r0, [pc, #464]	; (8005e8c <WriteChar+0x25c>)
 8005cba:	f7fb f961 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005cbe:	4b71      	ldr	r3, [pc, #452]	; (8005e84 <WriteChar+0x254>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	f003 0210 	and.w	r2, r3, #16
 8005cc8:	4b6e      	ldr	r3, [pc, #440]	; (8005e84 <WriteChar+0x254>)
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	085b      	lsrs	r3, r3, #1
 8005cce:	05db      	lsls	r3, r3, #23
 8005cd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cd4:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005cd6:	4b6b      	ldr	r3, [pc, #428]	; (8005e84 <WriteChar+0x254>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	089b      	lsrs	r3, r3, #2
 8005cdc:	059b      	lsls	r3, r3, #22
 8005cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ce2:	431a      	orrs	r2, r3
 8005ce4:	4b67      	ldr	r3, [pc, #412]	; (8005e84 <WriteChar+0x254>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4a65      	ldr	r2, [pc, #404]	; (8005e88 <WriteChar+0x258>)
 8005cf4:	2102      	movs	r1, #2
 8005cf6:	4865      	ldr	r0, [pc, #404]	; (8005e8c <WriteChar+0x25c>)
 8005cf8:	f7fb f942 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005cfc:	4b61      	ldr	r3, [pc, #388]	; (8005e84 <WriteChar+0x254>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	f003 0210 	and.w	r2, r3, #16
 8005d06:	4b5f      	ldr	r3, [pc, #380]	; (8005e84 <WriteChar+0x254>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	085b      	lsrs	r3, r3, #1
 8005d0c:	05db      	lsls	r3, r3, #23
 8005d0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d12:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005d14:	4b5b      	ldr	r3, [pc, #364]	; (8005e84 <WriteChar+0x254>)
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	089b      	lsrs	r3, r3, #2
 8005d1a:	059b      	lsls	r3, r3, #22
 8005d1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d20:	431a      	orrs	r2, r3
 8005d22:	4b58      	ldr	r3, [pc, #352]	; (8005e84 <WriteChar+0x254>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	4a55      	ldr	r2, [pc, #340]	; (8005e88 <WriteChar+0x258>)
 8005d32:	2104      	movs	r1, #4
 8005d34:	4855      	ldr	r0, [pc, #340]	; (8005e8c <WriteChar+0x25c>)
 8005d36:	f7fb f923 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005d3a:	4b52      	ldr	r3, [pc, #328]	; (8005e84 <WriteChar+0x254>)
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	f003 0210 	and.w	r2, r3, #16
 8005d44:	4b4f      	ldr	r3, [pc, #316]	; (8005e84 <WriteChar+0x254>)
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	085b      	lsrs	r3, r3, #1
 8005d4a:	05db      	lsls	r3, r3, #23
 8005d4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d50:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005d52:	4b4c      	ldr	r3, [pc, #304]	; (8005e84 <WriteChar+0x254>)
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	089b      	lsrs	r3, r3, #2
 8005d58:	059b      	lsls	r3, r3, #22
 8005d5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	4b48      	ldr	r3, [pc, #288]	; (8005e84 <WriteChar+0x254>)
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	4a46      	ldr	r2, [pc, #280]	; (8005e88 <WriteChar+0x258>)
 8005d70:	2106      	movs	r1, #6
 8005d72:	4846      	ldr	r0, [pc, #280]	; (8005e8c <WriteChar+0x25c>)
 8005d74:	f7fb f904 	bl	8000f80 <HAL_LCD_Write>
      break;
 8005d78:	e2cf      	b.n	800631a <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005d7a:	4b42      	ldr	r3, [pc, #264]	; (8005e84 <WriteChar+0x254>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	019b      	lsls	r3, r3, #6
 8005d80:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005d84:	4b3f      	ldr	r3, [pc, #252]	; (8005e84 <WriteChar+0x254>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	085b      	lsrs	r3, r3, #1
 8005d8a:	035b      	lsls	r3, r3, #13
 8005d8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d90:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005d92:	4b3c      	ldr	r3, [pc, #240]	; (8005e84 <WriteChar+0x254>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	089b      	lsrs	r3, r3, #2
 8005d98:	031b      	lsls	r3, r3, #12
 8005d9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	4b38      	ldr	r3, [pc, #224]	; (8005e84 <WriteChar+0x254>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	08db      	lsrs	r3, r3, #3
 8005da6:	015b      	lsls	r3, r3, #5
 8005da8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4a37      	ldr	r2, [pc, #220]	; (8005e90 <WriteChar+0x260>)
 8005db4:	2100      	movs	r1, #0
 8005db6:	4835      	ldr	r0, [pc, #212]	; (8005e8c <WriteChar+0x25c>)
 8005db8:	f7fb f8e2 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005dbc:	4b31      	ldr	r3, [pc, #196]	; (8005e84 <WriteChar+0x254>)
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	019b      	lsls	r3, r3, #6
 8005dc2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005dc6:	4b2f      	ldr	r3, [pc, #188]	; (8005e84 <WriteChar+0x254>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	085b      	lsrs	r3, r3, #1
 8005dcc:	035b      	lsls	r3, r3, #13
 8005dce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005dd2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005dd4:	4b2b      	ldr	r3, [pc, #172]	; (8005e84 <WriteChar+0x254>)
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	089b      	lsrs	r3, r3, #2
 8005dda:	031b      	lsls	r3, r3, #12
 8005ddc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005de0:	431a      	orrs	r2, r3
 8005de2:	4b28      	ldr	r3, [pc, #160]	; (8005e84 <WriteChar+0x254>)
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	08db      	lsrs	r3, r3, #3
 8005de8:	015b      	lsls	r3, r3, #5
 8005dea:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	4a26      	ldr	r2, [pc, #152]	; (8005e90 <WriteChar+0x260>)
 8005df6:	2102      	movs	r1, #2
 8005df8:	4824      	ldr	r0, [pc, #144]	; (8005e8c <WriteChar+0x25c>)
 8005dfa:	f7fb f8c1 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005dfe:	4b21      	ldr	r3, [pc, #132]	; (8005e84 <WriteChar+0x254>)
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	019b      	lsls	r3, r3, #6
 8005e04:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005e08:	4b1e      	ldr	r3, [pc, #120]	; (8005e84 <WriteChar+0x254>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	085b      	lsrs	r3, r3, #1
 8005e0e:	035b      	lsls	r3, r3, #13
 8005e10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e14:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005e16:	4b1b      	ldr	r3, [pc, #108]	; (8005e84 <WriteChar+0x254>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	089b      	lsrs	r3, r3, #2
 8005e1c:	031b      	lsls	r3, r3, #12
 8005e1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e22:	431a      	orrs	r2, r3
 8005e24:	4b17      	ldr	r3, [pc, #92]	; (8005e84 <WriteChar+0x254>)
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	08db      	lsrs	r3, r3, #3
 8005e2a:	015b      	lsls	r3, r3, #5
 8005e2c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4a16      	ldr	r2, [pc, #88]	; (8005e90 <WriteChar+0x260>)
 8005e38:	2104      	movs	r1, #4
 8005e3a:	4814      	ldr	r0, [pc, #80]	; (8005e8c <WriteChar+0x25c>)
 8005e3c:	f7fb f8a0 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005e40:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <WriteChar+0x254>)
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	019b      	lsls	r3, r3, #6
 8005e46:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005e4a:	4b0e      	ldr	r3, [pc, #56]	; (8005e84 <WriteChar+0x254>)
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	085b      	lsrs	r3, r3, #1
 8005e50:	035b      	lsls	r3, r3, #13
 8005e52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e56:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005e58:	4b0a      	ldr	r3, [pc, #40]	; (8005e84 <WriteChar+0x254>)
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	089b      	lsrs	r3, r3, #2
 8005e5e:	031b      	lsls	r3, r3, #12
 8005e60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e64:	431a      	orrs	r2, r3
 8005e66:	4b07      	ldr	r3, [pc, #28]	; (8005e84 <WriteChar+0x254>)
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	08db      	lsrs	r3, r3, #3
 8005e6c:	015b      	lsls	r3, r3, #5
 8005e6e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	4a05      	ldr	r2, [pc, #20]	; (8005e90 <WriteChar+0x260>)
 8005e7a:	2106      	movs	r1, #6
 8005e7c:	4803      	ldr	r0, [pc, #12]	; (8005e8c <WriteChar+0x25c>)
 8005e7e:	f7fb f87f 	bl	8000f80 <HAL_LCD_Write>
      break;
 8005e82:	e24a      	b.n	800631a <WriteChar+0x6ea>
 8005e84:	20000284 	.word	0x20000284
 8005e88:	ff3fffe7 	.word	0xff3fffe7
 8005e8c:	20000294 	.word	0x20000294
 8005e90:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005e94:	4b88      	ldr	r3, [pc, #544]	; (80060b8 <WriteChar+0x488>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	03db      	lsls	r3, r3, #15
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	4b86      	ldr	r3, [pc, #536]	; (80060b8 <WriteChar+0x488>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	085b      	lsrs	r3, r3, #1
 8005ea2:	075b      	lsls	r3, r3, #29
 8005ea4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ea8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005eaa:	4b83      	ldr	r3, [pc, #524]	; (80060b8 <WriteChar+0x488>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	089b      	lsrs	r3, r3, #2
 8005eb0:	071b      	lsls	r3, r3, #28
 8005eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb6:	431a      	orrs	r2, r3
 8005eb8:	4b7f      	ldr	r3, [pc, #508]	; (80060b8 <WriteChar+0x488>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	08db      	lsrs	r3, r3, #3
 8005ebe:	039b      	lsls	r3, r3, #14
 8005ec0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4a7c      	ldr	r2, [pc, #496]	; (80060bc <WriteChar+0x48c>)
 8005ecc:	2100      	movs	r1, #0
 8005ece:	487c      	ldr	r0, [pc, #496]	; (80060c0 <WriteChar+0x490>)
 8005ed0:	f7fb f856 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005ed4:	4b78      	ldr	r3, [pc, #480]	; (80060b8 <WriteChar+0x488>)
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	03db      	lsls	r3, r3, #15
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	4b76      	ldr	r3, [pc, #472]	; (80060b8 <WriteChar+0x488>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	085b      	lsrs	r3, r3, #1
 8005ee2:	075b      	lsls	r3, r3, #29
 8005ee4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ee8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005eea:	4b73      	ldr	r3, [pc, #460]	; (80060b8 <WriteChar+0x488>)
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	089b      	lsrs	r3, r3, #2
 8005ef0:	071b      	lsls	r3, r3, #28
 8005ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	4b6f      	ldr	r3, [pc, #444]	; (80060b8 <WriteChar+0x488>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	08db      	lsrs	r3, r3, #3
 8005efe:	039b      	lsls	r3, r3, #14
 8005f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	4a6c      	ldr	r2, [pc, #432]	; (80060bc <WriteChar+0x48c>)
 8005f0c:	2102      	movs	r1, #2
 8005f0e:	486c      	ldr	r0, [pc, #432]	; (80060c0 <WriteChar+0x490>)
 8005f10:	f7fb f836 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005f14:	4b68      	ldr	r3, [pc, #416]	; (80060b8 <WriteChar+0x488>)
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	03db      	lsls	r3, r3, #15
 8005f1a:	b29a      	uxth	r2, r3
 8005f1c:	4b66      	ldr	r3, [pc, #408]	; (80060b8 <WriteChar+0x488>)
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	085b      	lsrs	r3, r3, #1
 8005f22:	075b      	lsls	r3, r3, #29
 8005f24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f28:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005f2a:	4b63      	ldr	r3, [pc, #396]	; (80060b8 <WriteChar+0x488>)
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	089b      	lsrs	r3, r3, #2
 8005f30:	071b      	lsls	r3, r3, #28
 8005f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f36:	431a      	orrs	r2, r3
 8005f38:	4b5f      	ldr	r3, [pc, #380]	; (80060b8 <WriteChar+0x488>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	08db      	lsrs	r3, r3, #3
 8005f3e:	039b      	lsls	r3, r3, #14
 8005f40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	4a5c      	ldr	r2, [pc, #368]	; (80060bc <WriteChar+0x48c>)
 8005f4c:	2104      	movs	r1, #4
 8005f4e:	485c      	ldr	r0, [pc, #368]	; (80060c0 <WriteChar+0x490>)
 8005f50:	f7fb f816 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005f54:	4b58      	ldr	r3, [pc, #352]	; (80060b8 <WriteChar+0x488>)
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	03db      	lsls	r3, r3, #15
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	4b56      	ldr	r3, [pc, #344]	; (80060b8 <WriteChar+0x488>)
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	085b      	lsrs	r3, r3, #1
 8005f62:	075b      	lsls	r3, r3, #29
 8005f64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f68:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005f6a:	4b53      	ldr	r3, [pc, #332]	; (80060b8 <WriteChar+0x488>)
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	089b      	lsrs	r3, r3, #2
 8005f70:	071b      	lsls	r3, r3, #28
 8005f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f76:	431a      	orrs	r2, r3
 8005f78:	4b4f      	ldr	r3, [pc, #316]	; (80060b8 <WriteChar+0x488>)
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	08db      	lsrs	r3, r3, #3
 8005f7e:	039b      	lsls	r3, r3, #14
 8005f80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4a4c      	ldr	r2, [pc, #304]	; (80060bc <WriteChar+0x48c>)
 8005f8c:	2106      	movs	r1, #6
 8005f8e:	484c      	ldr	r0, [pc, #304]	; (80060c0 <WriteChar+0x490>)
 8005f90:	f7fa fff6 	bl	8000f80 <HAL_LCD_Write>
      break;
 8005f94:	e1c1      	b.n	800631a <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005f96:	4b48      	ldr	r3, [pc, #288]	; (80060b8 <WriteChar+0x488>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	07da      	lsls	r2, r3, #31
 8005f9c:	4b46      	ldr	r3, [pc, #280]	; (80060b8 <WriteChar+0x488>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	08db      	lsrs	r3, r3, #3
 8005fa2:	079b      	lsls	r3, r3, #30
 8005fa4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	4842      	ldr	r0, [pc, #264]	; (80060c0 <WriteChar+0x490>)
 8005fb6:	f7fa ffe3 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8005fba:	4b3f      	ldr	r3, [pc, #252]	; (80060b8 <WriteChar+0x488>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0202 	and.w	r2, r3, #2
 8005fc2:	4b3d      	ldr	r3, [pc, #244]	; (80060b8 <WriteChar+0x488>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	089b      	lsrs	r3, r3, #2
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f06f 0203 	mvn.w	r2, #3
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	4839      	ldr	r0, [pc, #228]	; (80060c0 <WriteChar+0x490>)
 8005fda:	f7fa ffd1 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005fde:	4b36      	ldr	r3, [pc, #216]	; (80060b8 <WriteChar+0x488>)
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	07da      	lsls	r2, r3, #31
 8005fe4:	4b34      	ldr	r3, [pc, #208]	; (80060b8 <WriteChar+0x488>)
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	08db      	lsrs	r3, r3, #3
 8005fea:	079b      	lsls	r3, r3, #30
 8005fec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005ffa:	2102      	movs	r1, #2
 8005ffc:	4830      	ldr	r0, [pc, #192]	; (80060c0 <WriteChar+0x490>)
 8005ffe:	f7fa ffbf 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8006002:	4b2d      	ldr	r3, [pc, #180]	; (80060b8 <WriteChar+0x488>)
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	f003 0202 	and.w	r2, r3, #2
 800600a:	4b2b      	ldr	r3, [pc, #172]	; (80060b8 <WriteChar+0x488>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	089b      	lsrs	r3, r3, #2
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	4313      	orrs	r3, r2
 8006016:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f06f 0203 	mvn.w	r2, #3
 800601e:	2103      	movs	r1, #3
 8006020:	4827      	ldr	r0, [pc, #156]	; (80060c0 <WriteChar+0x490>)
 8006022:	f7fa ffad 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8006026:	4b24      	ldr	r3, [pc, #144]	; (80060b8 <WriteChar+0x488>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	07da      	lsls	r2, r3, #31
 800602c:	4b22      	ldr	r3, [pc, #136]	; (80060b8 <WriteChar+0x488>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	08db      	lsrs	r3, r3, #3
 8006032:	079b      	lsls	r3, r3, #30
 8006034:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006038:	4313      	orrs	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8006042:	2104      	movs	r1, #4
 8006044:	481e      	ldr	r0, [pc, #120]	; (80060c0 <WriteChar+0x490>)
 8006046:	f7fa ff9b 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800604a:	4b1b      	ldr	r3, [pc, #108]	; (80060b8 <WriteChar+0x488>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 0202 	and.w	r2, r3, #2
 8006052:	4b19      	ldr	r3, [pc, #100]	; (80060b8 <WriteChar+0x488>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f06f 0203 	mvn.w	r2, #3
 8006066:	2105      	movs	r1, #5
 8006068:	4815      	ldr	r0, [pc, #84]	; (80060c0 <WriteChar+0x490>)
 800606a:	f7fa ff89 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800606e:	4b12      	ldr	r3, [pc, #72]	; (80060b8 <WriteChar+0x488>)
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	07da      	lsls	r2, r3, #31
 8006074:	4b10      	ldr	r3, [pc, #64]	; (80060b8 <WriteChar+0x488>)
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	08db      	lsrs	r3, r3, #3
 800607a:	079b      	lsls	r3, r3, #30
 800607c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006080:	4313      	orrs	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800608a:	2106      	movs	r1, #6
 800608c:	480c      	ldr	r0, [pc, #48]	; (80060c0 <WriteChar+0x490>)
 800608e:	f7fa ff77 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8006092:	4b09      	ldr	r3, [pc, #36]	; (80060b8 <WriteChar+0x488>)
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	f003 0202 	and.w	r2, r3, #2
 800609a:	4b07      	ldr	r3, [pc, #28]	; (80060b8 <WriteChar+0x488>)
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	089b      	lsrs	r3, r3, #2
 80060a0:	f003 0301 	and.w	r3, r3, #1
 80060a4:	4313      	orrs	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f06f 0203 	mvn.w	r2, #3
 80060ae:	2107      	movs	r1, #7
 80060b0:	4803      	ldr	r0, [pc, #12]	; (80060c0 <WriteChar+0x490>)
 80060b2:	f7fa ff65 	bl	8000f80 <HAL_LCD_Write>
      break;
 80060b6:	e130      	b.n	800631a <WriteChar+0x6ea>
 80060b8:	20000284 	.word	0x20000284
 80060bc:	cfff3fff 	.word	0xcfff3fff
 80060c0:	20000294 	.word	0x20000294

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80060c4:	4b97      	ldr	r3, [pc, #604]	; (8006324 <WriteChar+0x6f4>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	085b      	lsrs	r3, r3, #1
 80060ca:	065b      	lsls	r3, r3, #25
 80060cc:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80060d0:	4b94      	ldr	r3, [pc, #592]	; (8006324 <WriteChar+0x6f4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	089b      	lsrs	r3, r3, #2
 80060d6:	061b      	lsls	r3, r3, #24
 80060d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060dc:	4313      	orrs	r3, r2
 80060de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80060e6:	2100      	movs	r1, #0
 80060e8:	488f      	ldr	r0, [pc, #572]	; (8006328 <WriteChar+0x6f8>)
 80060ea:	f7fa ff49 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80060ee:	4b8d      	ldr	r3, [pc, #564]	; (8006324 <WriteChar+0x6f4>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	00db      	lsls	r3, r3, #3
 80060f4:	f003 0208 	and.w	r2, r3, #8
 80060f8:	4b8a      	ldr	r3, [pc, #552]	; (8006324 <WriteChar+0x6f4>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	08db      	lsrs	r3, r3, #3
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	4313      	orrs	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f06f 020c 	mvn.w	r2, #12
 800610e:	2101      	movs	r1, #1
 8006110:	4885      	ldr	r0, [pc, #532]	; (8006328 <WriteChar+0x6f8>)
 8006112:	f7fa ff35 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8006116:	4b83      	ldr	r3, [pc, #524]	; (8006324 <WriteChar+0x6f4>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	085b      	lsrs	r3, r3, #1
 800611c:	065b      	lsls	r3, r3, #25
 800611e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006122:	4b80      	ldr	r3, [pc, #512]	; (8006324 <WriteChar+0x6f4>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	089b      	lsrs	r3, r3, #2
 8006128:	061b      	lsls	r3, r3, #24
 800612a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800612e:	4313      	orrs	r3, r2
 8006130:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8006138:	2102      	movs	r1, #2
 800613a:	487b      	ldr	r0, [pc, #492]	; (8006328 <WriteChar+0x6f8>)
 800613c:	f7fa ff20 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006140:	4b78      	ldr	r3, [pc, #480]	; (8006324 <WriteChar+0x6f4>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	00db      	lsls	r3, r3, #3
 8006146:	f003 0208 	and.w	r2, r3, #8
 800614a:	4b76      	ldr	r3, [pc, #472]	; (8006324 <WriteChar+0x6f4>)
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	08db      	lsrs	r3, r3, #3
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	4313      	orrs	r3, r2
 8006158:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f06f 020c 	mvn.w	r2, #12
 8006160:	2103      	movs	r1, #3
 8006162:	4871      	ldr	r0, [pc, #452]	; (8006328 <WriteChar+0x6f8>)
 8006164:	f7fa ff0c 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8006168:	4b6e      	ldr	r3, [pc, #440]	; (8006324 <WriteChar+0x6f4>)
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	085b      	lsrs	r3, r3, #1
 800616e:	065b      	lsls	r3, r3, #25
 8006170:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006174:	4b6b      	ldr	r3, [pc, #428]	; (8006324 <WriteChar+0x6f4>)
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	089b      	lsrs	r3, r3, #2
 800617a:	061b      	lsls	r3, r3, #24
 800617c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006180:	4313      	orrs	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800618a:	2104      	movs	r1, #4
 800618c:	4866      	ldr	r0, [pc, #408]	; (8006328 <WriteChar+0x6f8>)
 800618e:	f7fa fef7 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006192:	4b64      	ldr	r3, [pc, #400]	; (8006324 <WriteChar+0x6f4>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	00db      	lsls	r3, r3, #3
 8006198:	f003 0208 	and.w	r2, r3, #8
 800619c:	4b61      	ldr	r3, [pc, #388]	; (8006324 <WriteChar+0x6f4>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	08db      	lsrs	r3, r3, #3
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f06f 020c 	mvn.w	r2, #12
 80061b2:	2105      	movs	r1, #5
 80061b4:	485c      	ldr	r0, [pc, #368]	; (8006328 <WriteChar+0x6f8>)
 80061b6:	f7fa fee3 	bl	8000f80 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80061ba:	4b5a      	ldr	r3, [pc, #360]	; (8006324 <WriteChar+0x6f4>)
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	085b      	lsrs	r3, r3, #1
 80061c0:	065b      	lsls	r3, r3, #25
 80061c2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80061c6:	4b57      	ldr	r3, [pc, #348]	; (8006324 <WriteChar+0x6f4>)
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	089b      	lsrs	r3, r3, #2
 80061cc:	061b      	lsls	r3, r3, #24
 80061ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061d2:	4313      	orrs	r3, r2
 80061d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80061dc:	2106      	movs	r1, #6
 80061de:	4852      	ldr	r0, [pc, #328]	; (8006328 <WriteChar+0x6f8>)
 80061e0:	f7fa fece 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80061e4:	4b4f      	ldr	r3, [pc, #316]	; (8006324 <WriteChar+0x6f4>)
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	00db      	lsls	r3, r3, #3
 80061ea:	f003 0208 	and.w	r2, r3, #8
 80061ee:	4b4d      	ldr	r3, [pc, #308]	; (8006324 <WriteChar+0x6f4>)
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	08db      	lsrs	r3, r3, #3
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	f003 0304 	and.w	r3, r3, #4
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f06f 020c 	mvn.w	r2, #12
 8006204:	2107      	movs	r1, #7
 8006206:	4848      	ldr	r0, [pc, #288]	; (8006328 <WriteChar+0x6f8>)
 8006208:	f7fa feba 	bl	8000f80 <HAL_LCD_Write>
      break;
 800620c:	e085      	b.n	800631a <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800620e:	4b45      	ldr	r3, [pc, #276]	; (8006324 <WriteChar+0x6f4>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	045b      	lsls	r3, r3, #17
 8006214:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8006218:	4b42      	ldr	r3, [pc, #264]	; (8006324 <WriteChar+0x6f4>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	085b      	lsrs	r3, r3, #1
 800621e:	021b      	lsls	r3, r3, #8
 8006220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006224:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8006226:	4b3f      	ldr	r3, [pc, #252]	; (8006324 <WriteChar+0x6f4>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	089b      	lsrs	r3, r3, #2
 800622c:	025b      	lsls	r3, r3, #9
 800622e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006232:	431a      	orrs	r2, r3
 8006234:	4b3b      	ldr	r3, [pc, #236]	; (8006324 <WriteChar+0x6f4>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	08db      	lsrs	r3, r3, #3
 800623a:	069b      	lsls	r3, r3, #26
 800623c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4a39      	ldr	r2, [pc, #228]	; (800632c <WriteChar+0x6fc>)
 8006248:	2100      	movs	r1, #0
 800624a:	4837      	ldr	r0, [pc, #220]	; (8006328 <WriteChar+0x6f8>)
 800624c:	f7fa fe98 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006250:	4b34      	ldr	r3, [pc, #208]	; (8006324 <WriteChar+0x6f4>)
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	045b      	lsls	r3, r3, #17
 8006256:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800625a:	4b32      	ldr	r3, [pc, #200]	; (8006324 <WriteChar+0x6f4>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	085b      	lsrs	r3, r3, #1
 8006260:	021b      	lsls	r3, r3, #8
 8006262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006266:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8006268:	4b2e      	ldr	r3, [pc, #184]	; (8006324 <WriteChar+0x6f4>)
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	089b      	lsrs	r3, r3, #2
 800626e:	025b      	lsls	r3, r3, #9
 8006270:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006274:	431a      	orrs	r2, r3
 8006276:	4b2b      	ldr	r3, [pc, #172]	; (8006324 <WriteChar+0x6f4>)
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	08db      	lsrs	r3, r3, #3
 800627c:	069b      	lsls	r3, r3, #26
 800627e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4a28      	ldr	r2, [pc, #160]	; (800632c <WriteChar+0x6fc>)
 800628a:	2102      	movs	r1, #2
 800628c:	4826      	ldr	r0, [pc, #152]	; (8006328 <WriteChar+0x6f8>)
 800628e:	f7fa fe77 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006292:	4b24      	ldr	r3, [pc, #144]	; (8006324 <WriteChar+0x6f4>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	045b      	lsls	r3, r3, #17
 8006298:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800629c:	4b21      	ldr	r3, [pc, #132]	; (8006324 <WriteChar+0x6f4>)
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	085b      	lsrs	r3, r3, #1
 80062a2:	021b      	lsls	r3, r3, #8
 80062a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a8:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80062aa:	4b1e      	ldr	r3, [pc, #120]	; (8006324 <WriteChar+0x6f4>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	089b      	lsrs	r3, r3, #2
 80062b0:	025b      	lsls	r3, r3, #9
 80062b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062b6:	431a      	orrs	r2, r3
 80062b8:	4b1a      	ldr	r3, [pc, #104]	; (8006324 <WriteChar+0x6f4>)
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	08db      	lsrs	r3, r3, #3
 80062be:	069b      	lsls	r3, r3, #26
 80062c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80062c4:	4313      	orrs	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4a18      	ldr	r2, [pc, #96]	; (800632c <WriteChar+0x6fc>)
 80062cc:	2104      	movs	r1, #4
 80062ce:	4816      	ldr	r0, [pc, #88]	; (8006328 <WriteChar+0x6f8>)
 80062d0:	f7fa fe56 	bl	8000f80 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80062d4:	4b13      	ldr	r3, [pc, #76]	; (8006324 <WriteChar+0x6f4>)
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	045b      	lsls	r3, r3, #17
 80062da:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80062de:	4b11      	ldr	r3, [pc, #68]	; (8006324 <WriteChar+0x6f4>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	085b      	lsrs	r3, r3, #1
 80062e4:	021b      	lsls	r3, r3, #8
 80062e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ea:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80062ec:	4b0d      	ldr	r3, [pc, #52]	; (8006324 <WriteChar+0x6f4>)
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	089b      	lsrs	r3, r3, #2
 80062f2:	025b      	lsls	r3, r3, #9
 80062f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062f8:	431a      	orrs	r2, r3
 80062fa:	4b0a      	ldr	r3, [pc, #40]	; (8006324 <WriteChar+0x6f4>)
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	08db      	lsrs	r3, r3, #3
 8006300:	069b      	lsls	r3, r3, #26
 8006302:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006306:	4313      	orrs	r3, r2
 8006308:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	4a07      	ldr	r2, [pc, #28]	; (800632c <WriteChar+0x6fc>)
 800630e:	2106      	movs	r1, #6
 8006310:	4805      	ldr	r0, [pc, #20]	; (8006328 <WriteChar+0x6f8>)
 8006312:	f7fa fe35 	bl	8000f80 <HAL_LCD_Write>
      break;
 8006316:	e000      	b.n	800631a <WriteChar+0x6ea>

    default:
      break;
 8006318:	bf00      	nop
  }
}
 800631a:	bf00      	nop
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	20000284 	.word	0x20000284
 8006328:	20000294 	.word	0x20000294
 800632c:	fbfdfcff 	.word	0xfbfdfcff

08006330 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8006336:	4b23      	ldr	r3, [pc, #140]	; (80063c4 <BSP_QSPI_Init+0x94>)
 8006338:	4a23      	ldr	r2, [pc, #140]	; (80063c8 <BSP_QSPI_Init+0x98>)
 800633a:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 800633c:	4821      	ldr	r0, [pc, #132]	; (80063c4 <BSP_QSPI_Init+0x94>)
 800633e:	f7fb f81d 	bl	800137c <HAL_QSPI_DeInit>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e037      	b.n	80063bc <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 800634c:	f000 f83e 	bl	80063cc <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8006350:	4b1c      	ldr	r3, [pc, #112]	; (80063c4 <BSP_QSPI_Init+0x94>)
 8006352:	2201      	movs	r2, #1
 8006354:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8006356:	4b1b      	ldr	r3, [pc, #108]	; (80063c4 <BSP_QSPI_Init+0x94>)
 8006358:	2204      	movs	r2, #4
 800635a:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 800635c:	4b19      	ldr	r3, [pc, #100]	; (80063c4 <BSP_QSPI_Init+0x94>)
 800635e:	2200      	movs	r2, #0
 8006360:	60da      	str	r2, [r3, #12]
 8006362:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006366:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	fa93 f3a3 	rbit	r3, r3
 800636e:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8006370:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 8006372:	fab3 f383 	clz	r3, r3
 8006376:	3b01      	subs	r3, #1
 8006378:	461a      	mov	r2, r3
 800637a:	4b12      	ldr	r3, [pc, #72]	; (80063c4 <BSP_QSPI_Init+0x94>)
 800637c:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800637e:	4b11      	ldr	r3, [pc, #68]	; (80063c4 <BSP_QSPI_Init+0x94>)
 8006380:	2200      	movs	r2, #0
 8006382:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8006384:	4b0f      	ldr	r3, [pc, #60]	; (80063c4 <BSP_QSPI_Init+0x94>)
 8006386:	2200      	movs	r2, #0
 8006388:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 800638a:	480e      	ldr	r0, [pc, #56]	; (80063c4 <BSP_QSPI_Init+0x94>)
 800638c:	f7fa ff74 	bl	8001278 <HAL_QSPI_Init>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e010      	b.n	80063bc <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 800639a:	480a      	ldr	r0, [pc, #40]	; (80063c4 <BSP_QSPI_Init+0x94>)
 800639c:	f000 f862 	bl	8006464 <QSPI_ResetMemory>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 80063a6:	2304      	movs	r3, #4
 80063a8:	e008      	b.n	80063bc <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 80063aa:	4806      	ldr	r0, [pc, #24]	; (80063c4 <BSP_QSPI_Init+0x94>)
 80063ac:	f000 f89e 	bl	80064ec <QSPI_DummyCyclesCfg>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 80063b6:	2304      	movs	r3, #4
 80063b8:	e000      	b.n	80063bc <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	200002d0 	.word	0x200002d0
 80063c8:	a0001000 	.word	0xa0001000

080063cc <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b088      	sub	sp, #32
 80063d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 80063d2:	4a22      	ldr	r2, [pc, #136]	; (800645c <QSPI_MspInit+0x90>)
 80063d4:	4b21      	ldr	r3, [pc, #132]	; (800645c <QSPI_MspInit+0x90>)
 80063d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063dc:	6513      	str	r3, [r2, #80]	; 0x50
 80063de:	4b1f      	ldr	r3, [pc, #124]	; (800645c <QSPI_MspInit+0x90>)
 80063e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e6:	60bb      	str	r3, [r7, #8]
 80063e8:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 80063ea:	4a1c      	ldr	r2, [pc, #112]	; (800645c <QSPI_MspInit+0x90>)
 80063ec:	4b1b      	ldr	r3, [pc, #108]	; (800645c <QSPI_MspInit+0x90>)
 80063ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063f4:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 80063f6:	4a19      	ldr	r2, [pc, #100]	; (800645c <QSPI_MspInit+0x90>)
 80063f8:	4b18      	ldr	r3, [pc, #96]	; (800645c <QSPI_MspInit+0x90>)
 80063fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006400:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006402:	4a16      	ldr	r2, [pc, #88]	; (800645c <QSPI_MspInit+0x90>)
 8006404:	4b15      	ldr	r3, [pc, #84]	; (800645c <QSPI_MspInit+0x90>)
 8006406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006408:	f043 0310 	orr.w	r3, r3, #16
 800640c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800640e:	4b13      	ldr	r3, [pc, #76]	; (800645c <QSPI_MspInit+0x90>)
 8006410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006412:	f003 0310 	and.w	r3, r3, #16
 8006416:	607b      	str	r3, [r7, #4]
 8006418:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 800641a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800641e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006420:	2302      	movs	r3, #2
 8006422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006424:	2301      	movs	r3, #1
 8006426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006428:	2303      	movs	r3, #3
 800642a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800642c:	230a      	movs	r3, #10
 800642e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006430:	f107 030c 	add.w	r3, r7, #12
 8006434:	4619      	mov	r1, r3
 8006436:	480a      	ldr	r0, [pc, #40]	; (8006460 <QSPI_MspInit+0x94>)
 8006438:	f7fa f9d4 	bl	80007e4 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 800643c:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8006440:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8006442:	2300      	movs	r3, #0
 8006444:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006446:	f107 030c 	add.w	r3, r7, #12
 800644a:	4619      	mov	r1, r3
 800644c:	4804      	ldr	r0, [pc, #16]	; (8006460 <QSPI_MspInit+0x94>)
 800644e:	f7fa f9c9 	bl	80007e4 <HAL_GPIO_Init>
}
 8006452:	bf00      	nop
 8006454:	3720      	adds	r7, #32
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40021000 	.word	0x40021000
 8006460:	48001000 	.word	0x48001000

08006464 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b090      	sub	sp, #64	; 0x40
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800646c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006470:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8006472:	2366      	movs	r3, #102	; 0x66
 8006474:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8006476:	2300      	movs	r3, #0
 8006478:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800647a:	2300      	movs	r3, #0
 800647c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 800647e:	2300      	movs	r3, #0
 8006480:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8006482:	2300      	movs	r3, #0
 8006484:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8006486:	2300      	movs	r3, #0
 8006488:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800648a:	2300      	movs	r3, #0
 800648c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800648e:	2300      	movs	r3, #0
 8006490:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006492:	f107 0308 	add.w	r3, r7, #8
 8006496:	f241 3288 	movw	r2, #5000	; 0x1388
 800649a:	4619      	mov	r1, r3
 800649c:	4812      	ldr	r0, [pc, #72]	; (80064e8 <QSPI_ResetMemory+0x84>)
 800649e:	f7fa ffb1 	bl	8001404 <HAL_QSPI_Command>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e019      	b.n	80064e0 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80064ac:	2399      	movs	r3, #153	; 0x99
 80064ae:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80064b0:	f107 0308 	add.w	r3, r7, #8
 80064b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80064b8:	4619      	mov	r1, r3
 80064ba:	480b      	ldr	r0, [pc, #44]	; (80064e8 <QSPI_ResetMemory+0x84>)
 80064bc:	f7fa ffa2 	bl	8001404 <HAL_QSPI_Command>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d001      	beq.n	80064ca <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e00a      	b.n	80064e0 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80064ca:	f241 3188 	movw	r1, #5000	; 0x1388
 80064ce:	4806      	ldr	r0, [pc, #24]	; (80064e8 <QSPI_ResetMemory+0x84>)
 80064d0:	f000 f8ce 	bl	8006670 <QSPI_AutoPollingMemReady>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e000      	b.n	80064e0 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3740      	adds	r7, #64	; 0x40
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	200002d0 	.word	0x200002d0

080064ec <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b094      	sub	sp, #80	; 0x50
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80064f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80064f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 80064fa:	2385      	movs	r3, #133	; 0x85
 80064fc:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80064fe:	2300      	movs	r3, #0
 8006500:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8006502:	2300      	movs	r3, #0
 8006504:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8006506:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800650a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 800650c:	2300      	movs	r3, #0
 800650e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8006510:	2301      	movs	r3, #1
 8006512:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8006514:	2300      	movs	r3, #0
 8006516:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8006518:	2300      	movs	r3, #0
 800651a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800651c:	2300      	movs	r3, #0
 800651e:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006520:	f107 0310 	add.w	r3, r7, #16
 8006524:	f241 3288 	movw	r2, #5000	; 0x1388
 8006528:	4619      	mov	r1, r3
 800652a:	482a      	ldr	r0, [pc, #168]	; (80065d4 <QSPI_DummyCyclesCfg+0xe8>)
 800652c:	f7fa ff6a 	bl	8001404 <HAL_QSPI_Command>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e047      	b.n	80065ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800653a:	f107 030f 	add.w	r3, r7, #15
 800653e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006542:	4619      	mov	r1, r3
 8006544:	4823      	ldr	r0, [pc, #140]	; (80065d4 <QSPI_DummyCyclesCfg+0xe8>)
 8006546:	f7fb f852 	bl	80015ee <HAL_QSPI_Receive>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d001      	beq.n	8006554 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e03a      	b.n	80065ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8006554:	481f      	ldr	r0, [pc, #124]	; (80065d4 <QSPI_DummyCyclesCfg+0xe8>)
 8006556:	f000 f83f 	bl	80065d8 <QSPI_WriteEnable>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e032      	b.n	80065ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8006564:	2381      	movs	r3, #129	; 0x81
 8006566:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8006568:	7bfb      	ldrb	r3, [r7, #15]
 800656a:	b25b      	sxtb	r3, r3
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	b25a      	sxtb	r2, r3
 8006572:	23f0      	movs	r3, #240	; 0xf0
 8006574:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006576:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006578:	fa93 f3a3 	rbit	r3, r3
 800657c:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800657e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006580:	fab3 f383 	clz	r3, r3
 8006584:	210a      	movs	r1, #10
 8006586:	fa01 f303 	lsl.w	r3, r1, r3
 800658a:	b25b      	sxtb	r3, r3
 800658c:	4313      	orrs	r3, r2
 800658e:	b25b      	sxtb	r3, r3
 8006590:	b2db      	uxtb	r3, r3
 8006592:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006594:	f107 0310 	add.w	r3, r7, #16
 8006598:	f241 3288 	movw	r2, #5000	; 0x1388
 800659c:	4619      	mov	r1, r3
 800659e:	480d      	ldr	r0, [pc, #52]	; (80065d4 <QSPI_DummyCyclesCfg+0xe8>)
 80065a0:	f7fa ff30 	bl	8001404 <HAL_QSPI_Command>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d001      	beq.n	80065ae <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e00d      	b.n	80065ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80065ae:	f107 030f 	add.w	r3, r7, #15
 80065b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80065b6:	4619      	mov	r1, r3
 80065b8:	4806      	ldr	r0, [pc, #24]	; (80065d4 <QSPI_DummyCyclesCfg+0xe8>)
 80065ba:	f7fa ff81 	bl	80014c0 <HAL_QSPI_Transmit>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3750      	adds	r7, #80	; 0x50
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	200002d0 	.word	0x200002d0

080065d8 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b096      	sub	sp, #88	; 0x58
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80065e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80065e4:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 80065e6:	2306      	movs	r3, #6
 80065e8:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80065ea:	2300      	movs	r3, #0
 80065ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 80065f2:	2300      	movs	r3, #0
 80065f4:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80065f6:	2300      	movs	r3, #0
 80065f8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80065fa:	2300      	movs	r3, #0
 80065fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80065fe:	2300      	movs	r3, #0
 8006600:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8006602:	2300      	movs	r3, #0
 8006604:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006606:	f107 0320 	add.w	r3, r7, #32
 800660a:	f241 3288 	movw	r2, #5000	; 0x1388
 800660e:	4619      	mov	r1, r3
 8006610:	4816      	ldr	r0, [pc, #88]	; (800666c <QSPI_WriteEnable+0x94>)
 8006612:	f7fa fef7 	bl	8001404 <HAL_QSPI_Command>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e020      	b.n	8006662 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8006620:	2302      	movs	r3, #2
 8006622:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8006624:	2302      	movs	r3, #2
 8006626:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8006628:	2300      	movs	r3, #0
 800662a:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 800662c:	2301      	movs	r3, #1
 800662e:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8006630:	2310      	movs	r3, #16
 8006632:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8006634:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006638:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 800663a:	2305      	movs	r3, #5
 800663c:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 800663e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006642:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006644:	f107 0208 	add.w	r2, r7, #8
 8006648:	f107 0120 	add.w	r1, r7, #32
 800664c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006650:	4806      	ldr	r0, [pc, #24]	; (800666c <QSPI_WriteEnable+0x94>)
 8006652:	f7fb f86e 	bl	8001732 <HAL_QSPI_AutoPolling>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3758      	adds	r7, #88	; 0x58
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	200002d0 	.word	0x200002d0

08006670 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b096      	sub	sp, #88	; 0x58
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800667a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800667e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8006680:	2305      	movs	r3, #5
 8006682:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8006684:	2300      	movs	r3, #0
 8006686:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8006688:	2300      	movs	r3, #0
 800668a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 800668c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006690:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8006692:	2300      	movs	r3, #0
 8006694:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8006696:	2300      	movs	r3, #0
 8006698:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800669a:	2300      	movs	r3, #0
 800669c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800669e:	2300      	movs	r3, #0
 80066a0:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 80066a6:	2301      	movs	r3, #1
 80066a8:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80066aa:	2300      	movs	r3, #0
 80066ac:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80066ae:	2301      	movs	r3, #1
 80066b0:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80066b2:	2310      	movs	r3, #16
 80066b4:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80066b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80066ba:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 80066bc:	f107 0208 	add.w	r2, r7, #8
 80066c0:	f107 0120 	add.w	r1, r7, #32
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	4806      	ldr	r0, [pc, #24]	; (80066e0 <QSPI_AutoPollingMemReady+0x70>)
 80066c8:	f7fb f833 	bl	8001732 <HAL_QSPI_AutoPolling>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e000      	b.n	80066d8 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3758      	adds	r7, #88	; 0x58
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	200002d0 	.word	0x200002d0

080066e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80066e4:	b480      	push	{r7}
 80066e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80066e8:	bf00      	nop
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80066f2:	b480      	push	{r7}
 80066f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80066f6:	e7fe      	b.n	80066f6 <HardFault_Handler+0x4>

080066f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80066f8:	b480      	push	{r7}
 80066fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80066fc:	e7fe      	b.n	80066fc <MemManage_Handler+0x4>

080066fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80066fe:	b480      	push	{r7}
 8006700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006702:	e7fe      	b.n	8006702 <BusFault_Handler+0x4>

08006704 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006704:	b480      	push	{r7}
 8006706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006708:	e7fe      	b.n	8006708 <UsageFault_Handler+0x4>

0800670a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800670a:	b480      	push	{r7}
 800670c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800670e:	bf00      	nop
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr

08006718 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006718:	b480      	push	{r7}
 800671a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800671c:	bf00      	nop
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006726:	b480      	push	{r7}
 8006728:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800672a:	bf00      	nop
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006738:	f7f9 fd92 	bl	8000260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800673c:	bf00      	nop
 800673e:	bd80      	pop	{r7, pc}

08006740 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006744:	2001      	movs	r0, #1
 8006746:	f7fa fa0d 	bl	8000b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800674a:	bf00      	nop
 800674c:	bd80      	pop	{r7, pc}

0800674e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800674e:	b580      	push	{r7, lr}
 8006750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006752:	2002      	movs	r0, #2
 8006754:	f7fa fa06 	bl	8000b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8006758:	bf00      	nop
 800675a:	bd80      	pop	{r7, pc}

0800675c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8006760:	2004      	movs	r0, #4
 8006762:	f7fa f9ff 	bl	8000b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8006766:	bf00      	nop
 8006768:	bd80      	pop	{r7, pc}

0800676a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800676e:	2008      	movs	r0, #8
 8006770:	f7fa f9f8 	bl	8000b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8006774:	bf00      	nop
 8006776:	bd80      	pop	{r7, pc}

08006778 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800677c:	2020      	movs	r0, #32
 800677e:	f7fa f9f1 	bl	8000b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006782:	bf00      	nop
 8006784:	bd80      	pop	{r7, pc}
	...

08006788 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800678c:	4a17      	ldr	r2, [pc, #92]	; (80067ec <SystemInit+0x64>)
 800678e:	4b17      	ldr	r3, [pc, #92]	; (80067ec <SystemInit+0x64>)
 8006790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006794:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006798:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800679c:	4a14      	ldr	r2, [pc, #80]	; (80067f0 <SystemInit+0x68>)
 800679e:	4b14      	ldr	r3, [pc, #80]	; (80067f0 <SystemInit+0x68>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f043 0301 	orr.w	r3, r3, #1
 80067a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80067a8:	4b11      	ldr	r3, [pc, #68]	; (80067f0 <SystemInit+0x68>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80067ae:	4a10      	ldr	r2, [pc, #64]	; (80067f0 <SystemInit+0x68>)
 80067b0:	4b0f      	ldr	r3, [pc, #60]	; (80067f0 <SystemInit+0x68>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80067b8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80067bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80067be:	4b0c      	ldr	r3, [pc, #48]	; (80067f0 <SystemInit+0x68>)
 80067c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80067c4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80067c6:	4a0a      	ldr	r2, [pc, #40]	; (80067f0 <SystemInit+0x68>)
 80067c8:	4b09      	ldr	r3, [pc, #36]	; (80067f0 <SystemInit+0x68>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80067d2:	4b07      	ldr	r3, [pc, #28]	; (80067f0 <SystemInit+0x68>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80067d8:	4b04      	ldr	r3, [pc, #16]	; (80067ec <SystemInit+0x64>)
 80067da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80067de:	609a      	str	r2, [r3, #8]
#endif
}
 80067e0:	bf00      	nop
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	e000ed00 	.word	0xe000ed00
 80067f0:	40021000 	.word	0x40021000

080067f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80067f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800682c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80067f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80067fa:	e003      	b.n	8006804 <LoopCopyDataInit>

080067fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80067fc:	4b0c      	ldr	r3, [pc, #48]	; (8006830 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80067fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006800:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006802:	3104      	adds	r1, #4

08006804 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006804:	480b      	ldr	r0, [pc, #44]	; (8006834 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006806:	4b0c      	ldr	r3, [pc, #48]	; (8006838 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006808:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800680a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800680c:	d3f6      	bcc.n	80067fc <CopyDataInit>
	ldr	r2, =_sbss
 800680e:	4a0b      	ldr	r2, [pc, #44]	; (800683c <LoopForever+0x12>)
	b	LoopFillZerobss
 8006810:	e002      	b.n	8006818 <LoopFillZerobss>

08006812 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006812:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006814:	f842 3b04 	str.w	r3, [r2], #4

08006818 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006818:	4b09      	ldr	r3, [pc, #36]	; (8006840 <LoopForever+0x16>)
	cmp	r2, r3
 800681a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800681c:	d3f9      	bcc.n	8006812 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800681e:	f7ff ffb3 	bl	8006788 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006822:	f000 f811 	bl	8006848 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006826:	f7fd fe89 	bl	800453c <main>

0800682a <LoopForever>:

LoopForever:
    b LoopForever
 800682a:	e7fe      	b.n	800682a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800682c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8006830:	08006ad8 	.word	0x08006ad8
	ldr	r0, =_sdata
 8006834:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006838:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 800683c:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 8006840:	20000314 	.word	0x20000314

08006844 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006844:	e7fe      	b.n	8006844 <ADC1_2_IRQHandler>
	...

08006848 <__libc_init_array>:
 8006848:	b570      	push	{r4, r5, r6, lr}
 800684a:	4e0d      	ldr	r6, [pc, #52]	; (8006880 <__libc_init_array+0x38>)
 800684c:	4c0d      	ldr	r4, [pc, #52]	; (8006884 <__libc_init_array+0x3c>)
 800684e:	1ba4      	subs	r4, r4, r6
 8006850:	10a4      	asrs	r4, r4, #2
 8006852:	2500      	movs	r5, #0
 8006854:	42a5      	cmp	r5, r4
 8006856:	d109      	bne.n	800686c <__libc_init_array+0x24>
 8006858:	4e0b      	ldr	r6, [pc, #44]	; (8006888 <__libc_init_array+0x40>)
 800685a:	4c0c      	ldr	r4, [pc, #48]	; (800688c <__libc_init_array+0x44>)
 800685c:	f000 f882 	bl	8006964 <_init>
 8006860:	1ba4      	subs	r4, r4, r6
 8006862:	10a4      	asrs	r4, r4, #2
 8006864:	2500      	movs	r5, #0
 8006866:	42a5      	cmp	r5, r4
 8006868:	d105      	bne.n	8006876 <__libc_init_array+0x2e>
 800686a:	bd70      	pop	{r4, r5, r6, pc}
 800686c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006870:	4798      	blx	r3
 8006872:	3501      	adds	r5, #1
 8006874:	e7ee      	b.n	8006854 <__libc_init_array+0xc>
 8006876:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800687a:	4798      	blx	r3
 800687c:	3501      	adds	r5, #1
 800687e:	e7f2      	b.n	8006866 <__libc_init_array+0x1e>
 8006880:	08006ad0 	.word	0x08006ad0
 8006884:	08006ad0 	.word	0x08006ad0
 8006888:	08006ad0 	.word	0x08006ad0
 800688c:	08006ad4 	.word	0x08006ad4

08006890 <__itoa>:
 8006890:	1e93      	subs	r3, r2, #2
 8006892:	2b22      	cmp	r3, #34	; 0x22
 8006894:	b510      	push	{r4, lr}
 8006896:	460c      	mov	r4, r1
 8006898:	d904      	bls.n	80068a4 <__itoa+0x14>
 800689a:	2300      	movs	r3, #0
 800689c:	700b      	strb	r3, [r1, #0]
 800689e:	461c      	mov	r4, r3
 80068a0:	4620      	mov	r0, r4
 80068a2:	bd10      	pop	{r4, pc}
 80068a4:	2a0a      	cmp	r2, #10
 80068a6:	d109      	bne.n	80068bc <__itoa+0x2c>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	da07      	bge.n	80068bc <__itoa+0x2c>
 80068ac:	232d      	movs	r3, #45	; 0x2d
 80068ae:	700b      	strb	r3, [r1, #0]
 80068b0:	4240      	negs	r0, r0
 80068b2:	2101      	movs	r1, #1
 80068b4:	4421      	add	r1, r4
 80068b6:	f000 f815 	bl	80068e4 <__utoa>
 80068ba:	e7f1      	b.n	80068a0 <__itoa+0x10>
 80068bc:	2100      	movs	r1, #0
 80068be:	e7f9      	b.n	80068b4 <__itoa+0x24>

080068c0 <itoa>:
 80068c0:	f7ff bfe6 	b.w	8006890 <__itoa>

080068c4 <memset>:
 80068c4:	4402      	add	r2, r0
 80068c6:	4603      	mov	r3, r0
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d100      	bne.n	80068ce <memset+0xa>
 80068cc:	4770      	bx	lr
 80068ce:	f803 1b01 	strb.w	r1, [r3], #1
 80068d2:	e7f9      	b.n	80068c8 <memset+0x4>

080068d4 <strcpy>:
 80068d4:	4603      	mov	r3, r0
 80068d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068da:	f803 2b01 	strb.w	r2, [r3], #1
 80068de:	2a00      	cmp	r2, #0
 80068e0:	d1f9      	bne.n	80068d6 <strcpy+0x2>
 80068e2:	4770      	bx	lr

080068e4 <__utoa>:
 80068e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068e6:	4c1e      	ldr	r4, [pc, #120]	; (8006960 <__utoa+0x7c>)
 80068e8:	b08b      	sub	sp, #44	; 0x2c
 80068ea:	4603      	mov	r3, r0
 80068ec:	460f      	mov	r7, r1
 80068ee:	466d      	mov	r5, sp
 80068f0:	f104 0e20 	add.w	lr, r4, #32
 80068f4:	6820      	ldr	r0, [r4, #0]
 80068f6:	6861      	ldr	r1, [r4, #4]
 80068f8:	462e      	mov	r6, r5
 80068fa:	c603      	stmia	r6!, {r0, r1}
 80068fc:	3408      	adds	r4, #8
 80068fe:	4574      	cmp	r4, lr
 8006900:	4635      	mov	r5, r6
 8006902:	d1f7      	bne.n	80068f4 <__utoa+0x10>
 8006904:	7921      	ldrb	r1, [r4, #4]
 8006906:	7131      	strb	r1, [r6, #4]
 8006908:	1e91      	subs	r1, r2, #2
 800690a:	6820      	ldr	r0, [r4, #0]
 800690c:	6030      	str	r0, [r6, #0]
 800690e:	2922      	cmp	r1, #34	; 0x22
 8006910:	f04f 0100 	mov.w	r1, #0
 8006914:	d904      	bls.n	8006920 <__utoa+0x3c>
 8006916:	7039      	strb	r1, [r7, #0]
 8006918:	460f      	mov	r7, r1
 800691a:	4638      	mov	r0, r7
 800691c:	b00b      	add	sp, #44	; 0x2c
 800691e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006920:	1e78      	subs	r0, r7, #1
 8006922:	4606      	mov	r6, r0
 8006924:	fbb3 f5f2 	udiv	r5, r3, r2
 8006928:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800692c:	fb02 3315 	mls	r3, r2, r5, r3
 8006930:	4473      	add	r3, lr
 8006932:	1c4c      	adds	r4, r1, #1
 8006934:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006938:	f806 3f01 	strb.w	r3, [r6, #1]!
 800693c:	462b      	mov	r3, r5
 800693e:	b965      	cbnz	r5, 800695a <__utoa+0x76>
 8006940:	553d      	strb	r5, [r7, r4]
 8006942:	187a      	adds	r2, r7, r1
 8006944:	1acc      	subs	r4, r1, r3
 8006946:	42a3      	cmp	r3, r4
 8006948:	dae7      	bge.n	800691a <__utoa+0x36>
 800694a:	7844      	ldrb	r4, [r0, #1]
 800694c:	7815      	ldrb	r5, [r2, #0]
 800694e:	f800 5f01 	strb.w	r5, [r0, #1]!
 8006952:	3301      	adds	r3, #1
 8006954:	f802 4901 	strb.w	r4, [r2], #-1
 8006958:	e7f4      	b.n	8006944 <__utoa+0x60>
 800695a:	4621      	mov	r1, r4
 800695c:	e7e2      	b.n	8006924 <__utoa+0x40>
 800695e:	bf00      	nop
 8006960:	08006aa8 	.word	0x08006aa8

08006964 <_init>:
 8006964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006966:	bf00      	nop
 8006968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800696a:	bc08      	pop	{r3}
 800696c:	469e      	mov	lr, r3
 800696e:	4770      	bx	lr

08006970 <_fini>:
 8006970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006972:	bf00      	nop
 8006974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006976:	bc08      	pop	{r3}
 8006978:	469e      	mov	lr, r3
 800697a:	4770      	bx	lr
