# PipelineCPU
浙江大学wk计算机体系结构exp6  
5-stage pipeline CPU with stall, forward(bypass) and predict-not-taken  
Cotroller in ID Stage  
Bypass Unit, Calculations of Condition and Branch Address in ID Stage
