# ASIC-Multi-Stage-Neural-Network-Accelerator

1. Developed a hardware module for deep learning operations with multiple layers to perform feature extraction on Input image stored in DRAM
with multiplier-accumulator units.
2. Achieved a synthesizable design with minimum area and clock period using Finite State Machine design.
