Summary
Top-level Name:,ahb2ram

Clocks
Enabled,,I/O,HCLK,

Fabric Logic Element
Enabled,,42,,HCLK,0.125,Typical
Enabled,,32,,HCLK,0.125,Very High
Enabled,,,165,HCLK,0.125,Typical,0.606

BRAM

DSP

I/O
Enabled,HADDR,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Disabled,HBURST,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,HCLK,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,HCLK
Disabled,HPROT,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,HRDATA,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Enabled,HREADY,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Enabled,HRESETn,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Enabled,HSEL,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Disabled,HSIZE,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,HTRANS,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Enabled,HWDATA,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Enabled,HWRITE,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,HCLK
Disabled,mem_margin_ctl,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,HREADYOUT,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,HRESP,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
