package wb_sys_ip

import chisel3.Bool
import chisel3.Bundle
import chisel3.Data
import chisel3.Flipped
import chisel3.Input
import chisel3.Module
import chisel3.Mux
import chisel3.Reg
import chisel3.RegInit
import chisel3.UInt
import chisel3.Vec
import chisel3.Wire
import chisel3.fromBooleanToLiteral
import chisel3.fromIntToWidth
import chisel3.fromtIntToLiteral
import chisel3.util.ArbiterIO
import chisel3.util.Counter
import chisel3.util.RRArbiter
import chisel3.util.RegEnable
import chisel3.when
import chisellib.Plusargs
import std_protocol_if.Wishbone
import chisel3.util.Mux1H

class WishboneInterconnectParameters(
    val N_MASTERS  : Int=1,
    val N_SLAVES   : Int=1,
    val wb_p       : Wishbone.Parameters) {
}

class WishboneInterconnect(
    val p : WishboneInterconnectParameters,
    val typename : String = "WishboneInterconnect") extends Module {

    val io = IO(new Bundle {
      val addr_base  = Input(Vec(p.N_SLAVES, UInt(p.wb_p.ADDR_WIDTH.W)))
      val addr_limit = Input(Vec(p.N_SLAVES, UInt(p.wb_p.ADDR_WIDTH.W)))
   
      val m = Vec(p.N_MASTERS, Flipped(new Wishbone(p.wb_p)))
      val s = Vec(p.N_SLAVES, new Wishbone(p.wb_p))
  });
    
  override def desiredName() : String = typename;
  
  val out_arb = Seq.fill(p.N_SLAVES) (Module(new LockingRRArbiter(
      new Wishbone.ReqData(p.wb_p),
      p.N_MASTERS, 
      10000, 
      Some((r : Wishbone.ReqData) => {
        (r.CYC && r.STB)
      }) 
  )))
      
  for (i <- 0 until p.N_MASTERS) {
   
    // Create an array of slave-mux select signals 
    // from the address map. Each element indicates
    // whether this master selects a given slave
    val slave_req = io.addr_base.zip(io.addr_limit).map(e => (
        io.m(i).req.ADR >= e._1 && io.m(i).req.ADR <= e._2) &&
        io.m(i).req.CYC && io.m(i).req.STB)

//    val in_rsp_s = Seq.fill(p.N_SLAVES) (Wire(new WishboneRspData(p.wb_p)))
    // Connect the response from each slave to the response mux
    val in_rsp_s = io.s.map(_.rsp) // Sequence of response data from slaves
    val in_rsp_e = Seq.fill(p.N_SLAVES) (Wire(new Bool()))
    
    for (r <- in_rsp_s) {
      println("r=" + r)
    }

    // Mux the appropriate slave response back to the master
    // -> Or an error if no slave is selected
    // -> Or tie of the response if no cycle is in progress
    when (io.m(i).req.CYC && io.m(i).req.STB) {
      when (slave_req.reduceLeft(_ | _) === Bool(true)) {
        // Drive the master response with a priority mux
        io.m(i).rsp <> Mux1H(in_rsp_e, in_rsp_s) // .assign_b2(io.m(i).rsp)
      } .otherwise {
        io.m(i).rsp.set_error()
      }
    } .otherwise {
        io.m(i).rsp.park()
    }
    
    for (j <- 0 until p.N_SLAVES) {
      in_rsp_e(j) := (slave_req(j) && out_arb(j).io.chosen === i.asUInt())
     
      out_arb(j).io.in(i).bits.assign_2b(io.m(i).req)
     
//      in_rsp_s(j).assign_2b(io.s(j).rsp)
      
      out_arb(j).io.in(i).valid := slave_req(j)

      // Drive the slave request signals from the slave-arbiter output
      when (out_arb(j).io.in.map((f) => f.valid).reduceLeft(_|_)) {
//        out_arb(j).io.out.bits.assign_b2(io.s(j).req)
        io.s(j).req <> out_arb(j).io.out.bits
      } .otherwise {
        // If no master is requesting, deactivate the slave requests
        io.s(j).req.park()
      }
      out_arb(j).io.out.ready := Bool(true);
    }
  }  
}

private object ArbiterCtrl {
  def apply(request: Seq[Bool]): Seq[Bool] = request.length match {
    case 0 => Seq()
    case 1 => Seq(true.B)
    case _ => true.B +: request.tail.init.scanLeft(request.head)(_ || _).map(!_)
  }
}

abstract class LockingArbiterLike[T <: Data](gen: T, n: Int, count: Int, needsLock: Option[T => Bool]) extends Module {
  protected def grant: Seq[Bool]
  protected def choice: UInt
  val io = IO(new ArbiterIO(gen, n))

  io.chosen := choice
  io.out.valid := io.in(io.chosen).valid
  io.out.bits := io.in(io.chosen).bits

  if (count > 1) {
    val lockCount = Counter(count)
    val lockIdx = Reg(UInt())
    val locked = RegInit(Bool(), Bool(false)) // lockCount.value =/= 0.U
    val wantsLock = needsLock.map(_(io.out.bits)).getOrElse(true.B)

    when (io.out.fire()) {
      locked := Bool(true)
      lockIdx := io.chosen
//      when (wantsLock) {
//        lockIdx := io.chosen
//      } .otherwise {
//        locked := Bool(false)
//      }
//      lockCount.inc()
    } .otherwise {
      locked := Bool(false)
    }

    when (locked) { io.chosen := lockIdx }
    
    for ((in, (g, i)) <- io.in zip grant.zipWithIndex)
      in.ready := Mux(locked, lockIdx === i.asUInt, g) && io.out.ready
  } else {
    for ((in, g) <- io.in zip grant)
      in.ready := g && io.out.ready
  }
}

class LockingRRArbiter[T <: Data](gen: T, n: Int, count: Int, needsLock: Option[T => Bool] = None)
    extends LockingArbiterLike[T](gen, n, count, needsLock) {
  private lazy val lastGrant = RegEnable(io.chosen, 0.asUInt(), io.out.fire()) // Change to have reset value
  private lazy val grantMask = (0 until n).map(_.asUInt > lastGrant)
  private lazy val validMask = io.in zip grantMask map { case (in, g) => in.valid && g }

  override protected def grant: Seq[Bool] = {
    val ctrl = ArbiterCtrl((0 until n).map(i => validMask(i)) ++ io.in.map(_.valid))
    (0 until n).map(i => ctrl(i) && grantMask(i) || ctrl(i + n))
  }

  override protected lazy val choice = Wire(init=(n-1).asUInt)
  for (i <- n-2 to 0 by -1)
    when (io.in(i).valid) { choice := i.asUInt }
  for (i <- n-1 to 1 by -1)
    when (validMask(i)) { choice := i.asUInt }
}

object WishboneInterconnectDriver extends App {
    var N_MASTERS = 2;
    var N_SLAVES = 4;
    var ADDR_WIDTH = 32;
    var DATA_WIDTH = 32;
 
  var clp = Plusargs(args)
 
  if (clp.hasPlusarg("TOPOLOGY")) {
    val t = clp.plusarg_scanf("TOPOLOGY", "%d_%d_%dx%d")

    ADDR_WIDTH = t(0).asInstanceOf[Integer].intValue()
    DATA_WIDTH = t(1).asInstanceOf[Integer].intValue()
    N_MASTERS = t(2).asInstanceOf[Integer].intValue()
    N_SLAVES = t(3).asInstanceOf[Integer].intValue()
  } else {
  try {
    N_MASTERS = clp.plusarg("N_MASTERS", "2").toInt
    N_SLAVES = clp.plusarg("N_SLAVES", "2").toInt
    ADDR_WIDTH = clp.plusarg("ADDR_WIDTH", "32").toInt
    DATA_WIDTH = clp.plusarg("DATA_WIDTH", "32").toInt
  } catch {
    case e: NumberFormatException => e.printStackTrace()
  }
  }
  
  var typename = "wishbone_ic_%d_%d_%dx%d".format(
      ADDR_WIDTH, DATA_WIDTH, N_MASTERS, N_SLAVES);
  
  println("typename=" ++ typename)
  
  chisel3.Driver.execute(clp.nonplusargs, 
      () => new WishboneInterconnect(
        new WishboneInterconnectParameters(N_MASTERS, N_SLAVES,
          wb_p=new Wishbone.Parameters(ADDR_WIDTH, DATA_WIDTH)
      ), typename)
  )
}

class NamedRRArbiter[T <: Data](
    gen:T, 
    n: Int,
    val typename : String = "RRArbiter") extends RRArbiter[T](gen, n) {
  
  override def desiredName() : String = typename;
}