Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Feb 11 20:06:07 2015
| Host         : huins-PC running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              86 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+------------------+------------------+----------------+
|          Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+------------------+------------------+----------------+
|  clock_inst/tenmin_clk         |               | clock_inst/O1    |                1 |              7 |
|  clock_inst/tensec_clk         |               | clock_inst/O1    |                3 |              7 |
|  clock_inst/n_0_onesec_clk_reg |               | clock_inst/O1    |                2 |              9 |
|  clock_inst/onemin_clk         |               | clock_inst/O1    |                3 |              9 |
|  clock_inst/hour_clk           |               | clock_inst/O1    |                3 |              9 |
|  clk_in_IBUF_BUFG              |               | clock_inst/O1    |               13 |             45 |
+--------------------------------+---------------+------------------+------------------+----------------+


