// Seed: 392124592
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri1  id_3
);
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input wand id_2,
    input logic id_3,
    input tri1 id_4,
    input wire id_5,
    input logic id_6,
    input supply0 id_7,
    input wor id_8,
    output tri0 id_9
);
  tri1 id_11 = 1'b0;
  module_0(
      id_2, id_7, id_7, id_9
  );
  always @(*) begin
    id_1 = #1 id_6;
  end
  class id_12;
    reg id_13;
    reg id_14;
    reg id_15;
    reg id_16;
    function new(input id_17 id_18);
      begin
        id_14 <= id_3;
      end
    endfunction : new
  endclass : id_19
endmodule
