# SystemVerilog Playground

## About

These are my **SystemVerilog** coding practices
for the *Digital System Design* course.

## Indices

- 2.1/For you to do: [2 input NOR gate](code/nor2.sv), [3 input NAND gate](code/nand3.sv)
- 2.2/For you to do: [full adder](code/full_adder_2.sv)
- 3.1/For you to do: [8 input MUX](code/mux8.sv)
- 3.2/For you to do: [3-8 decoder](/code/decoder3to8.sv)
