
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     FPGASDR_impl1.ngd -o FPGASDR_impl1_map.ncd -pr FPGASDR_impl1.prf -mp
     FPGASDR_impl1.mrp -lpf
     C:/Users/user/lattice/FPGASDR/impl1/FPGASDR_impl1.lpf -lpf
     C:/Users/user/lattice/FPGASDR/FPGASDR.lpf -c 0 -gui -msgset
     C:/Users/user/lattice/FPGASDR/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.2.115
Mapped on:  11/28/18  11:12:56

Design Summary
--------------

   Number of registers:    142 out of  7209 (2%)
      PFU registers:          142 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       103 out of  3432 (3%)
      SLICEs as Logic/ROM:    103 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         64 out of  3432 (2%)
   Number of LUT4s:        204 out of  6864 (3%)
      Number used as logic LUTs:         76
      Number used as distributed RAM:     0
      Number used as ripple logic:      128
      Number used as shift registers:     0
   Number of PIO sites used: 29 + 4(JTAG) out of 115 (29%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net osc_clk: 84 loads, 84 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  16

                                    Page 1




Design:  top                                           Date:  11/28/18  11:12:56

Design Summary (cont)
---------------------
     Net uart_tx1/osc_clk_enable_39: 2 loads, 2 LSLICEs
     Net uart_tx1/osc_clk_enable_37: 4 loads, 4 LSLICEs
     Net uart_tx1/r_SM_Main_2: 10 loads, 10 LSLICEs
     Net uart_rx1/osc_clk_enable_3: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_64: 9 loads, 9 LSLICEs
     Net uart_rx1/osc_clk_enable_29: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_28: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_7: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_8: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_20: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_15: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_18: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_24: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_21: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_23: 1 loads, 1 LSLICEs
     Net PWM1/osc_clk_enable_46: 5 loads, 5 LSLICEs
   Number of LSRs:  7
     Net uart_tx1/n877: 9 loads, 9 LSLICEs
     Net uart_tx1/r_SM_Main_2: 1 loads, 1 LSLICEs
     Net uart_tx1/n1230: 1 loads, 1 LSLICEs
     Net uart_rx1/n1368: 1 loads, 1 LSLICEs
     Net uart_rx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx1/n865: 9 loads, 9 LSLICEs
     Net PWM1/osc_clk_enable_46: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net uart_rx1/r_SM_Main_1: 16 loads
     Net uart_tx1/r_SM_Main_2: 15 loads
     Net uart_rx1/r_SM_Main_0: 14 loads
     Net uart_rx1/r_SM_Main_2: 13 loads
     Net MixerOutSin_c_7: 12 loads
     Net uart_rx1/r_Rx_Data: 12 loads
     Net PWM1/osc_clk_enable_46: 11 loads
     Net uart_rx1/r_Bit_Index_0: 10 loads
     Net uart_rx1/r_Bit_Index_1: 10 loads
     Net uart_tx1/r_SM_Main_0: 10 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  top                                           Date:  11/28/18  11:12:56

IO (PIO) Attributes (cont)
--------------------------
| o_Rx_Byte[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_DV             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PWMOut              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_Rx_Serial         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  top                                           Date:  11/28/18  11:12:56

IO (PIO) Attributes (cont)
--------------------------
| RFIn                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal uart_tx1/osc_clk_enable_59 was merged into signal uart_tx1/r_SM_Main_2
Signal GND_net undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_5/S1 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_5/S0 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_7/S1 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_7/S0 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_1/S1 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_1/S0 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_1/CI undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_3/S1 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_3/S0 undriven or does not drive anything - clipped.
Signal PWM1/TestData_203_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal PWM1/TestData_203_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM1/sub_174_add_2_9/S0 undriven or does not drive anything - clipped.
Signal PWM1/sub_174_add_2_9/CO undriven or does not drive anything - clipped.
Signal PWM1/TestData_203_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal PWM1/TestData_203_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal PWM1/counter_206_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_206_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM1/counter_206_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_206_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal PWM1/OutCounter_204_205_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal PWM1/OutCounter_204_205_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM1/OutCounter_204_205_add_4_11/S1 undriven or does not drive anything -
     clipped.
Signal PWM1/OutCounter_204_205_add_4_11/CO undriven or does not drive anything -
     clipped.
Signal nco/phase_accum_63__I_0_12_1/S0 undriven or does not drive anything -
     clipped.
Signal nco/phase_accum_63__I_0_12_1/CI undriven or does not drive anything -
     clipped.
Signal nco/phase_accum_63__I_0_12_49/S1 undriven or does not drive anything -
     clipped.
Signal nco/phase_accum_63__I_0_12_49/CO undriven or does not drive anything -
     clipped.
Signal uart_rx1/r_Clock_Count_208_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_208_add_4_1/CI undriven or does not drive anything
     - clipped.

                                    Page 4




Design:  top                                           Date:  11/28/18  11:12:56

Removed logic (cont)
--------------------
Signal uart_rx1/r_Clock_Count_208_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_rx1/r_Clock_Count_208_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal uart_tx1/r_Clock_Count_210_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_tx1/r_Clock_Count_210_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal uart_tx1/r_Clock_Count_210_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_210_add_4_1/CI undriven or does not drive anything
     - clipped.
Block uart_tx1/i202_1_lut was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_clk
  OSC Nominal Frequency (MHz):                      133.00

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 56 MB
        













                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
