{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576630516722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576630516722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 05:55:16 2019 " "Processing started: Wed Dec 18 05:55:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576630516722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576630516722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576630516722 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576630517639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/naqas/desktop/github/risc-v/riscv_core/riscv.v 20 20 " "Found 20 design units, including 20 entities, in source file /users/naqas/desktop/github/risc-v/riscv_core/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../riscv_core/alu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "2 aluSource " "Found entity 2: aluSource" {  } { { "../riscv_core/aluSource.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../riscv_core/controlUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "4 forwardingUnit " "Found entity 4: forwardingUnit" {  } { { "../riscv_core/forwadingUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDU " "Found entity 5: HDU" {  } { { "../riscv_core/hdu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "6 immGen " "Found entity 6: immGen" {  } { { "../riscv_core/immGen.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "7 float_regFile " "Found entity 7: float_regFile" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "8 regFile " "Found entity 8: regFile" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "9 register " "Found entity 9: register" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "10 DRAM " "Found entity 10: DRAM" {  } { { "../riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "11 IRAM " "Found entity 11: IRAM" {  } { { "../riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "12 WB_MUX " "Found entity 12: WB_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "13 memOut_MUX " "Found entity 13: memOut_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "14 pcIn_MUX " "Found entity 14: pcIn_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPU " "Found entity 15: FPU" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpuController " "Found entity 16: fpuController" {  } { { "../riscv_core/FPU_Controller.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "17 top " "Found entity 17: top" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "18 riscv_core " "Found entity 18: riscv_core" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "19 sevSegDec " "Found entity 19: sevSegDec" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""} { "Info" "ISGN_ENTITY_NAME" "20 tb " "Found entity 20: tb" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630517975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_add_sub_altbarrel_shift_h0e " "Found entity 1: fpu_add_sub_altbarrel_shift_h0e" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_add_sub_altbarrel_shift_6hb " "Found entity 2: fpu_add_sub_altbarrel_shift_6hb" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_add_sub_altpriority_encoder_3v7 " "Found entity 3: fpu_add_sub_altpriority_encoder_3v7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpu_add_sub_altpriority_encoder_3e8 " "Found entity 4: fpu_add_sub_altpriority_encoder_3e8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpu_add_sub_altpriority_encoder_6v7 " "Found entity 5: fpu_add_sub_altpriority_encoder_6v7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpu_add_sub_altpriority_encoder_6e8 " "Found entity 6: fpu_add_sub_altpriority_encoder_6e8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpu_add_sub_altpriority_encoder_bv7 " "Found entity 7: fpu_add_sub_altpriority_encoder_bv7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpu_add_sub_altpriority_encoder_be8 " "Found entity 8: fpu_add_sub_altpriority_encoder_be8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu_add_sub_altpriority_encoder_r08 " "Found entity 9: fpu_add_sub_altpriority_encoder_r08" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpu_add_sub_altpriority_encoder_rf8 " "Found entity 10: fpu_add_sub_altpriority_encoder_rf8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpu_add_sub_altpriority_encoder_qb6 " "Found entity 11: fpu_add_sub_altpriority_encoder_qb6" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpu_add_sub_altpriority_encoder_nh8 " "Found entity 12: fpu_add_sub_altpriority_encoder_nh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpu_add_sub_altpriority_encoder_qh8 " "Found entity 13: fpu_add_sub_altpriority_encoder_qh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpu_add_sub_altpriority_encoder_vh8 " "Found entity 14: fpu_add_sub_altpriority_encoder_vh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpu_add_sub_altpriority_encoder_fj8 " "Found entity 15: fpu_add_sub_altpriority_encoder_fj8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpu_add_sub_altpriority_encoder_n28 " "Found entity 16: fpu_add_sub_altpriority_encoder_n28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpu_add_sub_altpriority_encoder_q28 " "Found entity 17: fpu_add_sub_altpriority_encoder_q28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpu_add_sub_altpriority_encoder_v28 " "Found entity 18: fpu_add_sub_altpriority_encoder_v28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpu_add_sub_altpriority_encoder_f48 " "Found entity 19: fpu_add_sub_altpriority_encoder_f48" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpu_add_sub_altpriority_encoder_e48 " "Found entity 20: fpu_add_sub_altpriority_encoder_e48" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpu_add_sub_altfp_add_sub_vtn " "Found entity 21: fpu_add_sub_altfp_add_sub_vtn" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpu_add_sub " "Found entity 22: fpu_add_sub" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mult_altfp_mult_0gr " "Found entity 1: fpu_mult_altfp_mult_0gr" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518142 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_mult " "Found entity 2: fpu_mult" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_div_altfp_div_pst_t2j " "Found entity 1: fpu_div_altfp_div_pst_t2j" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518203 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_div_altfp_div_bnm " "Found entity 2: fpu_div_altfp_div_bnm" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 1031 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518203 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_div " "Found entity 3: fpu_div" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 1098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_compare.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_compare_altfp_compare_0uc " "Found entity 1: fpu_compare_altfp_compare_0uc" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518267 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_compare " "Found entity 2: fpu_compare" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sqrt.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sqrt_alt_sqrt_block_kfb " "Found entity 1: fpu_sqrt_alt_sqrt_block_kfb" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518329 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_sqrt_altfp_sqrt_sef " "Found entity 2: fpu_sqrt_altfp_sqrt_sef" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 1081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518329 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_sqrt " "Found entity 3: fpu_sqrt" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 1845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_convert.v 12 12 " "Found 12 design units, including 12 entities, in source file fpu_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_convert_altbarrel_shift_brf " "Found entity 1: fpu_convert_altbarrel_shift_brf" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_convert_altpriority_encoder_3e8 " "Found entity 2: fpu_convert_altpriority_encoder_3e8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_convert_altpriority_encoder_6e8 " "Found entity 3: fpu_convert_altpriority_encoder_6e8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpu_convert_altpriority_encoder_be8 " "Found entity 4: fpu_convert_altpriority_encoder_be8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpu_convert_altpriority_encoder_rf8 " "Found entity 5: fpu_convert_altpriority_encoder_rf8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpu_convert_altpriority_encoder_3v7 " "Found entity 6: fpu_convert_altpriority_encoder_3v7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpu_convert_altpriority_encoder_6v7 " "Found entity 7: fpu_convert_altpriority_encoder_6v7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpu_convert_altpriority_encoder_bv7 " "Found entity 8: fpu_convert_altpriority_encoder_bv7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu_convert_altpriority_encoder_r08 " "Found entity 9: fpu_convert_altpriority_encoder_r08" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpu_convert_altpriority_encoder_qb6 " "Found entity 10: fpu_convert_altpriority_encoder_qb6" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpu_convert_altfp_convert_hvn " "Found entity 11: fpu_convert_altfp_convert_hvn" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpu_convert " "Found entity 12: fpu_convert" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_convert_float_integer.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_convert_float_integer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_convert_float_integer_altbarrel_shift_grf " "Found entity 1: fpu_convert_float_integer_altbarrel_shift_grf" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518447 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_convert_float_integer_altfp_convert_o6q " "Found entity 2: fpu_convert_float_integer_altfp_convert_o6q" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518447 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_convert_float_integer " "Found entity 3: fpu_convert_float_integer" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630518447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630518447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576630519671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_core riscv_core:rv32i " "Elaborating entity \"riscv_core\" for hierarchy \"riscv_core:rv32i\"" {  } { { "../riscv_core/riscv.v" "rv32i" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630519755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv.v(121) " "Verilog HDL assignment warning at riscv.v(121): truncated value with size 32 to match size of target (1)" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576630519760 "|top|riscv_core:rv32i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:regOut " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:regOut\"" {  } { { "../riscv_core/riscv.v" "regOut" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630519840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIn_MUX riscv_core:rv32i\|pcIn_MUX:pcIn_MUX " "Elaborating entity \"pcIn_MUX\" for hierarchy \"riscv_core:rv32i\|pcIn_MUX:pcIn_MUX\"" {  } { { "../riscv_core/riscv.v" "pcIn_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630519879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM riscv_core:rv32i\|IRAM:imem " "Elaborating entity \"IRAM\" for hierarchy \"riscv_core:rv32i\|IRAM:imem\"" {  } { { "../riscv_core/riscv.v" "imem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630519907 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 255 IRAM.v(11) " "Verilog HDL warning at IRAM.v(11): number of words (23) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1576630519912 "|top|riscv_core:rv32i|IRAM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:IF_ID " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:IF_ID\"" {  } { { "../riscv_core/riscv.v" "IF_ID" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630519958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile riscv_core:rv32i\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"riscv_core:rv32i\|regFile:rf\"" {  } { { "../riscv_core/riscv.v" "rf" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630519996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen riscv_core:rv32i\|immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"riscv_core:rv32i\|immGen:immGen\"" {  } { { "../riscv_core/riscv.v" "immGen" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit riscv_core:rv32i\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"riscv_core:rv32i\|controlUnit:CU\"" {  } { { "../riscv_core/riscv.v" "CU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_regFile riscv_core:rv32i\|float_regFile:float_rf " "Elaborating entity \"float_regFile\" for hierarchy \"riscv_core:rv32i\|float_regFile:float_rf\"" {  } { { "../riscv_core/riscv.v" "float_rf" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520087 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1576630520198 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__2 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__2\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1576630520202 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__3 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__3\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1576630520203 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__2 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__3 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630520205 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630520205 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576630520205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630520442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1 " "Instantiated megafunction \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520444 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630520444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rc1 " "Found entity 1: altsyncram_2rc1" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_2rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630520588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630520588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rc1 riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_2rc1:auto_generated " "Elaborating entity \"altsyncram_2rc1\" for hierarchy \"riscv_core:rv32i\|float_regFile:float_rf\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_2rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:ID_EX " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:ID_EX\"" {  } { { "../riscv_core/riscv.v" "ID_EX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSource riscv_core:rv32i\|aluSource:aluSource " "Elaborating entity \"aluSource\" for hierarchy \"riscv_core:rv32i\|aluSource:aluSource\"" {  } { { "../riscv_core/riscv.v" "aluSource" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_core:rv32i\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_core:rv32i\|alu:alu\"" {  } { { "../riscv_core/riscv.v" "alu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuController riscv_core:rv32i\|fpuController:fpuController " "Elaborating entity \"fpuController\" for hierarchy \"riscv_core:rv32i\|fpuController:fpuController\"" {  } { { "../riscv_core/riscv.v" "fpuController" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU riscv_core:rv32i\|FPU:fpu " "Elaborating entity \"FPU\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\"" {  } { { "../riscv_core/riscv.v" "fpu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst " "Elaborating entity \"fpu_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_add_sub_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altfp_add_sub_vtn riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component " "Elaborating entity \"fpu_add_sub_altfp_add_sub_vtn\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\"" {  } { { "fpu_add_sub.v" "fpu_add_sub_altfp_add_sub_vtn_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altbarrel_shift_h0e riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"fpu_add_sub_altbarrel_shift_h0e\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "fpu_add_sub.v" "lbarrel_shift" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altbarrel_shift_6hb riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"fpu_add_sub_altbarrel_shift_6hb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "fpu_add_sub.v" "rbarrel_shift" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_qb6 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fpu_add_sub_altpriority_encoder_qb6\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fpu_add_sub.v" "leading_zeroes_cnt" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_r08 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_r08\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "fpu_add_sub.v" "altpriority_encoder10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630520990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_bv7 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_bv7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "fpu_add_sub.v" "altpriority_encoder12" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_6v7 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_6v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "fpu_add_sub.v" "altpriority_encoder14" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_3v7 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_3v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "fpu_add_sub.v" "altpriority_encoder16" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_3e8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_3e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "fpu_add_sub.v" "altpriority_encoder17" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_6e8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_6e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "fpu_add_sub.v" "altpriority_encoder15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_be8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_be8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "fpu_add_sub.v" "altpriority_encoder13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_rf8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_rf8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "fpu_add_sub.v" "altpriority_encoder11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_e48 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fpu_add_sub_altpriority_encoder_e48\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fpu_add_sub.v" "trailing_zeros_cnt" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_fj8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_fj8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "fpu_add_sub.v" "altpriority_encoder24" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_vh8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_vh8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "fpu_add_sub.v" "altpriority_encoder26" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_qh8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_qh8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "fpu_add_sub.v" "altpriority_encoder28" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_nh8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28\|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_nh8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28\|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "fpu_add_sub.v" "altpriority_encoder30" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_f48 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_f48\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "fpu_add_sub.v" "altpriority_encoder25" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_v28 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_v28\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "fpu_add_sub.v" "altpriority_encoder33" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_q28 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_q28\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "fpu_add_sub.v" "altpriority_encoder35" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_n28 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35\|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_n28\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35\|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "fpu_add_sub.v" "altpriority_encoder37" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_add_sub.v" "add_sub1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1872 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630521678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521678 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1872 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630521678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ore.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ore " "Found entity 1: add_sub_ore" {  } { { "db/add_sub_ore.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_ore.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630521754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630521754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ore riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated " "Elaborating entity \"add_sub_ore\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_add_sub.v" "add_sub3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1922 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630521798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521798 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1922 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630521798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lre " "Found entity 1: add_sub_lre" {  } { { "db/add_sub_lre.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_lre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630521879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630521879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lre riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated " "Elaborating entity \"add_sub_lre\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4\"" {  } { { "fpu_add_sub.v" "add_sub4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1939 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630521910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521910 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1939 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630521910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6i " "Found entity 1: add_sub_l6i" {  } { { "db/add_sub_l6i.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_l6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630521983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630521983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6i riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4\|add_sub_l6i:auto_generated " "Elaborating entity \"add_sub_l6i\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub4\|add_sub_l6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630521986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_add_sub.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1983 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522023 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 1983 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqe " "Found entity 1: add_sub_nqe" {  } { { "db/add_sub_nqe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_nqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqe riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6\|add_sub_nqe:auto_generated " "Elaborating entity \"add_sub_nqe\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub6\|add_sub_nqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_add_sub.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2008 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522165 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2008 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bsi " "Found entity 1: add_sub_bsi" {  } { { "db/add_sub_bsi.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_bsi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bsi riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7\|add_sub_bsi:auto_generated " "Elaborating entity \"add_sub_bsi\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub7\|add_sub_bsi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_add_sub.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2035 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522273 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2035 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6se " "Found entity 1: add_sub_6se" {  } { { "db/add_sub_6se.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_6se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6se riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8\|add_sub_6se:auto_generated " "Elaborating entity \"add_sub_6se\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_add_sub:add_sub8\|add_sub_6se:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpu_add_sub.v" "trailing_zeros_limit_comparator" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2086 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522415 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v" 2086 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aag " "Found entity 1: cmpr_aag" {  } { { "db/cmpr_aag.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_aag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aag riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated " "Elaborating entity \"cmpr_aag\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst " "Elaborating entity \"fpu_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_mult_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult_altfp_mult_0gr riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component " "Elaborating entity \"fpu_mult_altfp_mult_0gr\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\"" {  } { { "fpu_mult.v" "fpu_mult_altfp_mult_0gr_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpu_mult.v" "exp_add_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 425 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522595 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 425 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fjd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fjd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fjd " "Found entity 1: add_sub_fjd" {  } { { "db/add_sub_fjd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_fjd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fjd riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_fjd:auto_generated " "Elaborating entity \"add_sub_fjd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_fjd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpu_mult.v" "exp_adj_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 449 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522724 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 449 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gna " "Found entity 1: add_sub_gna" {  } { { "db/add_sub_gna.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_gna.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gna riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated " "Elaborating entity \"add_sub_gna\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpu_mult.v" "exp_bias_subtr" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522837 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630522913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630522913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpu_mult.v" "man_round_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 498 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630522949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630522949 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 498 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630522949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pb " "Found entity 1: add_sub_7pb" {  } { { "db/add_sub_7pb.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_7pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630523023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630523023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pb riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated " "Elaborating entity \"add_sub_7pb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "fpu_mult.v" "man_product2_mult" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 519 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630523131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523132 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v" 519 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630523132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ft " "Found entity 1: mult_2ft" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_2ft.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630523217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630523217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ft riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated " "Elaborating entity \"mult_2ft\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst " "Elaborating entity \"fpu_div\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_div_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div_altfp_div_bnm riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component " "Elaborating entity \"fpu_div_altfp_div_bnm\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\"" {  } { { "fpu_div.v" "fpu_div_altfp_div_bnm_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div_altfp_div_pst_t2j riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1 " "Elaborating entity \"fpu_div_altfp_div_pst_t2j\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\"" {  } { { "fpu_div.v" "altfp_div_pst1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpu_div.v" "altsyncram3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 254 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpu_div.hex " "Parameter \"init_file\" = \"fpu_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523318 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 254 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630523318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvo " "Found entity 1: altsyncram_fvo" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630523398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630523398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fvo riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated " "Elaborating entity \"altsyncram_fvo\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpu_div.v" "bias_addition" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 722 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630523504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523504 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 722 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630523504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iki " "Found entity 1: add_sub_iki" {  } { { "db/add_sub_iki.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_iki.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630523650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630523650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iki riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated " "Elaborating entity \"add_sub_iki\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpu_div.v" "exp_sub" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 748 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630523721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523721 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 748 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630523721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_voh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_voh " "Found entity 1: add_sub_voh" {  } { { "db/add_sub_voh.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_voh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630523840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630523840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_voh riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated " "Elaborating entity \"add_sub_voh\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpu_div.v" "quotient_process" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 774 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630523887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523887 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 774 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630523887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vdf " "Found entity 1: add_sub_vdf" {  } { { "db/add_sub_vdf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_vdf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630523988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630523988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vdf riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_vdf:auto_generated " "Elaborating entity \"add_sub_vdf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_vdf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630523991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpu_div.v" "remainder_sub_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 799 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630524049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524050 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 799 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630524050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_74f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_74f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_74f " "Found entity 1: add_sub_74f" {  } { { "db/add_sub_74f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_74f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630524153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630524153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_74f riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_74f:auto_generated " "Elaborating entity \"add_sub_74f\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_74f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpu_div.v" "cmpr2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630524186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524186 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630524186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1jg " "Found entity 1: cmpr_1jg" {  } { { "db/cmpr_1jg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_1jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630524360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630524360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1jg riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_1jg:auto_generated " "Elaborating entity \"cmpr_1jg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_1jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpu_div.v" "a1_prod" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524407 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630524407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g8s " "Found entity 1: mult_g8s" {  } { { "db/mult_g8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_g8s.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630524508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630524508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_g8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_g8s:auto_generated " "Elaborating entity \"mult_g8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_g8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpu_div.v" "b1_prod" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524588 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630524588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8s " "Found entity 1: mult_e8s" {  } { { "db/mult_e8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_e8s.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630524705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630524705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_e8s:auto_generated " "Elaborating entity \"mult_e8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_e8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpu_div.v" "q_partial_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524758 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630524758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n8s " "Found entity 1: mult_n8s" {  } { { "db/mult_n8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_n8s.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630524835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_n8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_n8s:auto_generated " "Elaborating entity \"mult_n8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_n8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpu_div.v" "remainder_mult_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 946 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524884 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v" 946 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630524884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8s " "Found entity 1: mult_l8s" {  } { { "db/mult_l8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_l8s.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630524961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630524961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_l8s:auto_generated " "Elaborating entity \"mult_l8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_l8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_compare riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst " "Elaborating entity \"fpu_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_compare_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630524988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_compare_altfp_compare_0uc riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component " "Elaborating entity \"fpu_compare_altfp_compare_0uc\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\"" {  } { { "fpu_compare.v" "fpu_compare_altfp_compare_0uc_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1\"" {  } { { "fpu_compare.v" "cmpr1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1\"" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525032 ""}  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nrg " "Found entity 1: cmpr_nrg" {  } { { "db/cmpr_nrg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nrg riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated " "Elaborating entity \"cmpr_nrg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4\"" {  } { { "fpu_compare.v" "cmpr4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4\"" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 272 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525159 ""}  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v" 272 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mrg " "Found entity 1: cmpr_mrg" {  } { { "db/cmpr_mrg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_mrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mrg riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4\|cmpr_mrg:auto_generated " "Elaborating entity \"cmpr_mrg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component\|lpm_compare:cmpr4\|cmpr_mrg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst " "Elaborating entity \"fpu_sqrt\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_sqrt_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt_altfp_sqrt_sef riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component " "Elaborating entity \"fpu_sqrt_altfp_sqrt_sef\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\"" {  } { { "fpu_sqrt.v" "fpu_sqrt_altfp_sqrt_sef_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt_alt_sqrt_block_kfb riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2 " "Elaborating entity \"fpu_sqrt_alt_sqrt_block_kfb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\"" {  } { { "fpu_sqrt.v" "alt_sqrt_block2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "fpu_sqrt.v" "add_sub10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525380 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_chd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_chd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_chd " "Found entity 1: add_sub_chd" {  } { { "db/add_sub_chd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_chd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_chd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_chd:auto_generated " "Elaborating entity \"add_sub_chd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_chd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "fpu_sqrt.v" "add_sub11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525502 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kid " "Found entity 1: add_sub_kid" {  } { { "db/add_sub_kid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_kid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_kid:auto_generated " "Elaborating entity \"add_sub_kid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_kid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "fpu_sqrt.v" "add_sub12" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 442 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525624 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 442 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lid " "Found entity 1: add_sub_lid" {  } { { "db/add_sub_lid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_lid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_lid:auto_generated " "Elaborating entity \"add_sub_lid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_lid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "fpu_sqrt.v" "add_sub13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 467 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525753 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 467 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mid " "Found entity 1: add_sub_mid" {  } { { "db/add_sub_mid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_mid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_mid:auto_generated " "Elaborating entity \"add_sub_mid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_mid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "fpu_sqrt.v" "add_sub14" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630525877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525877 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630525877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nid " "Found entity 1: add_sub_nid" {  } { { "db/add_sub_nid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_nid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630525964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630525964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_nid:auto_generated " "Elaborating entity \"add_sub_nid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_nid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630525968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "fpu_sqrt.v" "add_sub15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 517 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526026 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 517 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oid " "Found entity 1: add_sub_oid" {  } { { "db/add_sub_oid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_oid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_oid:auto_generated " "Elaborating entity \"add_sub_oid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_oid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "fpu_sqrt.v" "add_sub19" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526170 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pid " "Found entity 1: add_sub_pid" {  } { { "db/add_sub_pid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_pid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_pid:auto_generated " "Elaborating entity \"add_sub_pid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_pid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "fpu_sqrt.v" "add_sub20" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526288 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qid " "Found entity 1: add_sub_qid" {  } { { "db/add_sub_qid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_qid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_qid:auto_generated " "Elaborating entity \"add_sub_qid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_qid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "fpu_sqrt.v" "add_sub21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526400 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rid " "Found entity 1: add_sub_rid" {  } { { "db/add_sub_rid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_rid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_rid:auto_generated " "Elaborating entity \"add_sub_rid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_rid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "fpu_sqrt.v" "add_sub22" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526522 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sid " "Found entity 1: add_sub_sid" {  } { { "db/add_sub_sid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_sid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_sid:auto_generated " "Elaborating entity \"add_sub_sid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_sid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "fpu_sqrt.v" "add_sub23" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 717 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526638 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 717 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tid " "Found entity 1: add_sub_tid" {  } { { "db/add_sub_tid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_tid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_tid:auto_generated " "Elaborating entity \"add_sub_tid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_tid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "fpu_sqrt.v" "add_sub24" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526771 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uid " "Found entity 1: add_sub_uid" {  } { { "db/add_sub_uid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_uid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_uid:auto_generated " "Elaborating entity \"add_sub_uid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_uid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "fpu_sqrt.v" "add_sub25" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630526891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526891 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630526891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vid " "Found entity 1: add_sub_vid" {  } { { "db/add_sub_vid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_vid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630526981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630526981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_vid:auto_generated " "Elaborating entity \"add_sub_vid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_vid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630526984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "fpu_sqrt.v" "add_sub26" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630527016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527016 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630527016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jd " "Found entity 1: add_sub_0jd" {  } { { "db/add_sub_0jd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_0jd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630527163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630527163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_0jd:auto_generated " "Elaborating entity \"add_sub_0jd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_0jd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "fpu_sqrt.v" "add_sub27" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 817 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630527215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527215 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 817 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630527215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1jd " "Found entity 1: add_sub_1jd" {  } { { "db/add_sub_1jd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_1jd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630527334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630527334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1jd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_1jd:auto_generated " "Elaborating entity \"add_sub_1jd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_1jd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "fpu_sqrt.v" "add_sub28" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630527400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527400 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630527400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jd " "Found entity 1: add_sub_2jd" {  } { { "db/add_sub_2jd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_2jd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630527500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630527500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2jd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_2jd:auto_generated " "Elaborating entity \"add_sub_2jd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_2jd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "fpu_sqrt.v" "add_sub4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630527534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527535 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630527535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6hd " "Found entity 1: add_sub_6hd" {  } { { "db/add_sub_6hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_6hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630527628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630527628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_6hd:auto_generated " "Elaborating entity \"add_sub_6hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_6hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "fpu_sqrt.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 892 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630527665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527666 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 892 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630527666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7hd " "Found entity 1: add_sub_7hd" {  } { { "db/add_sub_7hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_7hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630527822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630527822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_7hd:auto_generated " "Elaborating entity \"add_sub_7hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_7hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "fpu_sqrt.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 917 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630527877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630527877 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 917 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630527877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hd " "Found entity 1: add_sub_8hd" {  } { { "db/add_sub_8hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_8hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630527990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630527990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_8hd:auto_generated " "Elaborating entity \"add_sub_8hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_8hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "fpu_sqrt.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 942 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630528058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528062 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 942 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630528062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hd " "Found entity 1: add_sub_9hd" {  } { { "db/add_sub_9hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_9hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630528200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630528200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_9hd:auto_generated " "Elaborating entity \"add_sub_9hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_9hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "fpu_sqrt.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630528244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528244 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630528244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ahd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ahd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ahd " "Found entity 1: add_sub_ahd" {  } { { "db/add_sub_ahd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_ahd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630528332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630528332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ahd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_ahd:auto_generated " "Elaborating entity \"add_sub_ahd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_ahd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "fpu_sqrt.v" "add_sub9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 992 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630528542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528542 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v" 992 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630528542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bhd " "Found entity 1: add_sub_bhd" {  } { { "db/add_sub_bhd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_bhd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630528614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630528614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bhd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_bhd:auto_generated " "Elaborating entity \"add_sub_bhd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_bhd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst " "Elaborating entity \"fpu_convert\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_convert_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altfp_convert_hvn riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component " "Elaborating entity \"fpu_convert_altfp_convert_hvn\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\"" {  } { { "fpu_convert.v" "fpu_convert_altfp_convert_hvn_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altbarrel_shift_brf riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"fpu_convert_altbarrel_shift_brf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "fpu_convert.v" "altbarrel_shift5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_qb6 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"fpu_convert_altpriority_encoder_qb6\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "fpu_convert.v" "altpriority_encoder2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_rf8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"fpu_convert_altpriority_encoder_rf8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "fpu_convert.v" "altpriority_encoder10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_be8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"fpu_convert_altpriority_encoder_be8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "fpu_convert.v" "altpriority_encoder11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_6e8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"fpu_convert_altpriority_encoder_6e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "fpu_convert.v" "altpriority_encoder13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_3e8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"fpu_convert_altpriority_encoder_3e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "fpu_convert.v" "altpriority_encoder15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_r08 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"fpu_convert_altpriority_encoder_r08\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "fpu_convert.v" "altpriority_encoder9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_bv7 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"fpu_convert_altpriority_encoder_bv7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "fpu_convert.v" "altpriority_encoder17" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_6v7 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"fpu_convert_altpriority_encoder_6v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "fpu_convert.v" "altpriority_encoder19" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_3v7 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"fpu_convert_altpriority_encoder_3v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "fpu_convert.v" "altpriority_encoder21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630528988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_convert.v" "add_sub1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529145 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jse " "Found entity 1: add_sub_jse" {  } { { "db/add_sub_jse.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_jse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jse riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated " "Elaborating entity \"add_sub_jse\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_convert.v" "add_sub3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 685 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529259 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 685 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8se " "Found entity 1: add_sub_8se" {  } { { "db/add_sub_8se.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_8se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8se riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_8se:auto_generated " "Elaborating entity \"add_sub_8se\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_8se:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_convert.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529368 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_dbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 760 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529505 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 760 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7re " "Found entity 1: add_sub_7re" {  } { { "db/add_sub_7re.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_7re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7re riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated " "Elaborating entity \"add_sub_7re\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "fpu_convert.v" "cmpr4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 786 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529613 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v" 786 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_khg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_khg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_khg " "Found entity 1: cmpr_khg" {  } { { "db/cmpr_khg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_khg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_khg riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_khg:auto_generated " "Elaborating entity \"cmpr_khg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_khg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst " "Elaborating entity \"fpu_convert_float_integer\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_convert_float_integer_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer_altfp_convert_o6q riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component " "Elaborating entity \"fpu_convert_float_integer_altfp_convert_o6q\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\"" {  } { { "fpu_convert_float_integer.v" "fpu_convert_float_integer_altfp_convert_o6q_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer_altbarrel_shift_grf riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6 " "Elaborating entity \"fpu_convert_float_integer_altbarrel_shift_grf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6\"" {  } { { "fpu_convert_float_integer.v" "altbarrel_shift6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_convert_float_integer.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 683 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529798 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 683 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5re " "Found entity 1: add_sub_5re" {  } { { "db/add_sub_5re.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_5re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5re riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated " "Elaborating entity \"add_sub_5re\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_convert_float_integer.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630529910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529910 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630529910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630529983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630529983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630529986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert_float_integer.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 733 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630530013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530013 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 733 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630530013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gbf " "Found entity 1: add_sub_gbf" {  } { { "db/add_sub_gbf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_gbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630530097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630530097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gbf riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated " "Elaborating entity \"add_sub_gbf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9\"" {  } { { "fpu_convert_float_integer.v" "add_sub9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 758 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630530141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530142 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 758 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630530142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mse " "Found entity 1: add_sub_mse" {  } { { "db/add_sub_mse.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630530226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630530226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mse riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated " "Elaborating entity \"add_sub_mse\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2\"" {  } { { "fpu_convert_float_integer.v" "cmpr2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630530273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530274 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630530274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630530352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630530352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare\"" {  } { { "fpu_convert_float_integer.v" "max_shift_compare" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 859 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630530420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530421 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v" 859 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630530421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ehg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ehg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ehg " "Found entity 1: cmpr_ehg" {  } { { "db/cmpr_ehg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_ehg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630530508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630530508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ehg riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated " "Elaborating entity \"cmpr_ehg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:EX_MEM " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:EX_MEM\"" {  } { { "../riscv_core/riscv.v" "EX_MEM" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM riscv_core:rv32i\|DRAM:dmem " "Elaborating entity \"DRAM\" for hierarchy \"riscv_core:rv32i\|DRAM:dmem\"" {  } { { "../riscv_core/riscv.v" "dmem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530568 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "100 0 511 DRAM.v(13) " "Verilog HDL warning at DRAM.v(13): number of words (100) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1576630530578 "|top|riscv_core:rv32i|DRAM:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memOut_MUX riscv_core:rv32i\|memOut_MUX:memOut_MUX " "Elaborating entity \"memOut_MUX\" for hierarchy \"riscv_core:rv32i\|memOut_MUX:memOut_MUX\"" {  } { { "../riscv_core/riscv.v" "memOut_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:MEM_WB " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:MEM_WB\"" {  } { { "../riscv_core/riscv.v" "MEM_WB" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MUX riscv_core:rv32i\|WB_MUX:WB_MUX " "Elaborating entity \"WB_MUX\" for hierarchy \"riscv_core:rv32i\|WB_MUX:WB_MUX\"" {  } { { "../riscv_core/riscv.v" "WB_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU riscv_core:rv32i\|HDU:HDU " "Elaborating entity \"HDU\" for hierarchy \"riscv_core:rv32i\|HDU:HDU\"" {  } { { "../riscv_core/riscv.v" "HDU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit riscv_core:rv32i\|forwardingUnit:fu " "Elaborating entity \"forwardingUnit\" for hierarchy \"riscv_core:rv32i\|forwardingUnit:fu\"" {  } { { "../riscv_core/riscv.v" "fu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDec sevSegDec:s0 " "Elaborating entity \"sevSegDec\" for hierarchy \"sevSegDec:s0\"" {  } { { "../riscv_core/riscv.v" "s0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630530970 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "326 " "Ignored 326 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "326 " "Ignored 326 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1576630533087 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1576630533087 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1576630533878 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0 " "Inferred RAM node \"riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1576630533879 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1576630533894 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|regFile:rf\|registers_rtl_0 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|regFile:rf\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1576630533896 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|regFile:rf\|registers_rtl_1 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|regFile:rf\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1576630533896 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_DRAM_ceed8afa.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_DRAM_ceed8afa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|regFile:rf\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|regFile:rf\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|regFile:rf\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|regFile:rf\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|IRAM:imem\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|IRAM:imem\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_IRAM_c4ed73f3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|exp_ff20c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|exp_ff20c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|sign_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|sign_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630537679 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576630537679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_DRAM_ceed8afa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_DRAM_ceed8afa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630537719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mth1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mth1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mth1 " "Found entity 1: altsyncram_mth1" {  } { { "db/altsyncram_mth1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_mth1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630537796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630537796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630537827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_regFile_4c8ea16e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630537828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_93h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_93h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_93h1 " "Found entity 1: altsyncram_93h1" {  } { { "db/altsyncram_93h1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_93h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630537908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630537908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_IRAM_c4ed73f3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630537948 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630537948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv61 " "Found entity 1: altsyncram_fv61" {  } { { "db/altsyncram_fv61.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538028 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1576630538052 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1576630538058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|altshift_taps:exp_ff20c_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|altshift_taps:exp_ff20c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630538203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|altshift_taps:exp_ff20c_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component\|altshift_taps:exp_ff20c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630538204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630538204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630538204 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630538204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7hm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7hm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7hm " "Found entity 1: shift_taps_7hm" {  } { { "db/shift_taps_7hm.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_7hm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40b1 " "Found entity 1: altsyncram_40b1" {  } { { "db/altsyncram_40b1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_40b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5mf " "Found entity 1: cntr_5mf" {  } { { "db/cntr_5mf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_5mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r5h " "Found entity 1: cntr_r5h" {  } { { "db/cntr_r5h.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_r5h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630538673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630538673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630538673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630538673 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630538673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pfm " "Found entity 1: shift_taps_pfm" {  } { { "db/shift_taps_pfm.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_pfm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ta1 " "Found entity 1: altsyncram_2ta1" {  } { { "db/altsyncram_2ta1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_2ta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_94h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_94h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_94h " "Found entity 1: cntr_94h" {  } { { "db/cntr_94h.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_94h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630538996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630538996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|altshift_taps:sign_dffe31_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|altshift_taps:sign_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630539038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|altshift_taps:sign_dffe31_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component\|altshift_taps:sign_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630539038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630539038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576630539038 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576630539038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1gm " "Found entity 1: shift_taps_1gm" {  } { { "db/shift_taps_1gm.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_1gm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630539108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630539108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p461 " "Found entity 1: altsyncram_p461" {  } { { "db/altsyncram_p461.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_p461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630539373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630539373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630539458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630539458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630539540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630539540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630539624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630539624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74h " "Found entity 1: cntr_74h" {  } { { "db/cntr_74h.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_74h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576630539711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576630539711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1576630540718 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_pfm.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_pfm.tdf" 38 2 0 } } { "db/shift_taps_1gm.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_1gm.tdf" 41 2 0 } } { "db/shift_taps_7hm.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_7hm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576630541011 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576630541011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576630548668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576630550537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630550537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5854 " "Implemented 5854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576630551472 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576630551472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5506 " "Implemented 5506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576630551472 ""} { "Info" "ICUT_CUT_TM_RAMS" "294 " "Implemented 294 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576630551472 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "23 " "Implemented 23 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1576630551472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576630551472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576630551613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 05:55:51 2019 " "Processing ended: Wed Dec 18 05:55:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576630551613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576630551613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576630551613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576630551613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576630553555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576630553557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 05:55:52 2019 " "Processing started: Wed Dec 18 05:55:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576630553557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576630553557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576630553558 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576630553703 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1576630553704 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1576630553704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1576630554178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576630554253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576630554289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576630554289 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576630554732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576630554763 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576630555357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576630555357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576630555357 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576630555357 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 15308 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576630555385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 15309 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576630555385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 15310 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576630555385 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576630555385 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576630555433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576630556348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576630556354 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576630556491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576630556965 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576630556965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "riscv_core:rv32i\|register:ID_EX\|out\[138\]  " "Automatically promoted node riscv_core:rv32i\|register:ID_EX\|out\[138\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out2 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out2" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_2ft.tdf" 81 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|mac_out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 3349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out4 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out4" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_2ft.tdf" 86 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|mac_out4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 3385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out6 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out6" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_2ft.tdf" 91 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|mac_out6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 3409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out8 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\|mac_out8" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_2ft.tdf" 96 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|mac_out8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 3433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a0 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 2877 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a1 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 55 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 2878 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a2 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 75 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 2879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a3 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 95 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 2880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a4 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 115 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 2881 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a5 " "Destination node riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf" 135 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 2882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576630556966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1576630556966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576630556966 ""}  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|register:ID_EX|out[138] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 4634 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576630556966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "riscv_core:rv32i\|flush  " "Automatically promoted node riscv_core:rv32i\|flush " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576630556968 ""}  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 84 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_core:rv32i|flush } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 0 { 0 ""} 0 5107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576630556968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576630557818 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576630557829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576630557830 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576630557844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576630558346 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576630558356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576630558364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576630558374 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576630558374 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[0\] " "Ignored I/O standard assignment to node \"KEY\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[2\] " "Ignored I/O standard assignment to node \"KEY\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[3\] " "Ignored I/O standard assignment to node \"KEY\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[0\] " "Ignored I/O standard assignment to node \"LEDR\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[1\] " "Ignored I/O standard assignment to node \"LEDR\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[2\] " "Ignored I/O standard assignment to node \"LEDR\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576630558562 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1576630558562 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1576630558570 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1576630558570 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576630558586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576630560228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576630563757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576630563822 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576630586419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576630586420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576630587624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576630593367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576630593367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576630602351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576630602356 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576630602356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.81 " "Total time spent on timing analysis during the Fitter is 8.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576630602612 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576630602627 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576630602758 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1576630602758 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576630604571 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576630605048 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576630607500 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576630608114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576630608234 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576630608513 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1576630608521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576630609300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 391 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576630611263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 05:56:51 2019 " "Processing ended: Wed Dec 18 05:56:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576630611263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576630611263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576630611263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576630611263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576630612608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576630612609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 05:56:52 2019 " "Processing started: Wed Dec 18 05:56:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576630612609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576630612609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576630612609 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576630613994 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576630614051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576630614723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 05:56:54 2019 " "Processing ended: Wed Dec 18 05:56:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576630614723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576630614723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576630614723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576630614723 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576630615357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576630616215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576630616217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 05:56:55 2019 " "Processing started: Wed Dec 18 05:56:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576630616217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576630616217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576630616217 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576630616348 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576630616717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576630616752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576630616752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576630617249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576630617251 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617290 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576630617335 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1576630617364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576630617483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.991 " "Worst-case setup slack is -17.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.991    -17518.984 CLOCK_50  " "  -17.991    -17518.984 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630617490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CLOCK_50  " "    0.445         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630617522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.843 " "Worst-case recovery slack is -2.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.843     -4364.981 CLOCK_50  " "   -2.843     -4364.981 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630617539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.989 " "Worst-case removal slack is 1.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.989         0.000 CLOCK_50  " "    1.989         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630617552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -6819.591 CLOCK_50  " "   -2.064     -6819.591 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630617564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630617564 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576630617892 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1576630617895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576630618139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.032 " "Worst-case setup slack is -6.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.032     -5319.453 CLOCK_50  " "   -6.032     -5319.453 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630618149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630618185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.082 " "Worst-case recovery slack is -1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082     -1681.635 CLOCK_50  " "   -1.082     -1681.635 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630618198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.982 " "Worst-case removal slack is 0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982         0.000 CLOCK_50  " "    0.982         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630618211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -5700.480 CLOCK_50  " "   -1.880     -5700.480 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576630618223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576630618223 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576630618493 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576630618556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576630618558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576630618904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 05:56:58 2019 " "Processing ended: Wed Dec 18 05:56:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576630618904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576630618904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576630618904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576630618904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576630620075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576630620075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 05:56:59 2019 " "Processing started: Wed Dec 18 05:56:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576630620075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576630620075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576630620076 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "top.vo\", \"top_fast.vo top_v.sdo top_v_fast.sdo C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/simulation/modelsim/ simulation " "Generated files \"top.vo\", \"top_fast.vo\", \"top_v.sdo\" and \"top_v_fast.sdo\" in directory \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1576630625808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576630625988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 05:57:05 2019 " "Processing ended: Wed Dec 18 05:57:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576630625988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576630625988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576630625988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576630625988 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 410 s " "Quartus II Full Compilation was successful. 0 errors, 410 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576630626639 ""}
