module toplevel(clk, rst, conv);
//Ports: Input and Output
input clk, rst;
output [31:0] conv;

//Architecture
wire tgmRAM_enable;
wire [7:0] addr_TGMRam, addr_FILTERRam;
/**
TMG_DP TMG_Block(clk, rst, fmap
TGM_to_RAM(clk, tgmRAM_enable, addr_TGMRam, 
**/

endmodule
