/*
 * Copyright (C) 2017 Spreadtrum Communications Inc.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 * updated at 2017-12-27 19:24:16
 *
 */


#ifndef PUB_QOSC_AHB_H
#define PUB_QOSC_AHB_H



#define REG_PUB_QOSC_AHB_QOS_CTRL_EB                        (0x0000)
#define REG_PUB_QOSC_AHB_QOS_CTRL_RESET                     (0x0004)
#define REG_PUB_QOSC_AHB_QOSC_CLK_CTRL                      (0x0008)
#define REG_PUB_QOSC_AHB_QOSC_PORT_ENABLE                   (0x000C)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN                 (0x0010)
#define REG_PUB_QOSC_AHB_QOSC_AXURGENT_EN                   (0x0014)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN                 (0x0018)
#define REG_PUB_QOSC_AHB_QOSC_CFG                           (0x001C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0      (0x0020)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1      (0x0024)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2      (0x0028)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3      (0x002C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4      (0x0030)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5      (0x0034)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6      (0x0038)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7      (0x003C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0      (0x0050)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1      (0x0054)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2      (0x0058)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3      (0x005C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4      (0x0060)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5      (0x0064)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6      (0x0068)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7      (0x006C)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0           (0x0080)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1           (0x0084)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2           (0x0088)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3           (0x008C)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4           (0x0090)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5           (0x0094)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6           (0x0098)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7           (0x009C)
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW0             (0x00B0)
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW1             (0x00B4)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH0            (0x00C0)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH1            (0x00C4)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH2            (0x00C8)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH3            (0x00CC)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH4            (0x00D0)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH5            (0x00D4)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH6            (0x00D8)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH7            (0x00DC)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH8            (0x00E0)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH9            (0x00E4)
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN          (0x00F0)
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN         (0x00F4)
#define REG_PUB_QOSC_AHB_QOSC_LATMON_AXURGENT_EN            (0x00F8)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH0                 (0x0100)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH1                 (0x0104)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH2                 (0x0108)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH3                 (0x010C)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH4                 (0x0110)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH5                 (0x0114)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH6                 (0x0118)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH7                 (0x011C)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH8                 (0x0120)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH9                 (0x0124)
#define REG_PUB_QOSC_AHB_QOSC_STATUS0                       (0x0200)
#define REG_PUB_QOSC_AHB_QOSC_STATUS1                       (0x0204)
#define REG_PUB_QOSC_AHB_QOSC_STATUS2                       (0x0208)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH0              (0x0210)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH1              (0x0214)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH2              (0x0218)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH3              (0x021C)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH4              (0x0220)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH5              (0x0224)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH6              (0x0228)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH7              (0x022C)
#define REG_PUB_QOSC_AHB_QOSC_DBG_MON                       (0x0280)
#define REG_PUB_QOSC_AHB_QOSC_MON_STATUS                    (0x0284)
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_EB                     (0x0400)
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                  (0x0404)
#define REG_PUB_QOSC_AHB_M1_QOSC_CLK_CTRL                   (0x0408)
#define REG_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                (0x040C)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN              (0x0410)
#define REG_PUB_QOSC_AHB_M1_QOSC_AXURGENT_EN                (0x0414)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN              (0x0418)
#define REG_PUB_QOSC_AHB_M1_QOSC_CFG                        (0x041C)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0   (0x0420)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1   (0x0424)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0   (0x0430)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1   (0x0434)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0        (0x0440)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1        (0x0444)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW0          (0x0450)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH0         (0x0460)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH1         (0x0464)
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN       (0x0470)
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN      (0x0474)
#define REG_PUB_QOSC_AHB_M1_QOSC_LATMON_AXURGENT_EN         (0x0478)
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH0              (0x0480)
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH1              (0x0484)
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS0                    (0x0500)
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS1                    (0x0504)
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS2                    (0x0508)
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH0           (0x0510)
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH1           (0x0514)
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_EB                     (0x0600)
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                  (0x0604)
#define REG_PUB_QOSC_AHB_M2_QOSC_CLK_CTRL                   (0x0608)
#define REG_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                (0x060C)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN              (0x0610)
#define REG_PUB_QOSC_AHB_M2_QOSC_AXURGENT_EN                (0x0614)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN              (0x0618)
#define REG_PUB_QOSC_AHB_M2_QOSC_CFG                        (0x061C)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0   (0x0620)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1   (0x0624)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH2   (0x0628)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0   (0x0630)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1   (0x0634)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH2   (0x0638)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0        (0x0640)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1        (0x0644)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH2        (0x0648)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW0          (0x0650)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH0         (0x0660)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH1         (0x0664)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH2         (0x0668)
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN       (0x0670)
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN      (0x0674)
#define REG_PUB_QOSC_AHB_M2_QOSC_LATMON_AXURGENT_EN         (0x0678)
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH0              (0x0680)
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH1              (0x0684)
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH2              (0x0688)
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS0                    (0x0700)
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS1                    (0x0704)
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS2                    (0x0708)
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH0           (0x0710)
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH1           (0x0714)
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH2           (0x0718)
#define REG_PUB_QOSC_AHB_LATMON_EB                          (0x0800)
#define REG_PUB_QOSC_AHB_LATMON_RESET                       (0x0804)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM0                 (0x0808)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM0                   (0x080C)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM0                 (0x0810)
#define REG_PUB_QOSC_AHB_LATMON_HW_DFS_CFG                  (0x0814)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM1                 (0x0820)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM1                   (0x0824)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM1                 (0x0828)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM2                 (0x0830)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM2                   (0x0834)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM2                 (0x0838)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS0                 (0x0900)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS1                 (0x0904)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS2                 (0x0908)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS3                 (0x090C)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS0                 (0x0910)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS1                 (0x0914)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS2                 (0x0918)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS3                 (0x091C)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS0                 (0x0920)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS1                 (0x0924)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS2                 (0x0928)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS3                 (0x092C)
#define REG_PUB_QOSC_AHB_LATMON_STATUS                      (0x0940)
#define REG_PUB_QOSC_AHB_BWMON_EB                           (0x0A00)
#define REG_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                  (0x0A04)
#define REG_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                  (0x0A08)
#define REG_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                  (0x0A0C)
#define REG_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                  (0x0A10)
#define REG_PUB_QOSC_AHB_BWMON_STATUS                       (0x0A70)
#define REG_PUB_QOSC_AHB_BWMON0_WBW_CNT                     (0x0A80)
#define REG_PUB_QOSC_AHB_BWMON0_RBW_CNT                     (0x0A84)
#define REG_PUB_QOSC_AHB_BWMON1_WBW_CNT                     (0x0A88)
#define REG_PUB_QOSC_AHB_BWMON1_RBW_CNT                     (0x0A8C)

/* REG_PUB_QOSC_AHB_QOS_CTRL_EB */

#define BIT_PUB_QOSC_AHB_QOS_CTRL_ENABLE                       BIT(0)

/* REG_PUB_QOSC_AHB_QOS_CTRL_RESET */

#define BIT_PUB_QOSC_AHB_QOS_URGENT_COUNT_RESET                BIT(1)
#define BIT_PUB_QOSC_AHB_QOS_CTRL_RESET                        BIT(0)

/* REG_PUB_QOSC_AHB_QOSC_CLK_CTRL */

#define BIT_PUB_QOSC_AHB_QOSC_CFG_CLK_AUTO_GATE_EN             BIT(9)
#define BIT_PUB_QOSC_AHB_QOSC_CFG_CLK_EB                       BIT(8)
#define BIT_PUB_QOSC_AHB_QOSC_CLK_TICK_ENABLE                  BIT(4)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMIT_AUTO_GATE_EN            BIT(1)
#define BIT_PUB_QOSC_AHB_QOSC_PORT_CLK_AUTO_GATE_EN            BIT(0)

/* REG_PUB_QOSC_AHB_QOSC_PORT_ENABLE */

#define BIT_PUB_QOSC_AHB_QOSC_PORT_ENABLE(x)                   (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_RD(x)              (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_WR(x)              (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_AXURGENT_EN */

#define BIT_PUB_QOSC_AHB_QOSC_ARURGENT_EN(x)                   (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_AWURGENT_EN(x)                   (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_RD(x)              (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_WR(x)              (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_CFG */

#define BIT_PUB_QOSC_AHB_QOSC_NO_SV_BW_SLICE_BYPASS            BIT(28)
#define BIT_PUB_QOSC_AHB_QOSC_DFS_FREQ(x)                      (((x) & 0x7) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_DFS_PAUSE_ENABLE                 BIT(21)
#define BIT_PUB_QOSC_AHB_QOSC_MODE                             BIT(20)
#define BIT_PUB_QOSC_AHB_QOSC_UG_ULTRA_OSTD_ENABLE             BIT(17)
#define BIT_PUB_QOSC_AHB_QOSC_UG_HIGH_OSTD_ENABLE              BIT(16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_NORM_BYPASS(x)               (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH2(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH3(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH4(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH5(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH6(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH7(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH2(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH3(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH4(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH5(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH6(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH7(x)     (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7(x)      (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7 */

#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7(x)           (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW0 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH7(x)          (((x) & 0x7) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH6(x)          (((x) & 0x7) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH5(x)          (((x) & 0x7) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH4(x)          (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH3(x)          (((x) & 0x7) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH2(x)          (((x) & 0x7) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH1(x)          (((x) & 0x7) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH0(x)          (((x) & 0x7))

/* REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW1 */


/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH0 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH0(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH0(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH1 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH1(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH1(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH2 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH2(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH2(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH3 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH3(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH3(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH4 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH4(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH4(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH5 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH5(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH5(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH6 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH6(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH6(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH7 */

#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH7(x)         (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH7(x)         (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH8 */


/* REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH9 */


/* REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN */

#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_RD(x)       (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_WR(x)       (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN */

#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_RD(x)      (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_WR(x)      (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_LATMON_AXURGENT_EN */

#define BIT_PUB_QOSC_AHB_QOSC_LATMON_ARURGENT_EN(x)            (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_LATMON_AWURGENT_EN(x)            (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH0 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH0(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH0(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH0(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH0(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH0(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH0(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH1 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH1(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH1(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH1(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH1(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH1(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH1(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH2 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH2(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH2(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH2(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH2(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH2(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH2(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH2(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH2(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH3 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH3(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH3(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH3(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH3(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH3(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH3(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH3(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH3(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH4 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH4(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH4(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH4(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH4(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH4(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH4(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH4(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH4(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH5 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH5(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH5(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH5(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH5(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH5(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH5(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH5(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH5(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH6 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH6(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH6(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH6(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH6(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH6(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH6(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH6(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH6(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH7 */

#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH7(x)        (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH7(x)        (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH7(x)         (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH7(x)         (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH7(x)         (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH7(x)         (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH7(x)          (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH7(x)          (((x) & 0xF))

/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH8 */


/* REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH9 */


/* REG_PUB_QOSC_AHB_QOSC_STATUS0 */

#define BIT_PUB_QOSC_AHB_QOSC_STATUS0(x)                       (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_QOSC_STATUS1 */

#define BIT_PUB_QOSC_AHB_QOSC_STATUS1(x)                       (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_QOSC_STATUS2 */

#define BIT_PUB_QOSC_AHB_QOSC_STATUS2(x)                       (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH0 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH0(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH0(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH0(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH0(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH1 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH1(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH1(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH1(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH1(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH2 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH2(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH2(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH2(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH2(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH3 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH3(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH3(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH3(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH3(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH4 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH4(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH4(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH4(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH4(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH5 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH5(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH5(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH5(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH5(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH6 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH6(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH6(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH6(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH6(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH7 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH7(x)          (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH7(x)           (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH7(x)          (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH7(x)           (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_QOSC_DBG_MON */

#define BIT_PUB_QOSC_AHB_QOS_DBG_MON_SEL(x)                    (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_QOS_DBG_MON_EB                        BIT(1)
#define BIT_PUB_QOSC_AHB_QOS_DBG_MON_START                     BIT(0)

/* REG_PUB_QOSC_AHB_QOSC_MON_STATUS */

#define BIT_PUB_QOSC_AHB_QOSC_MON_STATUS(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M1_QOS_CTRL_EB */

#define BIT_PUB_QOSC_AHB_M1_QOS_CTRL_ENABLE                    BIT(0)

/* REG_PUB_QOSC_AHB_M1_QOS_CTRL_RESET */

#define BIT_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                     BIT(0)

/* REG_PUB_QOSC_AHB_M1_QOSC_CLK_CTRL */

#define BIT_PUB_QOSC_AHB_M1_QOSC_CFG_CLK_EB                    BIT(8)
#define BIT_PUB_QOSC_AHB_M1_QOSC_CLK_TICK_ENABLE(x)            (((x) & 0x3) << 4)
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMIT_AUTO_GATE_EN         BIT(1)
#define BIT_PUB_QOSC_AHB_M1_QOSC_PORT_CLK_AUTO_GATE_EN         BIT(0)

/* REG_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE */

#define BIT_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE(x)                (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_RD(x)           (((x) & 0x3) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_WR(x)           (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_AXURGENT_EN */

#define BIT_PUB_QOSC_AHB_M1_QOSC_ARURGENT_EN(x)                (((x) & 0x3) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_AWURGENT_EN(x)                (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN */

#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_RD(x)           (((x) & 0x3) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_WR(x)           (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_CFG */

#define BIT_PUB_QOSC_AHB_M1_QOSC_NO_SV_BW_SLICE_BYPASS         BIT(28)
#define BIT_PUB_QOSC_AHB_M1_QOSC_DFS_PAUSE_ENABLE              BIT(21)
#define BIT_PUB_QOSC_AHB_M1_QOSC_MODE                          BIT(20)
#define BIT_PUB_QOSC_AHB_M1_QOSC_UG_ULTRA_OSTD_ENABLE          BIT(17)
#define BIT_PUB_QOSC_AHB_M1_QOSC_UG_HIGH_OSTD_ENABLE           BIT(16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_NORM_BYPASS(x)            (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0(x)        (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1(x)        (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH1(x)       (((x) & 0x7) << 4)
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH0(x)       (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH0(x)      (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH0(x)      (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH1 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH1(x)      (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH1(x)      (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN */

#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_RD(x)    (((x) & 0x3) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_WR(x)    (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN */

#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_RD(x)   (((x) & 0x3) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_WR(x)   (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_LATMON_AXURGENT_EN */

#define BIT_PUB_QOSC_AHB_M1_QOSC_LATMON_ARURGENT_EN(x)         (((x) & 0x3) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_LATMON_AWURGENT_EN(x)         (((x) & 0x3))

/* REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)     (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)     (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH0(x)      (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH0(x)      (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH0(x)      (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH0(x)      (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH0(x)       (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH0(x)       (((x) & 0xF))

/* REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH1 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)     (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)     (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH1(x)      (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH1(x)      (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH1(x)      (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH1(x)      (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH1(x)       (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH1(x)       (((x) & 0xF))

/* REG_PUB_QOSC_AHB_M1_QOSC_STATUS0 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_STATUS0(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M1_QOSC_STATUS1 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_STATUS1(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M1_QOSC_STATUS2 */

#define BIT_PUB_QOSC_AHB_M1_QOSC_STATUS2(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH0 */

#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH0(x)       (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH0(x)        (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH0(x)       (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH0(x)        (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH1 */

#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH1(x)       (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH1(x)        (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH1(x)       (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH1(x)        (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M2_QOS_CTRL_EB */

#define BIT_PUB_QOSC_AHB_M2_QOS_CTRL_ENABLE                    BIT(0)

/* REG_PUB_QOSC_AHB_M2_QOS_CTRL_RESET */

#define BIT_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                     BIT(0)

/* REG_PUB_QOSC_AHB_M2_QOSC_CLK_CTRL */

#define BIT_PUB_QOSC_AHB_M2_QOSC_CFG_CLK_EB                    BIT(8)
#define BIT_PUB_QOSC_AHB_M2_QOSC_CLK_TICK_ENABLE(x)            (((x) & 0x7) << 4)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMIT_AUTO_GATE_EN         BIT(1)
#define BIT_PUB_QOSC_AHB_M2_QOSC_PORT_CLK_AUTO_GATE_EN         BIT(0)

/* REG_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE */

#define BIT_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE(x)                (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_RD(x)           (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_WR(x)           (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_AXURGENT_EN */

#define BIT_PUB_QOSC_AHB_M2_QOSC_ARURGENT_EN(x)                (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_AWURGENT_EN(x)                (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN */

#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_RD(x)           (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_WR(x)           (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_CFG */

#define BIT_PUB_QOSC_AHB_M2_QOSC_NO_SV_BW_SLICE_BYPASS         BIT(28)
#define BIT_PUB_QOSC_AHB_M2_QOSC_DFS_PAUSE_ENABLE              BIT(21)
#define BIT_PUB_QOSC_AHB_M2_QOSC_MODE                          BIT(20)
#define BIT_PUB_QOSC_AHB_M2_QOSC_UG_ULTRA_OSTD_ENABLE          BIT(17)
#define BIT_PUB_QOSC_AHB_M2_QOSC_UG_HIGH_OSTD_ENABLE           BIT(16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_NORM_BYPASS(x)            (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH2 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH2(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH2(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH2 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH2(x)  (((x) & 0x3FF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH2(x)   (((x) & 0x3FF))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0(x)        (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1(x)        (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH2 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH2(x)        (((x) & 0x3F))

/* REG_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH2(x)       (((x) & 0x7) << 8)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH1(x)       (((x) & 0x7) << 4)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH0(x)       (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH0(x)      (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH0(x)      (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH1 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH1(x)      (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH1(x)      (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH2 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH2(x)      (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH2(x)      (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN */

#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_RD(x)    (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_WR(x)    (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN */

#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_RD(x)   (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_WR(x)   (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_LATMON_AXURGENT_EN */

#define BIT_PUB_QOSC_AHB_M2_QOSC_LATMON_ARURGENT_EN(x)         (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_LATMON_AWURGENT_EN(x)         (((x) & 0x7))

/* REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)     (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)     (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH0(x)      (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH0(x)      (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH0(x)      (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH0(x)      (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH0(x)       (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH0(x)       (((x) & 0xF))

/* REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH1 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)     (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)     (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH1(x)      (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH1(x)      (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH1(x)      (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH1(x)      (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH1(x)       (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH1(x)       (((x) & 0xF))

/* REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH2 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH2(x)     (((x) & 0xF) << 28)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH2(x)     (((x) & 0xF) << 24)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH2(x)      (((x) & 0xF) << 20)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH2(x)      (((x) & 0xF) << 16)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH2(x)      (((x) & 0xF) << 12)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH2(x)      (((x) & 0xF) << 8)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH2(x)       (((x) & 0xF) << 4)
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH2(x)       (((x) & 0xF))

/* REG_PUB_QOSC_AHB_M2_QOSC_STATUS0 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_STATUS0(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_STATUS1 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_STATUS1(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_STATUS2 */

#define BIT_PUB_QOSC_AHB_M2_QOSC_STATUS2(x)                    (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH0 */

#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH0(x)       (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH0(x)        (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH0(x)       (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH0(x)        (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH1 */

#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH1(x)       (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH1(x)        (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH1(x)       (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH1(x)        (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH2 */

#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH2(x)       (((x) & 0xFF) << 24)
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH2(x)        (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH2(x)       (((x) & 0xFF) << 8)
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH2(x)        (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_LATMON_EB */

#define BIT_PUB_QOSC_AHB_LATMON_SW_TIMER_EN(x)                 (((x) & 0x7) << 24)
#define BIT_PUB_QOSC_AHB_LATMON_TIMER_SEL(x)                   (((x) & 0x7) << 20)
#define BIT_PUB_QOSC_AHB_LATMON2_SEL                           BIT(16)
#define BIT_PUB_QOSC_AHB_LATMON_AUTO_GATE_EN(x)                (((x) & 0x7) << 8)
#define BIT_PUB_QOSC_AHB_LATMON_CLK_TICK_ENABLE(x)             (((x) & 0x7) << 4)
#define BIT_PUB_QOSC_AHB_LATMON_ENABLE(x)                      (((x) & 0x7))

/* REG_PUB_QOSC_AHB_LATMON_RESET */

#define BIT_PUB_QOSC_AHB_LATMON_COUNT_RESET(x)                 (((x) & 0x7) << 8)
#define BIT_PUB_QOSC_AHB_LATMON_RESET(x)                       (((x) & 0x7))

/* REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM0 */

#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM0(x)              (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM0(x)              (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_URGENT_RATIO_LM0 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM0(x)          (((x) & 0x3) << 12)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM0(x)          (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM0(x)           (((x) & 0x3) << 4)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM0(x)           (((x) & 0x3))

/* REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM0 */

#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM0(x)         (((x) & 0x7) << 28)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM0(x)              (((x) & 0x3) << 26)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM0(x)            (((x) & 0xFFF) << 12)
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM0(x)              (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM0(x)           (((x) & 0xF))

/* REG_PUB_QOSC_AHB_LATMON_HW_DFS_CFG */

#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM2(x)      (((x) & 0x7) << 16)
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM1(x)      (((x) & 0x7) << 12)
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM0(x)      (((x) & 0x7) << 8)
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_EN(x)           (((x) & 0x7))

/* REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM1 */

#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM1(x)              (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM1(x)              (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_URGENT_RATIO_LM1 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM1(x)          (((x) & 0x3) << 12)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM1(x)          (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM1(x)           (((x) & 0x3) << 4)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM1(x)           (((x) & 0x3))

/* REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM1 */

#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM1(x)         (((x) & 0x7) << 28)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM1(x)              (((x) & 0x3) << 26)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM1(x)            (((x) & 0xFFF) << 12)
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM1(x)              (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM1(x)           (((x) & 0xF))

/* REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM2 */

#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM2(x)              (((x) & 0xFF) << 16)
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM2(x)              (((x) & 0xFF))

/* REG_PUB_QOSC_AHB_URGENT_RATIO_LM2 */

#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM2(x)          (((x) & 0x3) << 12)
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM2(x)          (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM2(x)           (((x) & 0x3) << 4)
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM2(x)           (((x) & 0x3))

/* REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM2 */

#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM2(x)         (((x) & 0x7) << 28)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM2(x)              (((x) & 0x3) << 26)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM2(x)            (((x) & 0xFFF) << 12)
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM2(x)              (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM2(x)           (((x) & 0xF))

/* REG_PUB_QOSC_AHB_LATMON_LM0_STATUS0 */

#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM0(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM0_STATUS1 */

#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM0(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM0_STATUS2 */

#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM0(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM0_STATUS3 */

#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM0(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM1_STATUS0 */

#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM1(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM1_STATUS1 */

#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM1(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM1_STATUS2 */

#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM1(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM1_STATUS3 */

#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM1(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM2_STATUS0 */

#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM2(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM2_STATUS1 */

#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM2(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM2_STATUS2 */

#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM2(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_LM2_STATUS3 */

#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM2(x)              (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_LATMON_STATUS */

#define BIT_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG_CLR               BIT(22)
#define BIT_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG_CLR               BIT(21)
#define BIT_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG_CLR               BIT(20)
#define BIT_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG                   BIT(18)
#define BIT_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG                   BIT(17)
#define BIT_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG                   BIT(16)
#define BIT_PUB_QOSC_AHB_LATMON_COUNTER_OV_ST(x)               (((x) & 0xFFF))

/* REG_PUB_QOSC_AHB_BWMON_EB */

#define BIT_PUB_QOSC_AHB_BWMON_F_UP_REQ_EN(x)                  (((x) & 0x3) << 12)
#define BIT_PUB_QOSC_AHB_BWMON_RBW_EN(x)                       (((x) & 0x3) << 8)
#define BIT_PUB_QOSC_AHB_BWMON_WBW_EN(x)                       (((x) & 0x3) << 4)
#define BIT_PUB_QOSC_AHB_BWMON_ENABLE(x)                       (((x) & 0x3))

/* REG_PUB_QOSC_AHB_BWMON0_UP_WBW_SET */

#define BIT_PUB_QOSC_AHB_BWMON0_UP_WBW_SET(x)                  (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON0_UP_RBW_SET */

#define BIT_PUB_QOSC_AHB_BWMON0_UP_RBW_SET(x)                  (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON1_UP_WBW_SET */

#define BIT_PUB_QOSC_AHB_BWMON1_UP_WBW_SET(x)                  (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON1_UP_RBW_SET */

#define BIT_PUB_QOSC_AHB_BWMON1_UP_RBW_SET(x)                  (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON_STATUS */

#define BIT_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG_CLR                BIT(9)
#define BIT_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG_CLR                BIT(8)
#define BIT_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG                    BIT(1)
#define BIT_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG                    BIT(0)

/* REG_PUB_QOSC_AHB_BWMON0_WBW_CNT */

#define BIT_PUB_QOSC_AHB_BWMON0_WBW_CNT(x)                     (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON0_RBW_CNT */

#define BIT_PUB_QOSC_AHB_BWMON0_RBW_CNT(x)                     (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON1_WBW_CNT */

#define BIT_PUB_QOSC_AHB_BWMON1_WBW_CNT(x)                     (((x) & 0xFFFFFFFF))

/* REG_PUB_QOSC_AHB_BWMON1_RBW_CNT */

#define BIT_PUB_QOSC_AHB_BWMON1_RBW_CNT(x)                     (((x) & 0xFFFFFFFF))


#endif /* PUB_QOSC_AHB_H */

