Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan  9 17:02:45 2024
| Host         : tiago running 64-bit Ubuntu 23.04
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     91          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (491)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 91 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpuInst/cu/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpuInst/dp/IR_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpuInst/dp/IR_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpuInst/dp/IR_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpuInst/dp/IR_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpuInst/dp/IR_reg[31]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (491)
--------------------------------------------------
 There are 491 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  499          inf        0.000                      0                  499           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           499 Endpoints
Min Delay           499 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuInst/dp/IR_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/dp/al/Z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.139ns  (logic 2.246ns (18.502%)  route 9.893ns (81.498%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE                         0.000     0.000 r  cpuInst/dp/IR_reg[29]/C
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpuInst/dp/IR_reg[29]/Q
                         net (fo=54, routed)          1.323     1.779    cpuInst/dp/RF/regInst_i_41_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.903 r  cpuInst/dp/RF/Z_reg_i_10/O
                         net (fo=136, routed)         4.090     5.992    cpuInst/dp/RF/ALUEn
    SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.116 r  cpuInst/dp/RF/carryAux2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.116    cpuInst/dp/al/regInst_i_113[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.517 r  cpuInst/dp/al/carryAux2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.526    cpuInst/dp/al/carryAux2_carry__2_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  cpuInst/dp/al/carryAux2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.640    cpuInst/dp/al/carryAux2_carry__3_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  cpuInst/dp/al/carryAux2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.754    cpuInst/dp/al/carryAux2_carry__4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.993 f  cpuInst/dp/al/carryAux2_carry__5/O[2]
                         net (fo=2, routed)           0.787     7.780    cpuInst/dp/RF/data1[26]
    SLICE_X25Y26         LUT5 (Prop_lut5_I0_O)        0.302     8.082 f  cpuInst/dp/RF/regInst_i_85/O
                         net (fo=2, routed)           0.679     8.761    cpuInst/dp/RF/regInst_i_85_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.885 f  cpuInst/dp/RF/Z_reg_i_11/O
                         net (fo=1, routed)           1.002     9.887    cpuInst/dp/RF/Z_reg_i_11_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.011 f  cpuInst/dp/RF/Z_reg_i_7/O
                         net (fo=1, routed)           1.210    11.221    cpuInst/dp/RF/Z_reg_i_7_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.345 r  cpuInst/dp/RF/Z_reg_i_1/O
                         net (fo=1, routed)           0.794    12.139    cpuInst/dp/al/PC[31]_i_11_0
    SLICE_X28Y26         LDCE                                         r  cpuInst/dp/al/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.108ns  (logic 3.480ns (28.741%)  route 8.628ns (71.259%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.772     9.907    cpuInst/dp/RF/PC_reg[0]_1
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.031 r  cpuInst/dp/RF/memIP_i_117/O
                         net (fo=1, routed)           0.669    10.700    cpuInst/dp/RF/memIP_i_117_n_0
    SLICE_X26Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.824 r  cpuInst/dp/RF/memIP_i_77/O
                         net (fo=2, routed)           1.284    12.108    mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.584ns  (logic 3.480ns (30.042%)  route 8.104ns (69.958%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.296     9.431    cpuInst/dp/RF/PC_reg[0]_1
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.555 r  cpuInst/dp/RF/memIP_i_116/O
                         net (fo=1, routed)           0.650    10.205    cpuInst/dp/RF/memIP_i_116_n_0
    SLICE_X26Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.329 r  cpuInst/dp/RF/memIP_i_76/O
                         net (fo=2, routed)           1.255    11.584    mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 3.480ns (30.185%)  route 8.049ns (69.815%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.772     9.907    cpuInst/dp/RF/PC_reg[0]_1
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.031 r  cpuInst/dp/RF/memIP_i_117/O
                         net (fo=1, routed)           0.669    10.700    cpuInst/dp/RF/memIP_i_117_n_0
    SLICE_X26Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.824 r  cpuInst/dp/RF/memIP_i_77/O
                         net (fo=2, routed)           0.705    11.529    mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y4          RAMB36E1                                     r  mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 3.480ns (30.245%)  route 8.026ns (69.755%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.764     9.900    mem/IR_reg[7]_1
    SLICE_X26Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.024 r  mem/IR[1]_i_1/O
                         net (fo=2, routed)           0.543    10.566    cpuInst/dp/RF/dataOut_32[1]
    SLICE_X23Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.690 r  cpuInst/dp/RF/regInst_i_37/O
                         net (fo=2, routed)           0.816    11.506    cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB36_X1Y5          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/IR_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 2.314ns (20.298%)  route 9.086ns (79.702%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE                         0.000     0.000 r  cpuInst/dp/IR_reg[29]/C
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpuInst/dp/IR_reg[29]/Q
                         net (fo=54, routed)          1.323     1.779    cpuInst/dp/RF/regInst_i_41_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.903 r  cpuInst/dp/RF/Z_reg_i_10/O
                         net (fo=136, routed)         4.090     5.992    cpuInst/dp/RF/ALUEn
    SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.116 r  cpuInst/dp/RF/carryAux2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.116    cpuInst/dp/al/regInst_i_113[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.517 r  cpuInst/dp/al/carryAux2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.526    cpuInst/dp/al/carryAux2_carry__2_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  cpuInst/dp/al/carryAux2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.640    cpuInst/dp/al/carryAux2_carry__3_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  cpuInst/dp/al/carryAux2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.754    cpuInst/dp/al/carryAux2_carry__4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cpuInst/dp/al/carryAux2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.868    cpuInst/dp/al/carryAux2_carry__5_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.181 r  cpuInst/dp/al/carryAux2_carry__6/O[3]
                         net (fo=2, routed)           0.791     7.972    cpuInst/dp/RF/data1[31]
    SLICE_X25Y28         LUT6 (Prop_lut6_I2_O)        0.306     8.278 r  cpuInst/dp/RF/N_reg_i_2/O
                         net (fo=1, routed)           0.665     8.944    cpuInst/dp/RF/N_reg_i_2_n_0
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.068 r  cpuInst/dp/RF/N_reg_i_1/O
                         net (fo=4, routed)           1.114    10.182    cpuInst/dp/RF/result[0]
    SLICE_X26Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.306 r  cpuInst/dp/RF/regInst_i_7/O
                         net (fo=2, routed)           1.094    11.400    cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[31]
    RAMB36_X1Y4          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            mem/memIP/MemBlock3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.359ns  (logic 3.480ns (30.637%)  route 7.879ns (69.363%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.441     9.576    cpuInst/dp/RF/PC_reg[0]_1
    SLICE_X26Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.700 r  cpuInst/dp/RF/memIP_i_123/O
                         net (fo=1, routed)           0.433    10.134    cpuInst/dp/RF/memIP_i_123_n_0
    SLICE_X26Y20         LUT4 (Prop_lut4_I3_O)        0.124    10.258 r  cpuInst/dp/RF/memIP_i_83/O
                         net (fo=2, routed)           1.101    11.359    mem/memIP/MemBlock3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/memIP/MemBlock3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 3.480ns (30.746%)  route 7.838ns (69.254%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.298     9.433    mem/IR_reg[7]_1
    SLICE_X26Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  mem/IR[7]_i_1/O
                         net (fo=2, routed)           0.637    10.195    cpuInst/dp/RF/dataOut_32[7]
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.319 r  cpuInst/dp/RF/regInst_i_31/O
                         net (fo=2, routed)           1.000    11.318    cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X1Y5          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.272ns  (logic 3.480ns (30.872%)  route 7.792ns (69.128%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.764     9.900    mem/IR_reg[7]_1
    SLICE_X26Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.024 r  mem/IR[1]_i_1/O
                         net (fo=2, routed)           0.543    10.566    cpuInst/dp/RF/dataOut_32[1]
    SLICE_X23Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.690 r  cpuInst/dp/RF/regInst_i_37/O
                         net (fo=2, routed)           0.582    11.272    cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB36_X1Y4          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.256ns  (logic 3.480ns (30.916%)  route 7.776ns (69.084%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1                     0.000     0.000 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          1.959     4.413    cpuInst/dp/RF/dataOut1[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.537 r  cpuInst/dp/RF/memIP_i_128/O
                         net (fo=1, routed)           0.000     4.537    cpuInst/dp/RF/memIP_i_128_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.764 r  cpuInst/dp/RF/memIP_i_87/O[1]
                         net (fo=1, routed)           0.317     5.082    cpuInst/dp/RF/CPUAddr1[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I1_O)        0.303     5.385 r  cpuInst/dp/RF/IR[31]_i_4/O
                         net (fo=41, routed)          0.626     6.011    cpuInst/dp/RF/IR_reg[1]
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  cpuInst/dp/RF/IR[7]_i_4/O
                         net (fo=40, routed)          3.128     9.263    cpuInst/dp/RF/PC_reg[0]_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  cpuInst/dp/RF/memIP_i_114/O
                         net (fo=1, routed)           0.669    10.056    cpuInst/dp/RF/memIP_i_114_n_0
    SLICE_X26Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.180 r  cpuInst/dp/RF/memIP_i_74/O
                         net (fo=2, routed)           1.076    11.256    mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/memIP/MemBlock2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuInst/cu/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/cu/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE                         0.000     0.000 r  cpuInst/cu/FSM_onehot_state_reg[5]/C
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpuInst/cu/FSM_onehot_state_reg[5]/Q
                         net (fo=18, routed)          0.084     0.212    cpuInst/dp/Q[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.099     0.311 r  cpuInst/dp/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    cpuInst/cu/D[0]
    SLICE_X29Y27         FDRE                                         r  cpuInst/cu/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/cu/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/cu/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  cpuInst/cu/state_reg[2]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpuInst/cu/state_reg[2]/Q
                         net (fo=4, routed)           0.086     0.214    cpuInst/cu/state_reg[2]_0[2]
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.099     0.313 r  cpuInst/cu/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.313    cpuInst/cu/state[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  cpuInst/cu/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/cu/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE                         0.000     0.000 r  cpuInst/cu/FSM_onehot_state_reg[6]/C
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=1, routed)           0.176     0.317    cpuInst/cu/FSM_onehot_state_reg_n_0_[6]
    SLICE_X29Y27         FDRE                                         r  cpuInst/cu/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/cu/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/cu/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  cpuInst/cu/state_reg[0]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/cu/state_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    cpuInst/cu/state_reg[2]_0[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.042     0.362 r  cpuInst/cu/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    cpuInst/cu/state[2]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  cpuInst/cu/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/cu/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/cu/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  cpuInst/cu/state_reg[0]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/cu/state_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    cpuInst/cu/state_reg[2]_0[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.365 r  cpuInst/cu/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    cpuInst/cu/state[0]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  cpuInst/cu/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/dp/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE                         0.000     0.000 r  cpuInst/dp/PC_reg[0]/C
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/dp/PC_reg[0]/Q
                         net (fo=9, routed)           0.180     0.321    cpuInst/dp/RF/PC[0]
    SLICE_X17Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.366 r  cpuInst/dp/RF/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    cpuInst/dp/p_0_in[0]
    SLICE_X17Y20         FDRE                                         r  cpuInst/dp/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/cu/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/cu/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.141ns (37.108%)  route 0.239ns (62.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE                         0.000     0.000 r  cpuInst/cu/FSM_onehot_state_reg[7]/C
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/cu/FSM_onehot_state_reg[7]/Q
                         net (fo=5, routed)           0.239     0.380    cpuInst/cu/IRLoad
    SLICE_X29Y27         FDRE                                         r  cpuInst/cu/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/IR_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.002%)  route 0.240ns (62.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE                         0.000     0.000 r  cpuInst/dp/IR_reg[20]/C
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/dp/IR_reg[20]/Q
                         net (fo=3, routed)           0.240     0.381    cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/IR_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.672%)  route 0.243ns (63.328%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE                         0.000     0.000 r  cpuInst/dp/IR_reg[24]/C
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/dp/IR_reg[24]/Q
                         net (fo=5, routed)           0.243     0.384    cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y4          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpuInst/dp/IR_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.509%)  route 0.245ns (63.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE                         0.000     0.000 r  cpuInst/dp/IR_reg[25]/C
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpuInst/dp/IR_reg[25]/Q
                         net (fo=4, routed)           0.245     0.386    cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y5          RAMB36E1                                     r  cpuInst/dp/RF/regInst/regBlock0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------





