Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: PmodJSTK_Demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PmodJSTK_Demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PmodJSTK_Demo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PmodJSTK_Demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\SPImode0.v" into library work
Parsing module <spiMode0>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\spiCtrl.v" into library work
Parsing module <spiCtrl>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\ClkDiv_66_67kHz.v" into library work
Parsing module <ClkDiv_66_67kHz>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\Binary_To_BCD.v" into library work
Parsing module <Binary_To_BCD>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\ssdCtrl.v" into library work
Parsing module <ssdCtrl>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\PmodJSTK.v" into library work
Parsing module <PmodJSTK>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\ClkDiv_5Hz.v" into library work
Parsing module <ClkDiv_5Hz>.
Analyzing Verilog file "C:\Users\152\Documents\PmodJSTK_Demo\PmodJSTK_Demo.v" into library work
Parsing module <PmodJSTK_Demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PmodJSTK_Demo>.

Elaborating module <PmodJSTK>.

Elaborating module <spiCtrl>.

Elaborating module <spiMode0>.

Elaborating module <ClkDiv_66_67kHz>.

Elaborating module <ssdCtrl>.

Elaborating module <Binary_To_BCD>.

Elaborating module <ClkDiv_5Hz>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PmodJSTK_Demo>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\PmodJSTK_Demo.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <PmodJSTK_Demo> synthesized.

Synthesizing Unit <PmodJSTK>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\PmodJSTK.v".
    Summary:
	no macro.
Unit <PmodJSTK> synthesized.

Synthesizing Unit <spiCtrl>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\spiCtrl.v".
        Idle = 3'b000
        Init = 3'b001
        Wait = 3'b010
        Check = 3'b011
        Done = 3'b100
        byteEndVal = 3'b101
    Found 1-bit register for signal <getByte>.
    Found 8-bit register for signal <sndData>.
    Found 40-bit register for signal <tmpSR>.
    Found 40-bit register for signal <DOUT>.
    Found 3-bit register for signal <byteCnt>.
    Found 3-bit register for signal <pState>.
    Found 1-bit register for signal <SS>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <byteCnt[2]_GND_3_o_add_5_OUT> created at line 130.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spiCtrl> synthesized.

Synthesizing Unit <spiMode0>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\SPImode0.v".
        Idle = 2'b00
        Init = 2'b01
        RxTx = 2'b10
        Done = 2'b11
    Found 8-bit register for signal <rSR>.
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <BUSY>.
    Found 5-bit register for signal <bitCount>.
    Found 2-bit register for signal <pState>.
    Found 8-bit register for signal <wSR>.
    Found finite state machine <FSM_1> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <bitCount[4]_GND_4_o_add_20_OUT> created at line 219.
    Found 5-bit comparator greater for signal <GND_4_o_INV_6_o> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spiMode0> synthesized.

Synthesizing Unit <ClkDiv_66_67kHz>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\ClkDiv_66_67kHz.v".
        cntEndVal = 10'b1011101110
    Found 10-bit register for signal <clkCount>.
    Found 1-bit register for signal <CLKOUT>.
    Found 10-bit adder for signal <clkCount[9]_GND_5_o_add_3_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_66_67kHz> synthesized.

Synthesizing Unit <ssdCtrl>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\ssdCtrl.v".
        cntEndVal = 16'b1100001101010000
    Found 4-bit register for signal <AN>.
    Found 2-bit register for signal <CNT>.
    Found 1-bit register for signal <DCLK>.
    Found 16-bit register for signal <clkCount>.
    Found 7-bit register for signal <SEG>.
    Found 2-bit adder for signal <CNT[1]_GND_6_o_add_14_OUT> created at line 164.
    Found 16-bit adder for signal <clkCount[15]_GND_6_o_add_18_OUT> created at line 180.
    Found 4x4-bit Read Only RAM for signal <CNT[1]_GND_6_o_wide_mux_10_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_bcdData[15]_wide_mux_1_OUT[3]> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_bcdData[15]_wide_mux_1_OUT[2]> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_bcdData[15]_wide_mux_1_OUT[1]> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_bcdData[15]_wide_mux_1_OUT[0]> created at line 93.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <ssdCtrl> synthesized.

Synthesizing Unit <Binary_To_BCD>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\Binary_To_BCD.v".
        Idle = 3'b000
        Init = 3'b001
        Shift = 3'b011
        Check = 3'b010
        Done = 3'b110
    Found 1-bit register for signal <tmpSR<27>>.
    Found 1-bit register for signal <tmpSR<26>>.
    Found 1-bit register for signal <tmpSR<25>>.
    Found 1-bit register for signal <tmpSR<24>>.
    Found 1-bit register for signal <tmpSR<23>>.
    Found 1-bit register for signal <tmpSR<22>>.
    Found 1-bit register for signal <tmpSR<21>>.
    Found 1-bit register for signal <tmpSR<20>>.
    Found 1-bit register for signal <tmpSR<19>>.
    Found 1-bit register for signal <tmpSR<18>>.
    Found 1-bit register for signal <tmpSR<17>>.
    Found 1-bit register for signal <tmpSR<16>>.
    Found 1-bit register for signal <tmpSR<15>>.
    Found 1-bit register for signal <tmpSR<14>>.
    Found 1-bit register for signal <tmpSR<13>>.
    Found 1-bit register for signal <tmpSR<12>>.
    Found 1-bit register for signal <tmpSR<11>>.
    Found 1-bit register for signal <tmpSR<10>>.
    Found 1-bit register for signal <tmpSR<9>>.
    Found 1-bit register for signal <tmpSR<8>>.
    Found 1-bit register for signal <tmpSR<7>>.
    Found 1-bit register for signal <tmpSR<6>>.
    Found 1-bit register for signal <tmpSR<5>>.
    Found 1-bit register for signal <tmpSR<4>>.
    Found 1-bit register for signal <tmpSR<3>>.
    Found 1-bit register for signal <tmpSR<2>>.
    Found 1-bit register for signal <tmpSR<1>>.
    Found 1-bit register for signal <tmpSR<0>>.
    Found 3-bit register for signal <STATE>.
    Found 5-bit register for signal <shiftCount>.
    Found 16-bit register for signal <BCDOUT>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <shiftCount[4]_GND_7_o_add_4_OUT> created at line 112.
    Found 4-bit adder for signal <tmpSR[27]_GND_7_o_add_7_OUT> created at line 127.
    Found 4-bit adder for signal <tmpSR[23]_GND_7_o_add_9_OUT> created at line 132.
    Found 4-bit adder for signal <tmpSR[19]_GND_7_o_add_11_OUT> created at line 137.
    Found 4-bit adder for signal <tmpSR[15]_GND_7_o_add_13_OUT> created at line 142.
    Found 4-bit comparator greater for signal <n0006> created at line 126
    Found 4-bit comparator greater for signal <n0013> created at line 131
    Found 4-bit comparator greater for signal <n0020> created at line 136
    Found 4-bit comparator greater for signal <n0027> created at line 141
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  83 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Binary_To_BCD> synthesized.

Synthesizing Unit <ClkDiv_5Hz>.
    Related source file is "C:\Users\152\Documents\PmodJSTK_Demo\ClkDiv_5Hz.v".
        cntEndVal = 24'b100110001001011010000000
    Found 24-bit register for signal <clkCount>.
    Found 1-bit register for signal <CLKOUT>.
    Found 24-bit adder for signal <clkCount[23]_GND_8_o_add_3_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_5Hz> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 2
# Registers                                            : 50
 1-bit register                                        : 35
 10-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 40-bit register                                       : 2
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 5
 4-bit comparator greater                              : 4
 5-bit comparator greater                              : 1
# Multiplexers                                         : 103
 1-bit 2-to-1 multiplexer                              : 87
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <SPI_Ctrl>.

Synthesizing (advanced) Unit <Binary_To_BCD>.
The following registers are absorbed into counter <shiftCount>: 1 register on signal <shiftCount>.
Unit <Binary_To_BCD> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_5Hz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_5Hz> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_66_67kHz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_66_67kHz> synthesized (advanced).

Synthesizing (advanced) Unit <spiCtrl>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <spiCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <spiMode0>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <spiMode0> synthesized (advanced).

Synthesizing (advanced) Unit <ssdCtrl>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
INFO:Xst:3231 - The small RAM <Mram_CNT[1]_GND_6_o_wide_mux_10_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CNT>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ssdCtrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 7
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 2
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 5
 4-bit comparator greater                              : 4
 5-bit comparator greater                              : 1
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 87
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PmodJSTK_Int/SPI_Ctrl/FSM_0> on signal <pState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PmodJSTK_Int/SPI_Int/FSM_1> on signal <pState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DispCtrl/BtoBCD/FSM_2> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 110   | 010
 010   | 110
-------------------
WARNING:Xst:1293 - FF/Latch <sndData_2> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_3> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_4> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_5> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_6> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PmodJSTK_Demo> ...

Optimizing unit <spiCtrl> ...

Optimizing unit <spiMode0> ...

Optimizing unit <ssdCtrl> ...

Optimizing unit <Binary_To_BCD> ...
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_31> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_30> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_29> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_28> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_27> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_26> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_15> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_14> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_13> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_12> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_11> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_10> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_7> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_6> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_5> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_4> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_3> of sequential type is unconnected in block <PmodJSTK_Demo>.
INFO:Xst:3203 - The FF/Latch <PmodJSTK_Int/SPI_Ctrl/sndData_7> in Unit <PmodJSTK_Demo> is the opposite to the following FF/Latch, which will be removed : <PmodJSTK_Int/SPI_Ctrl/SS> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PmodJSTK_Demo, actual ratio is 3.
FlipFlop DispCtrl/BtoBCD/STATE_FSM_FFd1 has been replicated 1 time(s)
FlipFlop DispCtrl/BtoBCD/STATE_FSM_FFd2 has been replicated 1 time(s)
FlipFlop DispCtrl/BtoBCD/STATE_FSM_FFd3 has been replicated 1 time(s)
FlipFlop PmodJSTK_Int/SPI_Ctrl/pState_FSM_FFd1 has been replicated 1 time(s)
FlipFlop PmodJSTK_Int/SPI_Ctrl/pState_FSM_FFd3 has been replicated 1 time(s)
FlipFlop PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 222
 Flip-Flops                                            : 222

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PmodJSTK_Demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 407
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 38
#      LUT2                        : 56
#      LUT3                        : 27
#      LUT4                        : 72
#      LUT5                        : 42
#      LUT6                        : 66
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 222
#      FD                          : 57
#      FD_1                        : 2
#      FDE                         : 5
#      FDR                         : 28
#      FDR_1                       : 9
#      FDRE                        : 47
#      FDRE_1                      : 74
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 5
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             222  out of  18224     1%  
 Number of Slice LUTs:                  308  out of   9112     3%  
    Number used as Logic:               308  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    315
   Number with an unused Flip Flop:      93  out of    315    29%  
   Number with an unused LUT:             7  out of    315     2%  
   Number of fully used LUT-FF pairs:   215  out of    315    68%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 108   |
PmodJSTK_Int/SerialClock/CLKOUT    | BUFG                   | 101   |
DispCtrl/DCLK                      | NONE(DispCtrl/CNT_1)   | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.853ns (Maximum Frequency: 259.545MHz)
   Minimum input arrival time before clock: 5.958ns
   Maximum output required time after clock: 4.761ns
   Maximum combinational path delay: 6.737ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.853ns (frequency: 259.545MHz)
  Total number of paths / destination ports: 2506 / 157
-------------------------------------------------------------------------
Delay:               3.853ns (Levels of Logic = 3)
  Source:            DispCtrl/clkCount_6 (FF)
  Destination:       DispCtrl/clkCount_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DispCtrl/clkCount_6 to DispCtrl/clkCount_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  DispCtrl/clkCount_6 (DispCtrl/clkCount_6)
     LUT6:I0->O            1   0.203   0.684  DispCtrl/clkCount[15]_PWR_6_o_equal_18_o<15>1 (DispCtrl/clkCount[15]_PWR_6_o_equal_18_o<15>)
     LUT6:I4->O           17   0.203   1.028  DispCtrl/clkCount[15]_PWR_6_o_equal_18_o<15>3 (DispCtrl/clkCount[15]_PWR_6_o_equal_18_o)
     LUT2:I1->O            1   0.205   0.000  DispCtrl/clkCount_15_rstpot (DispCtrl/clkCount_15_rstpot)
     FD:D                      0.102          DispCtrl/clkCount_15
    ----------------------------------------
    Total                      3.853ns (1.160ns logic, 2.693ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Clock period: 3.812ns (frequency: 262.343MHz)
  Total number of paths / destination ports: 512 / 178
-------------------------------------------------------------------------
Delay:               1.906ns (Levels of Logic = 1)
  Source:            PmodJSTK_Int/SPI_Int/pState_FSM_FFd2 (FF)
  Destination:       PmodJSTK_Int/SPI_Int/rSR_7 (FF)
  Source Clock:      PmodJSTK_Int/SerialClock/CLKOUT falling
  Destination Clock: PmodJSTK_Int/SerialClock/CLKOUT rising

  Data Path: PmodJSTK_Int/SPI_Int/pState_FSM_FFd2 to PmodJSTK_Int/SPI_Int/rSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            18   0.447   1.154  PmodJSTK_Int/SPI_Int/pState_FSM_FFd2 (PmodJSTK_Int/SPI_Int/pState_FSM_FFd2)
     LUT5:I3->O            1   0.203   0.000  PmodJSTK_Int/SPI_Int/rSR_7_rstpot (PmodJSTK_Int/SPI_Int/rSR_7_rstpot)
     FDR:D                     0.102          PmodJSTK_Int/SPI_Int/rSR_7
    ----------------------------------------
    Total                      1.906ns (0.752ns logic, 1.154ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DispCtrl/DCLK'
  Clock period: 2.909ns (frequency: 343.713MHz)
  Total number of paths / destination ports: 67 / 13
-------------------------------------------------------------------------
Delay:               2.909ns (Levels of Logic = 2)
  Source:            DispCtrl/CNT_1 (FF)
  Destination:       DispCtrl/SEG_6 (FF)
  Source Clock:      DispCtrl/DCLK rising
  Destination Clock: DispCtrl/DCLK rising

  Data Path: DispCtrl/CNT_1 to DispCtrl/SEG_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.934  DispCtrl/CNT_1 (DispCtrl/CNT_1)
     LUT6:I4->O            7   0.203   1.021  DispCtrl/Mmux_muxData<3>1 (DispCtrl/muxData<3>)
     LUT5:I1->O            1   0.203   0.000  DispCtrl/Mmux_muxData[3]_PWR_6_o_mux_6_OUT31 (DispCtrl/muxData[3]_PWR_6_o_mux_6_OUT<2>)
     FD:D                      0.102          DispCtrl/SEG_2
    ----------------------------------------
    Total                      2.909ns (0.955ns logic, 1.954ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 101 / 101
-------------------------------------------------------------------------
Offset:              4.766ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       DispCtrl/BtoBCD/shiftCount_4 (FF)
  Destination Clock: CLK rising

  Data Path: RST to DispCtrl/BtoBCD/shiftCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           217   1.222   2.305  RST_IBUF (RST_IBUF)
     LUT4:I0->O            5   0.203   0.714  DispCtrl/BtoBCD/_n0213_inv1 (DispCtrl/BtoBCD/_n0213_inv)
     FDE:CE                    0.322          DispCtrl/BtoBCD/shiftCount_0
    ----------------------------------------
    Total                      4.766ns (1.747ns logic, 3.019ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              3.929ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       PmodJSTK_Int/SPI_Int/pState_FSM_FFd2 (FF)
  Destination Clock: PmodJSTK_Int/SerialClock/CLKOUT falling

  Data Path: RST to PmodJSTK_Int/SPI_Int/pState_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           217   1.222   2.402  RST_IBUF (RST_IBUF)
     LUT6:I1->O            1   0.203   0.000  PmodJSTK_Int/SPI_Int/pState_FSM_FFd2_rstpot (PmodJSTK_Int/SPI_Int/pState_FSM_FFd2_rstpot)
     FD_1:D                    0.102          PmodJSTK_Int/SPI_Int/pState_FSM_FFd2
    ----------------------------------------
    Total                      3.929ns (1.527ns logic, 2.402ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DispCtrl/DCLK'
  Total number of paths / destination ports: 123 / 11
-------------------------------------------------------------------------
Offset:              5.958ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       DispCtrl/SEG_6 (FF)
  Destination Clock: DispCtrl/DCLK rising

  Data Path: RST to DispCtrl/SEG_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           217   1.222   2.058  RST_IBUF (RST_IBUF)
     LUT2:I1->O            1   0.205   0.944  DispCtrl/Mmux_muxData<3>1_SW0_SW1 (N52)
     LUT6:I0->O            7   0.203   1.021  DispCtrl/Mmux_muxData<3>1 (DispCtrl/muxData<3>)
     LUT5:I1->O            1   0.203   0.000  DispCtrl/Mmux_muxData[3]_PWR_6_o_mux_6_OUT31 (DispCtrl/muxData[3]_PWR_6_o_mux_6_OUT<2>)
     FD:D                      0.102          DispCtrl/SEG_2
    ----------------------------------------
    Total                      5.958ns (1.935ns logic, 4.023ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 2)
  Source:            PmodJSTK_Int/SPI_Int/CE (FF)
  Destination:       SCLK (PAD)
  Source Clock:      PmodJSTK_Int/SerialClock/CLKOUT falling

  Data Path: PmodJSTK_Int/SPI_Int/CE to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.447   0.961  PmodJSTK_Int/SPI_Int/CE (PmodJSTK_Int/SPI_Int/CE)
     LUT2:I0->O            1   0.203   0.579  PmodJSTK_Int/SPI_Int/Mmux_SCLK11 (SCLK_OBUF)
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DispCtrl/DCLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            DispCtrl/AN_3 (FF)
  Destination:       AN<3> (PAD)
  Source Clock:      DispCtrl/DCLK rising

  Data Path: DispCtrl/AN_3 to AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  DispCtrl/AN_3 (DispCtrl/AN_3)
     OBUF:I->O                 2.571          AN_3_OBUF (AN<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            PmodJSTK_Int/SerialClock/CLKOUT (FF)
  Destination:       SCLK (PAD)
  Source Clock:      CLK rising

  Data Path: PmodJSTK_Int/SerialClock/CLKOUT to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  PmodJSTK_Int/SerialClock/CLKOUT (PmodJSTK_Int/SerialClock/CLKOUT)
     LUT2:I1->O            1   0.205   0.579  PmodJSTK_Int/SPI_Int/Mmux_SCLK11 (SCLK_OBUF)
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      4.419ns (3.223ns logic, 1.196ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               6.737ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       LED<2> (PAD)

  Data Path: RST to LED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           217   1.222   2.162  RST_IBUF (RST_IBUF)
     LUT2:I0->O            1   0.203   0.579  Mmux_LED31 (LED_2_OBUF)
     OBUF:I->O                 2.571          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                      6.737ns (3.996ns logic, 2.741ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLK                            |    3.853|         |         |         |
PmodJSTK_Int/SerialClock/CLKOUT|         |    2.258|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DispCtrl/DCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.806|         |         |         |
DispCtrl/DCLK  |    2.909|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PmodJSTK_Int/SerialClock/CLKOUT
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLK                            |         |         |    1.767|         |
PmodJSTK_Int/SerialClock/CLKOUT|    1.747|    1.906|    3.304|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.19 secs
 
--> 

Total memory usage is 260048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    3 (   0 filtered)

