/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful),
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.),
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#include <linux/types.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/err.h>
#include <linux/clk.h>
#include <linux/console.h>
#include <linux/io.h>
#include <linux/bitops.h>
#include <linux/spinlock.h>
#include <linux/mipi_dsi.h>
#include <linux/mxcfb.h>
#include <linux/backlight.h>
#include <video/mipi_display.h>

#include "mipi_dsi.h"

#define DELAY	0xfffffffe
#define END	0xffffffff

//#define H499		//settings for H499

#define A(cmd) 1, cmd
#define B(cmd, param) 2, (param << 8) | cmd

#ifdef H499
#define B2(cmd, param_h499, param_osd) 2, (param_h499 << 8) | cmd
#define DELAY2(ms_h499, ms_osd) DELAY, ms_h499
#else
/* original settings for OSD050T2844-70 */
#define B2(cmd, param_h499, param_osd) 2, (param_osd << 8) | cmd
#define DELAY2(ms_h499, ms_osd) DELAY, ms_osd
#endif

#define VBP	8
#define VFP	8
#define VSYNC	8

#define HBP	16
#define HFP	16
#define HSYNC	16

/*  manufacturer command set page 0  registers */
#define P0_RGBCTR	0x01
#define P0_DPRSLCTR	0x0e
#define P0_STBCTR1	0x0f
#define P0_STBCTR2	0x10
#define P0_STBCTR3	0x11
#define P0_TMPSCTR1	0x12
#define P0_TMPSCTR2	0x13
#define P0_TMPSCTR3	0x14
#define P0_SDVPCTR	0x15
#define P0_SGOPCTR	0x16
#define P0_SDEQCTR1	0x17
#define P0_SDEQCTR2	0x18
#define P0_SDEQCTR3	0x19
#define P0_SDCTR	0x1a
#define P0_INVCTR	0x1b
#define P0_HSIFOPCTR1	0x1e
#define P0_HSIFOPCTR2	0x1f
#define P0_HSIFOPCTR3	0x20
#define P0_EXT_PWR_IC	0x25
#define P0_SETAVDD	0x27
#define P0_SETAVEE	0x29
#define P0_BT2CTR1	0x2b
#define P0_BT3CTR1	0x2f
#define P0_BT3CTR2	0x31
#define P0_TMPSVGHCTR1	0x32
#define P0_TMPSVGHCTR2	0x33
#define P0_BT4CTR1	0x34
#define P0_BT4CTR2	0x36
#define P0_TMPSVGLCTR1	0x37
#define P0_TMPSVGLCTR2	0x38
#define P0_BT2CTR2	0x39
#define P0_REGCTR	0x3d
#define P0_VCMCTR1	0x45
#define P0_VCMCTR2	0x46
#define P0_VCMCTR3	0x47
#define P0_VCMCTRIDM1	0x48
#define P0_VCMCTRIDM2	0x49
#define P0_SETVGN1	0x52
#define P0_SETVGN2	0x53
#define P0_SETVGP1	0x54
#define P0_SETVGP2	0x55

static const u32 init_commands[] = {
	B(0xFE, 0x01),	/* CMD Mode Switch, manufacturer command set page 0 */

	B(P0_RGBCTR, VBP),	/* Vertical back porch*/
	B(P0_DPRSLCTR, 0x21),	/* 720 horizontal */
	B(P0_STBCTR1, 0xC8),	/* 1280 vertical */

	B2(0x24, 0xC0, 0x00),	/* ??? */

	B(P0_EXT_PWR_IC, 0x53),	/*  */
	B(0x26, 0x00),		/* ??? */
	B(P0_SETAVDD, 0x0A),	/*  */
	B(P0_SETAVEE, 0x0A),	/*  */
	B(P0_BT2CTR1, 0xE5),	/*  */
	B(P0_SGOPCTR, 0x52),	/* AVSS, */
	B(P0_BT3CTR1, 0x54),	/* */
	B(0x34, 0x59),

	B2(P0_INVCTR, 0x00, 0x50),	/* 0x50- zigzag inversion*/
	B2(P0_TMPSCTR1, 0x08, 0x02),	/* zigzag type */

	B(P0_SDCTR, 0x06),

	B2(P0_VCMCTR2, 0x4F, 0x5F),

	B(P0_SETVGN1, 0x70),
	B(P0_SETVGN2, 0x00),
	B(P0_SETVGP1, 0x70),
	B(P0_SETVGP2, 0x00),

	B(0x5F, 0x11),		/* SELECT 2 LANES !!!! */
#ifndef H499
//	B(0x5F, 0x13),
	B(0x24, 0xC0),
	B(P0_INVCTR, 0x50),	/* INVCTR, 0x50- zigzag inversion*/
	B(P0_TMPSCTR1, 0x02),	/* STBCTR, zigzag type */
#endif
	DELAY2(200, 20),

	B(0xFE, 0x03),	/* CMD Mode Switch, manufacturer command set page 2 */
	B(0x00, 0x05),
	B(0x01, 0x16),
	B(0x02, 0x0B),
	B(0x03, 0x0F),
	B(0x04, 0x7D),
	B(0x05, 0x00),
	B(0x06, 0x50),
	B(0x07, 0x05),
	B(0x08, 0x16),
	B(0x09, 0x0D),
	B(0x0A, 0x11),
	B(0x0B, 0x7D),
	B(0x0C, 0x00),
	B(0x0D, 0x50),
	B(0x0E, 0x07),
	B(0x0F, 0x08),
	B(0x10, 0x01),
	B(0x11, 0x02),
	B(0x12, 0x00),
	B(0x13, 0x7D),
	B(0x14, 0x00),
	B(0x15, 0x85),
	B(0x16, 0x08),
	B(0x17, 0x03),
	B(0x18, 0x04),
	B(0x19, 0x05),
	B(0x1A, 0x06),
	B(0x1B, 0x00),
	B(0x1C, 0x7D),
	B(0x1D, 0x00),
	B(0x1E, 0x85),
	B(0x1F, 0x08),
	B(0x20, 0x00),
	B(0x21, 0x00),
	B(0x22, 0x00),
	B(0x23, 0x00),
	B(0x24, 0x00),
	B(0x25, 0x00),
	B(0x26, 0x00),
	B(0x27, 0x00),
	B(0x28, 0x00),
	B(0x29, 0x00),
	B(0x2A, 0x07),
	B(0x2B, 0x08),
	B(0x2D, 0x01),
	B(0x2F, 0x02),
	B(0x30, 0x00),
	B(0x31, 0x40),
	B(0x32, 0x05),
	B(0x33, 0x08),
	B(0x34, 0x54),
	B(0x35, 0x7D),
	B(0x36, 0x00),
	B(0x37, 0x03),
	B(0x38, 0x04),
	B(0x39, 0x05),
	B(0x3A, 0x06),
	B(0x3B, 0x00),
	B(0x3D, 0x40),
	B(0x3F, 0x05),
	B(0x40, 0x08),
	B(0x41, 0x54),
	B(0x42, 0x7D),
	B(0x43, 0x00),
	B(0x44, 0x00),
	B(0x45, 0x00),
	B(0x46, 0x00),
	B(0x47, 0x00),
	B(0x48, 0x00),
	B(0x49, 0x00),
	B(0x4A, 0x00),
	B(0x4B, 0x00),
	B(0x4C, 0x00),
	B(0x4D, 0x00),
	B(0x4E, 0x00),
	B(0x4F, 0x00),
	B(0x50, 0x00),
	B(0x51, 0x00),
	B(0x52, 0x00),
	B(0x53, 0x00),
	B(0x54, 0x00),
	B(0x55, 0x00),
	B(0x56, 0x00),
	B(0x58, 0x00),
	B(0x59, 0x00),
	B(0x5A, 0x00),
	B(0x5B, 0x00),
	B(0x5C, 0x00),
	B(0x5D, 0x00),
	B(0x5E, 0x00),
	B(0x5F, 0x00),
	B(0x60, 0x00),
	B(0x61, 0x00),
	B(0x62, 0x00),
	B(0x63, 0x00),
	B(0x64, 0x00),
	B(0x65, 0x00),
	B(0x66, 0x00),
	B(0x67, 0x00),
	B(0x68, 0x00),
	B(0x69, 0x00),
	B(0x6A, 0x00),
	B(0x6B, 0x00),
	B(0x6C, 0x00),
	B(0x6D, 0x00),
	B(0x6E, 0x00),
	B(0x6F, 0x00),
	B(0x70, 0x00),
	B(0x71, 0x00),
	B(0x72, 0x20),
	B(0x73, 0x00),
	B(0x74, 0x08),
	B(0x75, 0x08),
	B(0x76, 0x08),
	B(0x77, 0x08),
	B(0x78, 0x08),
	B(0x79, 0x08),
	B(0x7A, 0x00),
	B(0x7B, 0x00),
	B(0x7C, 0x00),
	B(0x7D, 0x00),
	B(0x7E, 0xBF),
	B(0x7F, 0x3F),
	B(0x80, 0x3F),
	B(0x81, 0x3F),
	B(0x82, 0x3F),
	B(0x83, 0x3F),
	B(0x84, 0x3F),
	B(0x85, 0x02),
	B(0x86, 0x06),
	B(0x87, 0x3F),
	B(0x88, 0x14),
	B(0x89, 0x10),
	B(0x8A, 0x16),
	B(0x8B, 0x12),
	B(0x8C, 0x08),
	B(0x8D, 0x0C),
	B(0x8E, 0x0A),
	B(0x8F, 0x0E),
	B(0x90, 0x00),
	B(0x91, 0x04),
	B(0x92, 0x3F),
	B(0x93, 0x3F),
	B(0x94, 0x3F),
	B(0x95, 0x3F),
	B(0x96, 0x05),
	B(0x97, 0x01),
	B(0x98, 0x0F),
	B(0x99, 0x0B),
	B(0x9A, 0x0D),
	B(0x9B, 0x09),
	B(0x9C, 0x13),
	B(0x9D, 0x17),
	B(0x9E, 0x11),
	B(0x9F, 0x15),
	B(0xA0, 0x3F),
	B(0xA2, 0x07),
	B(0xA3, 0x03),
	B(0xA4, 0x3F),
	B(0xA5, 0x3F),
	B(0xA6, 0x3F),
	B(0xA7, 0x3F),
	B(0xA9, 0x3F),
	B(0xAA, 0x3F),
	B(0xAB, 0x3F),
	B(0xAC, 0x3F),
	B(0xAD, 0x3F),
	B(0xAE, 0x3F),
	B(0xAF, 0x3F),
	B(0xB0, 0x3F),
	B(0xB1, 0x3F),
	B(0xB2, 0x3F),
	B(0xB3, 0x05),
	B(0xB4, 0x01),
	B(0xB5, 0x3F),
	B(0xB6, 0x17),
	B(0xB7, 0x13),
	B(0xB8, 0x15),
	B(0xB9, 0x11),
	B(0xBA, 0x0F),
	B(0xBB, 0x0B),
	B(0xBC, 0x0D),
	B(0xBD, 0x09),
	B(0xBE, 0x07),
	B(0xBF, 0x03),
	B(0xC0, 0x3F),
	B(0xC1, 0x3F),
	B(0xC2, 0x3F),
	B(0xC3, 0x3F),
	B(0xC4, 0x02),
	B(0xC5, 0x06),
	B(0xC6, 0x08),
	B(0xC7, 0x0C),
	B(0xC8, 0x0A),
	B(0xC9, 0x0E),
	B(0xCA, 0x10),
	B(0xCB, 0x14),
	B(0xCC, 0x12),
	B(0xCD, 0x16),
	B(0xCE, 0x3F),
	B(0xCF, 0x00),
	B(0xD0, 0x04),
	B(0xD1, 0x3F),
	B(0xD2, 0x3F),
	B(0xD3, 0x3F),
	B(0xD4, 0x3F),
	B(0xD5, 0x3F),
	B(0xD6, 0x3F),
	B(0xD7, 0x3F),
	B(0xDC, 0x02),
	B(0xDE, 0x12),
	DELAY2(200, 20),

	B(0xFE, 0x0E),	/* CMD Mode Switch  ?? */
	B(0x01, 0x75),
	DELAY2(200, 20),

	B(0xFE, 0x04),	/* CMD Mode Switch, manufacturer command set page 3 */

	B2(0x60, 0x09, 0x00),
	B2(0x61, 0x12, 0x08),
	B2(0x62, 0x18, 0x0E),

	B(0x63, 0x0D),

	B2(0x64, 0x06, 0x05),
	B2(0x65, 0x13, 0x10),
	B2(0x66, 0x0F, 0x0E),
	B2(0x67, 0x0B, 0x0A),

	B(0x68, 0x16),
	B(0x69, 0x0C),

	B2(0x6A, 0x0E, 0x10),
	B2(0x6B, 0x06, 0x07),
	B2(0x6C, 0x0D, 0x0E),

	B(0x6D, 0x13),

	B2(0x6E, 0x0E, 0x0C),

	B(0x6F, 0x00),

	B2(0x70, 0x09, 0x00),
	B2(0x71, 0x12, 0x08),
	B2(0x72, 0x18, 0x0E),

	B(0x73, 0x0D),

	B2(0x74, 0x06, 0x05),
	B2(0x75, 0x13, 0x10),
	B2(0x76, 0x0F, 0x0E),
	B2(0x77, 0x0B, 0x0A),

	B(0x78, 0x16),
	B(0x79, 0x0C),

	B2(0x7A, 0x0E, 0x10),
	B2(0x7B, 0x06, 0x07),
	B2(0x7C, 0x0D, 0x0E),

	B(0x7D, 0x13),

	B2(0x7E, 0x0E, 0x0C),

	B(0x7F, 0x00),

	DELAY2(200, 20),

	B(0xFE, 0x00),		/* CMD Mode Switch, user command set */
	B(0x3A, 0x77),		/* Interface pixel format, 24 BPP */
//	B(0x3A, 0x66),		/* Interface pixel format, 18 BPP */
//	B(0x3A, 0x55),		/* Interface pixel format, 16 BPP */
//	B(0x36, 0xC3),		/* Upside down dispay */
	A(0x11),		/* exit sleep mode */
	DELAY, 200,
	A(0x29),		/* Set display on */

	DELAY2(200, 20),
	END
};

static struct fb_videomode lcd_modedb[] = {
	{
//	"OSD050T2844", 56, 720, 1280, 18823,	//for max_phy_clk=850
	"OSD050T2844", 52, 720, 1280, 20000,	//for max_phy_clk=800
//	"OSD050T2844", 49, 720, 1280, 21333,	//for max_phy_clk=750
//	"OSD050T2844", 45, 720, 1280, 22857,	//for max_phy_clk=700
//	"OSD050T2844", 42, 720, 1280, 24615,	//for max_phy_clk=650
//	"OSD050T2844", 39, 720, 1280, 26666,	//for max_phy_clk=600
//	"OSD050T2844", 36, 720, 1280, 29090,	//for max_phy_clk=550
//	"OSD050T2844", 33, 720, 1280, 32000,	//for max_phy_clk=500
//	"OSD050T2844", 26, 720, 1280, 40000,	//for max_phy_clk=400
	.left_margin = HBP, .right_margin = HFP,
	.upper_margin = VBP, .lower_margin = VFP,
	.hsync_len = HSYNC, .vsync_len = VSYNC,
//	.sync = FB_SYNC_OE_LOW_ACT | FB_SYNC_VERT_HIGH_ACT | FB_SYNC_HOR_HIGH_ACT,
	.sync = FB_SYNC_OE_LOW_ACT,
//	.sync = 0,
	.vmode = FB_VMODE_NONINTERLACED,
	.flag = 0,},
};

static struct mipi_lcd_config lcd_config = {
	.virtual_ch	= 0x0,
	.data_lane_num  = 2,
	.max_phy_clk    = 800,
	.dpi_fmt	= MIPI_RGB888,
//	.dpi_fmt	= MIPI_RGB666_LOOSELY,
//	.dpi_fmt	= MIPI_RGB666_PACKED,
//	.dpi_fmt	= MIPI_RGB565_PACKED,
};

void mipid_rm68200_get_lcd_videomode(struct fb_videomode **mode, int *size,
		struct mipi_lcd_config **data)
{
	*mode = &lcd_modedb[0];
	*size = ARRAY_SIZE(lcd_modedb);
	*data = &lcd_config;
}

int mipid_rm68200_lcd_setup(struct mipi_dsi_info *mipi_dsi)
{
	const u32 *p = init_commands;
	int ret;
	u32 n;

	dev_info(&mipi_dsi->pdev->dev, "MIPI DSI LCD RM68200 setup.\n");

	while (*p != END) {
		n = *p++;
		pr_debug("%s:%x %x\n", __func__, n, p[0]);
		if (n == DELAY) {
			n = *p++;
			if (n > 2000)
				n = 2000;
			msleep(n);
			continue;
		}
#if 1
		if (n > 2) {
			ret = mipi_dsi->mipi_dsi_pkt_write(mipi_dsi,
				MIPI_DSI_GENERIC_LONG_WRITE, p, n);
		} else if (n == 2) {
			ret = mipi_dsi->mipi_dsi_pkt_write(mipi_dsi,
				MIPI_DSI_GENERIC_SHORT_WRITE_2_PARAM, p, 0);
		} else if (n == 1) {
			ret = mipi_dsi->mipi_dsi_pkt_write(mipi_dsi,
				MIPI_DSI_GENERIC_SHORT_WRITE_1_PARAM, p, 0);
		}
#else
		if (n > 2) {
			ret = mipi_dsi->mipi_dsi_pkt_write(mipi_dsi,
				MIPI_DSI_DCS_LONG_WRITE, p, n);
		} else if (n == 2) {
			ret = mipi_dsi->mipi_dsi_pkt_write(mipi_dsi,
				MIPI_DSI_DCS_SHORT_WRITE_PARAM, p, 0);
		} else if (n == 1) {
			ret = mipi_dsi->mipi_dsi_pkt_write(mipi_dsi,
				MIPI_DSI_DCS_SHORT_WRITE, p, 0);
		}
#endif
		if (ret < 0) {
			dev_err(&mipi_dsi->pdev->dev,
				"%s ERR: ret:%d, line:%d.\n",
				__func__, ret, __LINE__);
			return ret;
		}
		n = (n + 3) >> 2;
		p += n;
	}

	return 0;
}

