Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Receiver_TB_behav xil_defaultlib.UART_Receiver_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/UART_Receiver.sv" Line 1. Module UART_Receiver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/FIFO_Buffer.sv" Line 1. Module FIFO_Buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/Baudrate_Generator.sv" Line 10. Module Baudrate_Generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/UART_RX.sv" Line 1. Module UART_RX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/UART_Receiver.sv" Line 1. Module UART_Receiver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/FIFO_Buffer.sv" Line 1. Module FIFO_Buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/Baudrate_Generator.sv" Line 10. Module Baudrate_Generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/UART_RX.sv" Line 1. Module UART_RX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_Buffer
Compiling module xil_defaultlib.Baudrate_Generator
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.UART_Receiver_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Receiver_TB_behav
