

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Fri Feb  3 10:33:46 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 20 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_val_last_V = alloca i32 1"   --->   Operation 21 'alloca' 'in_val_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 22 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln26_loc = alloca i64 1"   --->   Operation 23 'alloca' 'phi_ln26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %count7, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buf_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 256, void @empty_1, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln22 = store i64 0, i64 %idx" [example.cpp:22]   --->   Operation 27 'store' 'store_ln22' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln22 = br void" [example.cpp:22]   --->   Operation 28 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [example.cpp:21]   --->   Operation 29 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.31ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %count7" [/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp' <Predicate = true> <Delay = 1.31> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp_sgt  i32 %tmp, i32 0" [example.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %._crit_edge, void %.lr.ph" [example.cpp:24]   --->   Operation 32 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [example.cpp:24]   --->   Operation 33 'load' 'idx_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%shl_ln24 = shl i64 %idx_load, i64 3" [example.cpp:24]   --->   Operation 34 'shl' 'shl_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln24 = add i64 %shl_ln24, i64 %p_read_1" [example.cpp:24]   --->   Operation 35 'add' 'add_ln24' <Predicate = (icmp_ln24)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln24, i32 3, i32 63" [example.cpp:24]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i61 %trunc_ln" [example.cpp:24]   --->   Operation 37 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln24" [example.cpp:24]   --->   Operation 38 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 %tmp" [example.cpp:24]   --->   Operation 39 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %tmp" [example.cpp:24]   --->   Operation 40 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.23ns)   --->   "%call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i128 %buf_r, i1 %phi_ln26_loc" [example.cpp:24]   --->   Operation 42 'call' 'call_ln24' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i128 %buf_r, i1 %phi_ln26_loc" [example.cpp:24]   --->   Operation 43 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%phi_ln26_loc_load = load i1 %phi_ln26_loc"   --->   Operation 44 'load' 'phi_ln26_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [14/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 45 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln29 = store i1 %phi_ln26_loc_load, i1 %in_val_last_V" [example.cpp:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 47 [13/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 47 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 48 [12/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 48 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 49 [11/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 49 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 50 [10/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 50 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 51 [9/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 51 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 52 [8/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 52 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 53 [7/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 53 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 54 [6/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 54 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 55 [5/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 55 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 56 [4/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 56 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 57 [3/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 57 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 58 [2/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 58 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 59 [1/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 59 'writeresp' 'empty_26' <Predicate = (icmp_ln24)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln29 = br void %._crit_edge" [example.cpp:29]   --->   Operation 60 'br' 'br_ln29' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 61 [1/1] (0.00ns)   --->   "%idx_load_1 = load i64 %idx" [example.cpp:29]   --->   Operation 61 'load' 'idx_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "%in_val_last_V_load = load i1 %in_val_last_V" [example.cpp:30]   --->   Operation 62 'load' 'in_val_last_V_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %tmp" [example.cpp:29]   --->   Operation 63 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (1.14ns)   --->   "%add_ln29 = add i64 %sext_ln29, i64 %idx_load_1" [example.cpp:29]   --->   Operation 64 'add' 'add_ln29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %in_val_last_V_load, void %._crit_edge._crit_edge, void" [example.cpp:30]   --->   Operation 65 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln30 = store i64 %add_ln29, i64 %idx" [example.cpp:30]   --->   Operation 66 'store' 'store_ln30' <Predicate = (!in_val_last_V_load)> <Delay = 0.38>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln30 = br void" [example.cpp:30]   --->   Operation 67 'br' 'br_ln30' <Predicate = (!in_val_last_V_load)> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [example.cpp:31]   --->   Operation 68 'ret' 'ret_ln31' <Predicate = (in_val_last_V_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('idx') [5]  (0 ns)
	'store' operation ('store_ln22', example.cpp:22) of constant 0 on local variable 'idx' [12]  (0.387 ns)

 <State 2>: 2.18ns
The critical path consists of the following:
	fifo read operation ('tmp', /home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'count7' (/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [16]  (1.32 ns)
	'icmp' operation ('icmp_ln24', example.cpp:24) [17]  (0.859 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', example.cpp:24) [26]  (0 ns)
	bus request operation ('empty', example.cpp:24) on port 'gmem0' (example.cpp:24) [27]  (3.65 ns)

 <State 4>: 1.23ns
The critical path consists of the following:
	'call' operation ('call_ln24', example.cpp:24) to 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2' [29]  (1.23 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_26', example.cpp:26) on port 'gmem0' (example.cpp:26) [31]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
