
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112478                       # Number of seconds simulated
sim_ticks                                112478392452                       # Number of ticks simulated
final_tick                               642116109762                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110003                       # Simulator instruction rate (inst/s)
host_op_rate                                   139072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5611832                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887184                       # Number of bytes of host memory used
host_seconds                                 20043.08                       # Real time elapsed on the host
sim_insts                                  2204806528                       # Number of instructions simulated
sim_ops                                    2787428659                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12263168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6773760                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19039872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2929408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2929408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        52920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                148749                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22886                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22886                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    109026878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60222767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               169275819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14794                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26044184                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26044184                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26044184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    109026878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60222767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              195320003                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269732357                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21371522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17406760                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1907569                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8408215                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8099486                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231475                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86487                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193004131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120256669                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21371522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10330961                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25416986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19155272                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11804121                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241314605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.602851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215897619     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722980      1.13%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132903      0.88%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292778      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955833      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1093102      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746746      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940938      0.80%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12531706      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241314605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079232                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445837                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190732916                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21463843                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25274412                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111742                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731688                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3643524                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145209674                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51696                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731688                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190992768                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17898451                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2441864                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25130028                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1119794                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144988349                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2444                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        427609                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7817                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202860564                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675730962                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675730962                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34409858                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32770                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3604800                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13956861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       289963                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1748318                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144473078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137163265                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76447                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20018201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41317545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          610                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241314605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.276921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183452146     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24397625     10.11%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12299877      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7986107      3.31%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6583545      2.73%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583688      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3179631      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778729      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53257      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241314605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962206     75.28%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146220     11.44%     86.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169676     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113726724     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007041      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13610019      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803401      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137163265                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508516                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278102                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009318                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516995684                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164524777                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133356629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138441367                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       143609                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1805261                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731688                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17115121                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322175                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144505848                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13956861                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843032                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12520                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199701                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134578585                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479110                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584680                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281816                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209212                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802706                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.498934                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133358371                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133356629                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79198808                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213487831                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494404                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22050764                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1928764                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237582917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187856728     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23296163      9.81%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10799438      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813309      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3648687      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543770      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1539025      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1102727      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2983070      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237582917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2983070                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379116974                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292766011                       # The number of ROB writes
system.switch_cpus0.timesIdled                2852669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28417752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.697324                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.697324                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370738                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370738                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608401641                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183751481                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137862497                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269732357                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20965370                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17138969                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2041904                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8701866                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8237286                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2151114                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92434                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201953533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117713053                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20965370                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10388400                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24532899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5649955                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8906755                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12370213                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2044050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    238966834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.943105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       214433935     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1180797      0.49%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1798868      0.75%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2457402      1.03%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2519448      1.05%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2106651      0.88%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1201946      0.50%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1761375      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11506412      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    238966834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077727                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436407                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199625851                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11253902                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24465905                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47762                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3573405                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3461355                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144233007                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3573405                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200191711                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1964656                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7855275                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23958468                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1423310                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144143379                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2673                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        330216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       562143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2191                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200314365                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    670811154                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    670811154                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173315823                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26998536                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40097                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23176                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4117007                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13691968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7508870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132969                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631919                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143946147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40072                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136614072                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26669                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16246567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38458830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    238966834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.571686                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181187491     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23562730      9.86%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12188224      5.10%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9174950      3.84%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7129185      2.98%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2865446      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1821150      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       922090      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       115568      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    238966834                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24501     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         88931     36.77%     46.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       128395     53.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114453045     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2115133      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16919      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12575028      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7453947      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136614072                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506480                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             241827                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    512463474                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160233129                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134563399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136855899                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322478                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2255217                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       178439                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           69                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3573405                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1661938                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       132949                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143986219                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13691968                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7508870                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23152                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1190665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2350179                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134757913                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11857920                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1856159                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19310327                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19054194                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7452407                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.499599                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134563604                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134563399                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77454182                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207453469                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.498877                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373357                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101501880                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124749784                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19237617                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2075700                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235393429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529963                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    184391374     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25146709     10.68%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9558462      4.06%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4609492      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3818697      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2282800      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1932119      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       854035      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2799741      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235393429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101501880                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124749784                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18767182                       # Number of memory references committed
system.switch_cpus1.commit.loads             11436751                       # Number of loads committed
system.switch_cpus1.commit.membars              16920                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17892026                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112444965                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2545387                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2799741                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           376581089                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291548452                       # The number of ROB writes
system.switch_cpus1.timesIdled                3152851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               30765523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101501880                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124749784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101501880                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.657412                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.657412                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376306                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376306                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607368653                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186716561                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134244758                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33840                       # number of misc regfile writes
system.l20.replacements                        103703                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             273                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103767                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.002631                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.966566                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.007258                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    59.006042                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.020134                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.077603                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000113                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.921969                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000315                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          271                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    271                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7889                       # number of Writeback hits
system.l20.Writeback_hits::total                 7889                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          271                       # number of demand (read+write) hits
system.l20.demand_hits::total                     271                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          271                       # number of overall hits
system.l20.overall_hits::total                    271                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        95806                       # number of ReadReq misses
system.l20.ReadReq_misses::total                95816                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        95806                       # number of demand (read+write) misses
system.l20.demand_misses::total                 95816                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        95806                       # number of overall misses
system.l20.overall_misses::total                95816                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1703516                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20280586665                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20282290181                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1703516                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20280586665                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20282290181                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1703516                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20280586665                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20282290181                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96077                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96087                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7889                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7889                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96077                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96087                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96077                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96087                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997179                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997180                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997179                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997180                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997179                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997180                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211683.888953                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211679.575238                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211683.888953                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211679.575238                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211683.888953                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211679.575238                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7619                       # number of writebacks
system.l20.writebacks::total                     7619                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        95806                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           95816                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        95806                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            95816                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        95806                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           95816                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14537638502                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14538742906                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14537638502                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14538742906                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14537638502                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14538742906                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997179                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997180                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997179                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997180                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997179                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997180                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151740.376406                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151736.066064                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151740.376406                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151736.066064                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151740.376406                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151736.066064                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         68701                       # number of replacements
system.l21.tagsinuse                        63.999877                       # Cycle average of tags in use
system.l21.total_refs                             499                       # Total number of references to valid blocks.
system.l21.sampled_refs                         68765                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.007257                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.111321                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.010458                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    48.856415                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.021683                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.236114                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000163                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.763381                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000339                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          498                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    498                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15769                       # number of Writeback hits
system.l21.Writeback_hits::total                15769                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          498                       # number of demand (read+write) hits
system.l21.demand_hits::total                     498                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          498                       # number of overall hits
system.l21.overall_hits::total                    498                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        52919                       # number of ReadReq misses
system.l21.ReadReq_misses::total                52932                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        52920                       # number of demand (read+write) misses
system.l21.demand_misses::total                 52933                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        52920                       # number of overall misses
system.l21.overall_misses::total                52933                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2702292                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  10827164919                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    10829867211                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       196410                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       196410                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2702292                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  10827361329                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     10830063621                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2702292                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  10827361329                       # number of overall miss cycles
system.l21.overall_miss_latency::total    10830063621                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53417                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53430                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15769                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15769                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53418                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53431                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53418                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53431                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.990677                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.990679                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.990677                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.990680                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.990677                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.990680                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 207868.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204598.819309                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204599.622365                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       196410                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       196410                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 207868.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204598.664569                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204599.467648                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 207868.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204598.664569                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204599.467648                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               15267                       # number of writebacks
system.l21.writebacks::total                    15267                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        52919                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           52932                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        52920                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            52933                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        52920                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           52933                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1918755                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7642328116                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7644246871                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       135983                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       135983                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1918755                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7642464099                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7644382854                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1918755                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7642464099                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7644382854                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.990677                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.990679                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.990677                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.990680                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.990677                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.990680                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 147596.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144415.580718                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144416.361955                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       135983                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       135983                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 147596.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144415.421372                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144416.202634                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 147596.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144415.421372                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144416.202634                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.996591                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011811761                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849747.277879                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996591                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016020                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876597                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11804111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11804111                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11804111                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11804111                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11804111                       # number of overall hits
system.cpu0.icache.overall_hits::total       11804111                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1891516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1891516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11804121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11804121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11804121                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11804121                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11804121                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11804121                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96077                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965447                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96333                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1982.347140                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615862                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384138                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916468                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083532                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381162                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381162                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677212                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16500                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16500                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058374                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058374                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402697                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402797                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402797                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402797                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402797                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87829904038                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87829904038                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10215490                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10215490                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87840119528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87840119528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87840119528                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87840119528                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18461171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18461171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18461171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18461171                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037343                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021819                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218104.192577                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218104.192577                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102154.900000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102154.900000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218075.406540                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218075.406540                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218075.406540                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218075.406540                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7889                       # number of writebacks
system.cpu0.dcache.writebacks::total             7889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306620                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306720                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306720                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96077                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96077                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96077                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96077                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96077                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96077                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21098559999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21098559999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21098559999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21098559999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21098559999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21098559999                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005204                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005204                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005204                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005204                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219600.528732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219600.528732                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219600.528732                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219600.528732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219600.528732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219600.528732                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997267                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015682461                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2060207.831643                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997267                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12370194                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12370194                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12370194                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12370194                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12370194                       # number of overall hits
system.cpu1.icache.overall_hits::total       12370194                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3975414                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3975414                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3975414                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3975414                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3975414                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3975414                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12370213                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12370213                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12370213                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12370213                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12370213                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12370213                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 209232.315789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 209232.315789                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 209232.315789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 209232.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 209232.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 209232.315789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2810809                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2810809                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2810809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2810809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2810809                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2810809                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 216216.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 216216.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 216216.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 216216.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 216216.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 216216.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53418                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172582251                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53674                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3215.378973                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.250581                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.749419                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8696282                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8696282                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7292735                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7292735                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17870                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17870                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16920                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16920                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15989017                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15989017                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15989017                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15989017                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154007                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2833                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2833                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156840                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156840                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156840                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156840                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34857647955                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34857647955                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    530116775                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    530116775                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  35387764730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35387764730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  35387764730                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35387764730                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8850289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8850289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7295568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7295568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16145857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16145857                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16145857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16145857                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017401                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000388                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000388                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 226338.075250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 226338.075250                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 187122.052594                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 187122.052594                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 225629.716463                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 225629.716463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 225629.716463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 225629.716463                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       754543                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 125757.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15769                       # number of writebacks
system.cpu1.dcache.writebacks::total            15769                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100590                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2832                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2832                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103422                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103422                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103422                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103422                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53417                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53417                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53418                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53418                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11324860053                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11324860053                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       204710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       204710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11325064763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11325064763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11325064763                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11325064763                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006036                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006036                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003308                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003308                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003308                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003308                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212008.537600                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 212008.537600                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       204710                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       204710                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 212008.400970                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 212008.400970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 212008.400970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 212008.400970                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
