<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ASUS-ROG

#Implementation: osc01

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\toposc00.vhdl":9:7:9:14|Top entity is set to toposc00.
File D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\oscint00.vhdl changed - recompiling
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\packageoscint00.vhdl changed - recompiling
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\div00.vhdl changed - recompiling
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\toposc00.vhdl changed - recompiling
VHDL syntax check successful!
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\toposc00.vhdl changed - recompiling
@N: CD630 :"D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\toposc00.vhdl":9:7:9:14|Synthesizing work.toposc00.toposc0 
@W: CD277 :"D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\packageoscint00.vhdl":25:7:25:13|Port direction mismatch between component and entity
@N: CD630 :"D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\enab00.vhdl":8:7:8:12|Synthesizing work.enab00.ena 
Post processing for work.enab00.ena
@N: CD630 :"D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\div00.vhdl":10:7:10:11|Synthesizing work.div00.div0 
Post processing for work.div00.div0
@N: CD630 :"D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\oscint00.vhdl":10:7:10:14|Synthesizing work.oscint00.oscint0 
@W: CD276 :"D:\Program Files (x86)\lscc\diamond\3.5_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"D:\Program Files (x86)\lscc\diamond\3.5_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box 
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Post processing for work.toposc00.toposc0

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 22 08:11:16 2015

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\osc01\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 22 08:11:17 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 22 08:11:17 2015

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\osc01\synwork\osc01_osc01_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 22 08:11:18 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1176R, Built Apr 20 2015 17:38:44
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\osc01\osc01_osc01_scck.rpt 
Printing clock  summary report in "D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\osc01\osc01_osc01_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist toposc00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Summary
*****************

Start                               Requested     Requested     Clock        Clock              
Clock                               Frequency     Period        Type         Group              
------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0
================================================================================================

@W: MT529 :"d:\arquitecturadecomputadoras\primerparcial\practicas\osc01\div00.vhdl":22:5:22:6|Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including U01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 22 08:11:20 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1176R, Built Apr 20 2015 17:38:44
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   469.00ns		  43 /        22

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       U00.OSCInst0        OSCH                   22         U01.outdiv     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 145MB)

Writing Analyst data base D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\osc01\synwork\osc01_osc01_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
J-2015.03L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 148MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 148MB)

@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:U00.osc_int"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 22 08:11:23 2015
#


Top view:               toposc00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 468.644

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     2.1 MHz       82.5 MHz      480.769       12.125        468.644     inferred     Inferred_clkgroup_0
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     468.644  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: oscint00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                            Arrival            
Instance        Reference                           Type        Pin     Net         Time        Slack  
                Clock                                                                                  
-------------------------------------------------------------------------------------------------------
U01.sdiv[0]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       468.644
U01.sdiv[1]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       468.644
U01.sdiv[2]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       468.644
U01.sdiv[3]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       468.644
U01.sdiv[6]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       468.644
U01.sdiv[7]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       468.644
U01.sdiv[4]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       469.661
U01.sdiv[5]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       469.661
U01.sdiv[8]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       469.661
U01.sdiv[9]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       469.661
=======================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                         Required            
Instance         Reference                           Type        Pin     Net                      Time         Slack  
                 Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------
U01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_19_0_S0     480.664      468.644
U01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_19_0_S1     480.664      468.644
U01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_17_0_S0     480.664      468.787
U01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_17_0_S1     480.664      468.787
U01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_15_0_S0     480.664      468.930
U01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_15_0_S1     480.664      468.930
U01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_13_0_S0     480.664      469.073
U01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_13_0_S1     480.664      469.073
U01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_11_0_S0     480.664      469.216
U01.sdiv[12]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_cry_11_0_S1     480.664      469.216
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      12.019
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     468.644

    Number of logic level(s):                17
    Starting point:                          U01.sdiv[0] / Q
    Ending point:                            U01.sdiv[20] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U01.sdiv[0]                          FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                              Net          -        -       -         -           2         
U01.pdiv\.outdiv3lto19_i_a2_16_4     ORCALUT4     A        In      0.000     1.044       -         
U01.pdiv\.outdiv3lto19_i_a2_16_4     ORCALUT4     Z        Out     1.017     2.061       -         
outdiv3lto19_i_a2_16_4               Net          -        -       -         -           1         
U01.pdiv\.outdiv3lto19_i_a2_16       ORCALUT4     B        In      0.000     2.061       -         
U01.pdiv\.outdiv3lto19_i_a2_16       ORCALUT4     Z        Out     1.193     3.253       -         
N_111_13                             Net          -        -       -         -           4         
U01.pdiv\.outdiv13lto16_i_a2_15      ORCALUT4     A        In      0.000     3.253       -         
U01.pdiv\.outdiv13lto16_i_a2_15      ORCALUT4     Z        Out     1.193     4.446       -         
N_105_18                             Net          -        -       -         -           4         
U01.pdiv\.outdiv18lto20              ORCALUT4     A        In      0.000     4.446       -         
U01.pdiv\.outdiv18lto20              ORCALUT4     Z        Out     1.089     5.535       -         
outdiv18                             Net          -        -       -         -           2         
U01.un1_outdiv44_2_0                 ORCALUT4     B        In      0.000     5.535       -         
U01.un1_outdiv44_2_0                 ORCALUT4     Z        Out     1.089     6.624       -         
un1_outdiv44_2_0                     Net          -        -       -         -           2         
U01.un1_sdiv_cry_0_0_RNO             ORCALUT4     A        In      0.000     6.624       -         
U01.un1_sdiv_cry_0_0_RNO             ORCALUT4     Z        Out     1.017     7.641       -         
un1_outdiv44_i                       Net          -        -       -         -           1         
U01.un1_sdiv_cry_0_0                 CCU2D        B0       In      0.000     7.641       -         
U01.un1_sdiv_cry_0_0                 CCU2D        COUT     Out     1.545     9.185       -         
un1_sdiv_cry_0                       Net          -        -       -         -           1         
U01.un1_sdiv_cry_1_0                 CCU2D        CIN      In      0.000     9.185       -         
U01.un1_sdiv_cry_1_0                 CCU2D        COUT     Out     0.143     9.328       -         
un1_sdiv_cry_2                       Net          -        -       -         -           1         
U01.un1_sdiv_cry_3_0                 CCU2D        CIN      In      0.000     9.328       -         
U01.un1_sdiv_cry_3_0                 CCU2D        COUT     Out     0.143     9.471       -         
un1_sdiv_cry_4                       Net          -        -       -         -           1         
U01.un1_sdiv_cry_5_0                 CCU2D        CIN      In      0.000     9.471       -         
U01.un1_sdiv_cry_5_0                 CCU2D        COUT     Out     0.143     9.614       -         
un1_sdiv_cry_6                       Net          -        -       -         -           1         
U01.un1_sdiv_cry_7_0                 CCU2D        CIN      In      0.000     9.614       -         
U01.un1_sdiv_cry_7_0                 CCU2D        COUT     Out     0.143     9.756       -         
un1_sdiv_cry_8                       Net          -        -       -         -           1         
U01.un1_sdiv_cry_9_0                 CCU2D        CIN      In      0.000     9.756       -         
U01.un1_sdiv_cry_9_0                 CCU2D        COUT     Out     0.143     9.899       -         
un1_sdiv_cry_10                      Net          -        -       -         -           1         
U01.un1_sdiv_cry_11_0                CCU2D        CIN      In      0.000     9.899       -         
U01.un1_sdiv_cry_11_0                CCU2D        COUT     Out     0.143     10.042      -         
un1_sdiv_cry_12                      Net          -        -       -         -           1         
U01.un1_sdiv_cry_13_0                CCU2D        CIN      In      0.000     10.042      -         
U01.un1_sdiv_cry_13_0                CCU2D        COUT     Out     0.143     10.185      -         
un1_sdiv_cry_14                      Net          -        -       -         -           1         
U01.un1_sdiv_cry_15_0                CCU2D        CIN      In      0.000     10.185      -         
U01.un1_sdiv_cry_15_0                CCU2D        COUT     Out     0.143     10.328      -         
un1_sdiv_cry_16                      Net          -        -       -         -           1         
U01.un1_sdiv_cry_17_0                CCU2D        CIN      In      0.000     10.328      -         
U01.un1_sdiv_cry_17_0                CCU2D        COUT     Out     0.143     10.470      -         
un1_sdiv_cry_18                      Net          -        -       -         -           1         
U01.un1_sdiv_cry_19_0                CCU2D        CIN      In      0.000     10.470      -         
U01.un1_sdiv_cry_19_0                CCU2D        S1       Out     1.549     12.019      -         
un1_sdiv_cry_19_0_S1                 Net          -        -       -         -           1         
U01.sdiv[20]                         FD1S3IX      D        In      0.000     12.019      -         
===================================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 148MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 148MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 22 of 6864 (0%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2D:          11
FD1S3AX:        1
FD1S3IX:        21
GSR:            1
IB:             4
OB:             1
ORCALUT4:       43
OSCH:           1
PUR:            1
VHI:            2
VLO:            3
true:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 53MB peak: 148MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Sep 22 08:11:23 2015

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
