<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1257' ll='1260' type='llvm::MVT llvm::TargetLoweringBase::getRegisterType(llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1256'>/// Return the type of registers that this ValueType will eventually require.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='871' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='895' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='959' u='c' c='_ZL25getVectorTypeBreakdownMVTN4llvm3MVTERS0_RjS1_PNS_18TargetLoweringBaseE'/>
