$date
	Sat Jul 22 22:00:39 2023
$end
$version
	GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
$end
$timescale
	1ns
$end
$scope module DCacheWraper $end
$scope module DCache $end
$var wire 1 " clock $end
$var wire 1 / io_coreRsp_ready $end
$var wire 3 2 io_coreRsp_bits_instrId[2:0] $end
$var wire 32 = io_memRsp_bits_d_data_1[31:0] $end
$var wire 32 7 io_coreRsp_bits_data_1[31:0] $end
$var wire 1 $ io_coreReq_ready $end
$var wire 2 - io_coreReq_bits_perLaneAddr_3_blockOffset[1:0] $end
$var wire 2 , io_coreReq_bits_perLaneAddr_2_blockOffset[1:0] $end
$var wire 1 ; io_memRsp_ready $end
$var wire 1 A io_memReq_ready $end
$var wire 1 X coreReq_st1_valid $end
$var wire 3 C io_memReq_bits_a_opcode[2:0] $end
$var wire 2 & io_coreReq_bits_setIdx[1:0] $end
$var wire 4 ( io_coreReq_bits_param[3:0] $end
$var wire 1 Z dataFillVaild $end
$var wire 2 + io_coreReq_bits_perLaneAddr_1_blockOffset[1:0] $end
$var wire 1 W coreRsp_st2_valid $end
$var wire 32 < io_memRsp_bits_d_data_0[31:0] $end
$var wire 2 6 coreRsp_st2_perLaneAddr_3_blockOffset[1:0] $end
$var wire 2 5 coreRsp_st2_perLaneAddr_2_blockOffset[1:0] $end
$var wire 3 ' io_coreReq_bits_opcode[2:0] $end
$var wire 32 1 io_coreRsp_bits_data_0[31:0] $end
$var wire 32 ? io_memRsp_bits_d_data_3[31:0] $end
$var wire 3 ) io_coreReq_bits_instrId[2:0] $end
$var wire 32 9 io_coreRsp_bits_data_3[31:0] $end
$var wire 2 * io_coreReq_bits_perLaneAddr_0_blockOffset[1:0] $end
$var wire 2 4 coreRsp_st2_perLaneAddr_1_blockOffset[1:0] $end
$var wire 1 . io_coreRsp_valid $end
$var wire 1 0 io_coreRsp_bits_isWrite $end
$var wire 32 > io_memRsp_bits_d_data_2[31:0] $end
$var wire 1 # io_coreReq_valid $end
$var wire 1 Y coreReq_st1_ready $end
$var wire 1 : io_memRsp_valid $end
$var wire 1 @ io_memReq_valid $end
$var wire 32 8 io_coreRsp_bits_data_2[31:0] $end
$var wire 2 3 coreRsp_st2_perLaneAddr_0_blockOffset[1:0] $end
$var wire 7 B io_memReq_bits_a_source[6:0] $end
$var wire 26 % io_coreReq_bits_tag[25:0] $end
$var wire 1 E tagAllocateWriteReady $end
$scope module DataAccessesRRsp_DataAccess $end
$var wire 8 ^ io_w_req_bits_data_2[7:0] $end
$var wire 1 [ io_w_req_valid $end
$var wire 8 ] io_w_req_bits_data_1[7:0] $end
$var wire 8 \ io_w_req_bits_data_0[7:0] $end
$var wire 3 ` io_w_req_bits_setIdx[2:0] $end
$var wire 8 _ io_w_req_bits_data_3[7:0] $end
$upscope $end
$scope module TagAccess $end
$var wire 1 D io_allocateWrite_valid $end
$var wire 1 G io_probeRead_ready $end
$var wire 2 H io_waymaskHit_st1[1:0] $end
$var wire 1 F io_probeRead_valid $end
$upscope $end
$scope module MshrAccess $end
$var wire 1 O subentry_valid_2_1 $end
$var wire 1 P subentry_valid_3_0 $end
$var wire 1 S io_missReq_ready $end
$var wire 1 T io_missRspIn_valid $end
$var wire 1 N subentry_valid_2_0 $end
$var wire 1 M subentry_valid_1_1 $end
$var wire 3 I mshrStatus_st1_w[2:0] $end
$var wire 1 K subentry_valid_0_1 $end
$var wire 1 L subentry_valid_1_0 $end
$var wire 1 Q subentry_valid_3_1 $end
$var wire 1 R io_missReq_valid $end
$var wire 1 V io_missRspOut_valid $end
$var wire 1 U io_missRspIn_ready $end
$var wire 1 J subentry_valid_0_0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0J
0D
b0 6
0:
b0 =
0"
0/
1Y
b0 ,
b0 +
b0 B
b0 8
0W
0@
b0 3
1;
b0 <
b0 ?
0[
b0 7
b0 %
1E
b0 ^
0A
b0 5
b0 _
b0 \
b0 '
b0 ]
b0 `
0X
b0 1
1U
b0 4
0F
1$
1G
b0 2
b0 H
b0 C
b0 )
0T
0P
b0 9
0O
1S
b0 &
b0 *
0#
0K
b0 -
0N
0M
b0 I
b0 (
0.
0V
0Q
00
0L
0R
0Z
b0 >
$end
#1
1"
#6
0"
1/
1A
#11
1"
#16
0"
#21
1"
#26
0"
#31
1"
#36
0"
#41
1"
#46
0"
#51
1"
#56
0"
#61
1"
#66
0"
b1 %
1F
b101 )
1#
b1 &
b10 *
#71
1"
1X
b100 `
1R
#76
0"
b110 )
#81
1J
1"
b10 I
#86
b111 )
0"
#91
1"
b11 I
1@
0Y
b10001 B
0S
0U
0$
b100 C
0F
1K
#96
0"
b0 )
#101
0@
1"
b0 B
#106
0"
#111
1"
#116
0"
#121
1"
#126
0"
#131
1"
#136
0"
#141
1"
b10110 >
1:
b10101 =
b10111 ?
b10100 <
#146
0"
#151
1"
b0 <
b0 ?
b0 >
1D
b0 =
0:
0G
1T
b1 `
#156
0"
#161
1"
b101 `
0R
0D
0X
1[
b10100 \
1Z
1G
0J
1V
#166
0"
#171
1"
0[
b10 3
0K
b100 I
1W
1U
1S
0Z
#176
0"
#181
1"
b10 I
1Y
b10100 8
1X
b100 `
b10100 7
0T
b10110 1
1F
b101 2
b10100 9
b0 \
1$
1.
#186
0"
#191
1"
b101 `
0V
b0 I
b1 H
b110 2
#196
0"
0F
0#
#201
b111 2
0X
1"
#206
0"
#211
1"
b0 2
0W
#216
0"
#221
1"
0.
b101 2
#226
0"
#231
1"
#236
0"
#241
1"
#246
0"
#251
1"
#256
0"
#261
1"
#266
0"
#271
1"
#276
0"
#281
1"
#286
0"
#291
1"
#296
0"
#301
1"
#306
0"
#311
1"
#316
0"
#321
1"
#326
0"
#331
1"
#336
0"
#341
1"
#346
0"
#351
1"
#356
0"
#361
1"
#366
0"
#371
1"
#376
0"
#381
1"
#386
0"
#391
1"
#396
0"
#401
1"
#406
0"
#411
1"
#416
0"
#421
1"
#426
0"
#431
1"
#436
0"
#441
1"
#446
0"
#451
1"
#456
0"
#461
1"
#466
0"
#471
1"
#476
0"
#481
1"
#486
0"
#491
1"
#496
