{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750630129972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750630129973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 16:08:49 2025 " "Processing started: Sun Jun 22 16:08:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750630129973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630129973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystolicArray_SV -c SystolicArray_SV " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystolicArray_SV -c SystolicArray_SV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630129973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750630131078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750630131078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_hc05_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_hc05_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_hc05_top " "Found entity 1: fpga_hc05_top" {  } { { "fpga_hc05_top.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/fpga_hc05_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing_element.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/processing_element.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing_element_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processing_element_tb " "Found entity 1: processing_element_tb" {  } { { "processing_element_tb.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/processing_element_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array_tb " "Found entity 1: systolic_array_tb" {  } { { "systolic_array_tb.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146046 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(95) " "Verilog HDL warning at memory.sv(95): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory.sv" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750630146049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "memory_tb.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_processor " "Found entity 1: image_processor" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_processor_tb " "Found entity 1: image_processor_tb" {  } { { "image_processor_tb.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor_tb.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_wrapper " "Found entity 1: memory_wrapper" {  } { { "memory_wrapper.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_image_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_image_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_image_controller " "Found entity 1: uart_image_controller" {  } { { "uart_image_controller.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_uart_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_uart_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_uart_debug " "Found entity 1: simple_uart_debug" {  } { { "simple_uart_debug.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/simple_uart_debug.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_debug_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_debug_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10_debug_top " "Found entity 1: de10_debug_top" {  } { { "de10_debug_top.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_debug_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10_standard_top " "Found entity 1: de10_standard_top" {  } { { "de10_standard_top.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_standard_top " "Elaborating entity \"de10_standard_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750630146207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_image_controller uart_image_controller:main_controller " "Elaborating entity \"uart_image_controller\" for hierarchy \"uart_image_controller:main_controller\"" {  } { { "de10_standard_top.sv" "main_controller" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_image_controller.sv(246) " "Verilog HDL assignment warning at uart_image_controller.sv(246): truncated value with size 32 to match size of target (3)" {  } { { "uart_image_controller.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146221 "|de10_standard_top|uart_image_controller:main_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_image_controller:main_controller\|uart_transmitter:uart_tx_inst " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_image_controller:main_controller\|uart_transmitter:uart_tx_inst\"" {  } { { "uart_image_controller.sv" "uart_tx_inst" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_transmitter.sv(48) " "Verilog HDL assignment warning at uart_transmitter.sv(48): truncated value with size 32 to match size of target (13)" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146272 "|fpga_hc05_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_transmitter.sv(87) " "Verilog HDL assignment warning at uart_transmitter.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146272 "|fpga_hc05_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_image_controller:main_controller\|uart_receiver:uart_rx_inst " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_image_controller:main_controller\|uart_receiver:uart_rx_inst\"" {  } { { "uart_image_controller.sv" "uart_rx_inst" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_receiver.sv(59) " "Verilog HDL assignment warning at uart_receiver.sv(59): truncated value with size 32 to match size of target (13)" {  } { { "uart_receiver.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146275 "|fpga_hc05_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_receiver.sv(101) " "Verilog HDL assignment warning at uart_receiver.sv(101): truncated value with size 32 to match size of target (3)" {  } { { "uart_receiver.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146275 "|fpga_hc05_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_processor uart_image_controller:main_controller\|image_processor:img_proc_inst " "Elaborating entity \"image_processor\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\"" {  } { { "uart_image_controller.sv" "img_proc_inst" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weight_width image_processor.sv(90) " "Verilog HDL or VHDL warning at image_processor.sv(90): object \"weight_width\" assigned a value but never read" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750630146279 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weight_height image_processor.sv(90) " "Verilog HDL or VHDL warning at image_processor.sv(90): object \"weight_height\" assigned a value but never read" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750630146280 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_index image_processor.sv(98) " "Verilog HDL or VHDL warning at image_processor.sv(98): object \"byte_index\" assigned a value but never read" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750630146280 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_wait_count image_processor.sv(133) " "Verilog HDL or VHDL warning at image_processor.sv(133): object \"read_wait_count\" assigned a value but never read" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750630146282 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_processor.sv(321) " "Verilog HDL assignment warning at image_processor.sv(321): truncated value with size 32 to match size of target (8)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146297 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de10_standard_top.sv(86) " "Verilog HDL assignment warning at de10_standard_top.sv(86): truncated value with size 32 to match size of target (16)" {  } { { "de10_standard_top.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146299 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_processor.sv(341) " "Verilog HDL assignment warning at image_processor.sv(341): truncated value with size 32 to match size of target (16)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146300 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_processor.sv(346) " "Verilog HDL assignment warning at image_processor.sv(346): truncated value with size 32 to match size of target (8)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146301 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_processor.sv(350) " "Verilog HDL assignment warning at image_processor.sv(350): truncated value with size 32 to match size of target (8)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146302 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_processor.sv(380) " "Verilog HDL assignment warning at image_processor.sv(380): truncated value with size 32 to match size of target (8)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146305 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_processor.sv(384) " "Verilog HDL assignment warning at image_processor.sv(384): truncated value with size 32 to match size of target (8)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146306 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_processor.sv(421) " "Verilog HDL assignment warning at image_processor.sv(421): truncated value with size 32 to match size of target (8)" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146307 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_processor.sv(281) " "Verilog HDL Case Statement information at image_processor.sv(281): all case item expressions in this case statement are onehot" {  } { { "image_processor.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 281 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750630146307 "|de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_block " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_block\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146641 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146641 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_block " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_block\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146641 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sa_input_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sa_input_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146641 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sa_output_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sa_output_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_wrapper uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst " "Elaborating entity \"memory_wrapper\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\"" {  } { { "image_processor.sv" "mem_inst" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory_wrapper.sv(194) " "Verilog HDL assignment warning at memory_wrapper.sv(194): truncated value with size 32 to match size of target (16)" {  } { { "memory_wrapper.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146718 "|image_processor|memory_wrapper:mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst " "Elaborating entity \"ram\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\"" {  } { { "memory_wrapper.sv" "ip_ram_inst" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750630146817 ""}  } { { "ram.v" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750630146817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0r1 " "Found entity 1: altsyncram_m0r1" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/db/altsyncram_m0r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750630146911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630146911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0r1 uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated " "Elaborating entity \"altsyncram_m0r1\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|memory_wrapper:mem_inst\|ram:ip_ram_inst\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array uart_image_controller:main_controller\|image_processor:img_proc_inst\|systolic_array:sa_inst " "Elaborating entity \"systolic_array\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|systolic_array:sa_inst\"" {  } { { "image_processor.sv" "sa_inst" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_array.sv(126) " "Verilog HDL assignment warning at systolic_array.sv(126): truncated value with size 32 to match size of target (8)" {  } { { "systolic_array.sv" "" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 "|image_processor|systolic_array:sa_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pe_input " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pe_input\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pe_partial_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pe_partial_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pe_partial_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pe_partial_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pe_mac_ops " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pe_mac_ops\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750630146941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element uart_image_controller:main_controller\|image_processor:img_proc_inst\|systolic_array:sa_inst\|processing_element:pe_row\[0\].pe_col\[0\].pe " "Elaborating entity \"processing_element\" for hierarchy \"uart_image_controller:main_controller\|image_processor:img_proc_inst\|systolic_array:sa_inst\|processing_element:pe_row\[0\].pe_col\[0\].pe\"" {  } { { "systolic_array.sv" "pe_row\[0\].pe_col\[0\].pe" { Text "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630146942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750630153197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750630157374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/output_files/SystolicArray_SV.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/output_files/SystolicArray_SV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630157577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750630158054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750630158054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3928 " "Implemented 3928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750630158518 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750630158518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3863 " "Implemented 3863 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750630158518 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750630158518 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750630158518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750630158518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750630158617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 16:09:18 2025 " "Processing ended: Sun Jun 22 16:09:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750630158617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750630158617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750630158617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750630158617 ""}
