\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def}{\section{\-L\-P\-C\-\_\-\-G\-P\-I\-O\-I\-N\-T\-\_\-\-Type\-Def \-Struct \-Reference}
\label{struct_l_p_c___g_p_i_o_i_n_t___type_def}\index{\-L\-P\-C\-\_\-\-G\-P\-I\-O\-I\-N\-T\-\_\-\-Type\-Def@{\-L\-P\-C\-\_\-\-G\-P\-I\-O\-I\-N\-T\-\_\-\-Type\-Def}}
}


\-General \-Purpose \-Input/\-Output interrupt (\-G\-P\-I\-O\-I\-N\-T) register structure definition.  




{\ttfamily \#include $<$\-L\-P\-C17xx.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_afa4872f0a2ecebbd18074d6100eff854}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-Int\-Status}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_afa4872f0a2ecebbd18074d6100eff854}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a908d1492ca624b64820a22eae4820ab7}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-I\-O0\-Int\-Stat\-R}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a908d1492ca624b64820a22eae4820ab7}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a41ebe7e578f712d9bca8ce940715d2fd}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-I\-O0\-Int\-Stat\-F}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a41ebe7e578f712d9bca8ce940715d2fd}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a8403a2d96791a9fe05a0a2bb15b9a5a3}{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t {\bfseries \-I\-O0\-Int\-Clr}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a8403a2d96791a9fe05a0a2bb15b9a5a3}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a5164ca7a88fb967b287d0d7965d1b8e6}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-I\-O0\-Int\-En\-R}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a5164ca7a88fb967b287d0d7965d1b8e6}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a863a5e903f86573d7055a3bc556fdb8e}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-I\-O0\-Int\-En\-F}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a863a5e903f86573d7055a3bc556fdb8e}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a30c5656ec060ec3a66144a898c617b14}{uint32\-\_\-t {\bfseries \-R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}3\mbox{]}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a30c5656ec060ec3a66144a898c617b14}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a3ff6df7dfc2b6f87b8632eb91ba5f8ab}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-I\-O2\-Int\-Stat\-R}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a3ff6df7dfc2b6f87b8632eb91ba5f8ab}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a47babfbe052441ddac928c91560e3606}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-I\-O2\-Int\-Stat\-F}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a47babfbe052441ddac928c91560e3606}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a1ee47557eb72e360ac71633b72d510cb}{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t {\bfseries \-I\-O2\-Int\-Clr}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a1ee47557eb72e360ac71633b72d510cb}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a3a443b7e903e36f890aad5b392cfe759}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-I\-O2\-Int\-En\-R}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a3a443b7e903e36f890aad5b392cfe759}

\item 
\hypertarget{struct_l_p_c___g_p_i_o_i_n_t___type_def_a6ec2f354e0d7e401afc4d783f21f321d}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-I\-O2\-Int\-En\-F}}\label{struct_l_p_c___g_p_i_o_i_n_t___type_def_a6ec2f354e0d7e401afc4d783f21f321d}

\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-General \-Purpose \-Input/\-Output interrupt (\-G\-P\-I\-O\-I\-N\-T) register structure definition. 

\-Definition at line 264 of file \-L\-P\-C17xx.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Core/\-C\-M3/\-Device\-Support/\-N\-X\-P/\-L\-P\-C17xx/\hyperlink{_l_p_c17xx_8h}{\-L\-P\-C17xx.\-h}\end{DoxyCompactItemize}
