#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa757d055e0 .scope module, "main" "main" 2 2;
 .timescale -9 -9;
v0x7fa757d15a60_0 .var "a", 0 0;
v0x7fa757d15b00_0 .var "b", 0 0;
v0x7fa757d15bb0_0 .net "c", 0 0, L_0x7fa757d15c80;  1 drivers
S_0x7fa757d05740 .scope module, "AND_gate" "AND_gate" 2 6, 3 1 0, S_0x7fa757d055e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fa757d15c80 .functor AND 1, v0x7fa757d15a60_0, v0x7fa757d15b00_0, C4<1>, C4<1>;
v0x7fa757d058f0_0 .net "a", 0 0, v0x7fa757d15a60_0;  1 drivers
v0x7fa757d158c0_0 .net "b", 0 0, v0x7fa757d15b00_0;  1 drivers
v0x7fa757d15960_0 .net "c", 0 0, L_0x7fa757d15c80;  alias, 1 drivers
    .scope S_0x7fa757d055e0;
T_0 ;
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa757d15a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa757d15b00_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa757d15a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa757d15b00_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa757d15a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa757d15b00_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa757d15a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa757d15b00_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa757d15a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa757d15b00_0, 0;
    %delay 100, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "main.v";
    "AND_gate.v";
