Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Wed May 03 17:54:41 2017
| Host         : africamonkey-yoga running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sevenseg_control_sets_placed.rpt
| Design       : sevenseg
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           14 |
| Yes          | No                    | No                     |              20 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               |                  |                3 |             13 |
|  CLK_IBUF_BUFG |               | count[0]_i_1_n_0 |                5 |             20 |
|  CLK_IBUF_BUFG | clear         |                  |               11 |             24 |
|  CLK_IBUF_BUFG |               | clear            |                9 |             33 |
+----------------+---------------+------------------+------------------+----------------+


