--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce
-e 3 -u 3 -xml mkBridge.twx mkBridge.ncd mkBridge.pcf

Design file:              mkBridge.ncd
Physical constraint file: mkBridge.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             error report
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_sync_uf_to_sf = MAXDELAY FROM 
   TIMEGRP "uclock_flops" TO TIMEGRP        "scemi_clock_flops" TS_scemi_clock 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_sync_sf_to_nf = MAXDELAY FROM 
   TIMEGRP "scemi_clock_flops" TO TIMEGRP        "noc_flops" TS_scemi_clock 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_sync_nf_to_sf = MAXDELAY FROM 
   TIMEGRP "noc_flops" TO TIMEGRP        "scemi_clock_flops" TS_scemi_clock 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_refclk_100 = PERIOD TIMEGRP "refclk_100" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pci_sys_clk_p = PERIOD TIMEGRP "pci_sys_clk_p" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_clock = PERIOD TIMEGRP "scemi_clock" 10 ns HIGH 50% 
INPUT_JITTER 0.3         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_uclock = PERIOD TIMEGRP "uclock" TS_scemi_clock * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145521 paths analyzed, 2852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.893ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cclock = PERIOD TIMEGRP "cclock" TS_scemi_clock * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 894415 paths analyzed, 13749 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.985ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_sf_to_uf = MAXDELAY FROM TIMEGRP "scemi_clock_flops" 
TO TIMEGRP         "uclock_flops" TS_scemi_clock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32836 paths analyzed, 1350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_uf_to_sf = MAXDELAY FROM TIMEGRP "uclock_flops" TO 
TIMEGRP         "scemi_clock_flops" TS_scemi_clock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_uf_to_cf = MAXDELAY FROM TIMEGRP "uclock_flops" TO 
TIMEGRP         "cclock_flops" TS_uclock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.449ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_cf_to_uf = MAXDELAY FROM TIMEGRP "cclock_flops" TO 
TIMEGRP         "uclock_flops" TS_uclock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.154ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_sf_to_nf = MAXDELAY FROM TIMEGRP "scemi_clock_flops" 
TO TIMEGRP         "noc_flops" TS_scemi_clock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_uf_to_nf = MAXDELAY FROM TIMEGRP "uclock_flops" TO 
TIMEGRP "noc_flops"         TS_uclock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_nf_to_sf = MAXDELAY FROM TIMEGRP "noc_flops" TO 
TIMEGRP         "scemi_clock_flops" TS_scemi_clock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sync_nf_to_uf = MAXDELAY FROM TIMEGRP "noc_flops" TO 
TIMEGRP "uclock_flops"         TS_uclock DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 23000 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.631ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_62 = PERIOD TIMEGRP "CLK_62" 62.5 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_pll_CLKOUT0 = PERIOD TIMEGRP 
"clk_gen_pll_CLKOUT0" TS_refclk_100         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10261 paths analyzed, 845 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.546ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = 
PERIOD TIMEGRP         "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0" 
TS_pci_sys_clk_p         * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = 
PERIOD TIMEGRP         "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1" 
TS_pci_sys_clk_p         * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_0 = 
PERIOD TIMEGRP         "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_0" 
TS_SYSCLK * 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1_0 = 
PERIOD TIMEGRP         "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1_0" 
TS_SYSCLK *         0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_1 = 
PERIOD TIMEGRP         "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_1" 
TS_MGTCLK * 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1335 paths analyzed, 797 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1_1 = 
PERIOD TIMEGRP         "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1_1" 
TS_MGTCLK *         0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4179272 paths analyzed, 36613 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.008ns.
--------------------------------------------------------------------------------
Slack:                  -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          scemi_pcie_ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.502ns (3.417 - 3.919)
  Source Clock:         scemi_pcie_ep/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    scemi_pcie_ep_trn_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep to scemi_pcie_ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep
                                                              scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X99Y71.A3             net (fanout=2)        1.498   scemi_pcie_ep/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X99Y71.CLK            Tas                   0.026   scemi_pcie_ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              scemi_pcie_ep/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                              scemi_pcie_ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             3.287ns (1.789ns logic, 1.498ns route)
                                                              (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"scemi_pcie_ep_trn_clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  14.852ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"clk_gen_clk0buffer_O" 

 88 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.628ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 20194 paths analyzed, 11297 endpoints analyzed, 253 failing endpoints
 253 timing errors detected. (0 setup errors, 253 hold errors)
 Minimum period is  14.443ns.
--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -4.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scemi_init_state_msgFIFO/Mram_fifoMem7_RAMA_D1 (RAM)
  Destination:          scemi_init_state_msgFIFO/dDoutReg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 0)
  Positive Clock Path Skew: 5.486ns (9.026 - 3.540)
  Source Clock:         scemi_uclkgen_CLK_OUT rising
  Destination Clock:    scemi_pcie_ep_trn_clk rising
  Clock Uncertainty:    0.216ns

  Clock Uncertainty:          0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.123ns

  Minimum Data Path: scemi_init_state_msgFIFO/Mram_fifoMem7_RAMA_D1 to scemi_init_state_msgFIFO/dDoutReg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y129.A      Tshcko                1.394   scemi_init_state_msgFIFO/_varindex0000<41>
                                                       scemi_init_state_msgFIFO/Mram_fifoMem7_RAMA_D1
    SLICE_X32Y128.BX     net (fanout=1)        0.291   scemi_init_state_msgFIFO/_varindex0000<37>
    SLICE_X32Y128.CLK    Tckdi       (-Th)     0.242   scemi_init_state_msgFIFO_dD_OUT<39>
                                                       scemi_init_state_msgFIFO/dDoutReg_37
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (1.152ns logic, 0.291ns route)
                                                       (79.8% logic, 20.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      -4.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scemi_init_state_msgFIFO/Mram_fifoMem5_RAMA_D1 (RAM)
  Destination:          scemi_init_state_msgFIFO/dDoutReg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 5.481ns (8.912 - 3.431)
  Source Clock:         scemi_uclkgen_CLK_OUT rising
  Destination Clock:    scemi_pcie_ep_trn_clk rising
  Clock Uncertainty:    0.216ns

  Clock Uncertainty:          0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.123ns

  Minimum Data Path: scemi_init_state_msgFIFO/Mram_fifoMem5_RAMA_D1 to scemi_init_state_msgFIFO/dDoutReg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y111.A      Tshcko                1.394   scemi_init_state_msgFIFO/_varindex0000<29>
                                                       scemi_init_state_msgFIFO/Mram_fifoMem5_RAMA_D1
    SLICE_X47Y111.BX     net (fanout=1)        0.285   scemi_init_state_msgFIFO/_varindex0000<25>
    SLICE_X47Y111.CLK    Tckdi       (-Th)     0.231   scemi_init_state_msgFIFO_dD_OUT<27>
                                                       scemi_init_state_msgFIFO/dDoutReg_25
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (1.163ns logic, 0.285ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      -4.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scemi_init_state_msgFIFO/Mram_fifoMem10_RAMC_D1 (RAM)
  Destination:          scemi_init_state_msgFIFO/dDoutReg_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 0)
  Positive Clock Path Skew: 5.463ns (8.945 - 3.482)
  Source Clock:         scemi_uclkgen_CLK_OUT rising
  Destination Clock:    scemi_pcie_ep_trn_clk rising
  Clock Uncertainty:    0.216ns

  Clock Uncertainty:          0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.123ns

  Minimum Data Path: scemi_init_state_msgFIFO/Mram_fifoMem10_RAMC_D1 to scemi_init_state_msgFIFO/dDoutReg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y127.C      Tshcko                1.414   scemi_init_state_msgFIFO/_varindex0000<59>
                                                       scemi_init_state_msgFIFO/Mram_fifoMem10_RAMC_D1
    SLICE_X61Y127.DX     net (fanout=1)        0.294   scemi_init_state_msgFIFO/_varindex0000<59>
    SLICE_X61Y127.CLK    Tckdi       (-Th)     0.219   scemi_init_state_msgFIFO_dD_OUT<59>
                                                       scemi_init_state_msgFIFO/dDoutReg_59
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (1.195ns logic, 0.294ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.341ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.919ns scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.645ns scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.341ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.918ns scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.644ns scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.343ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.888ns scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.616ns scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_refclk_100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_refclk_100                  |     10.000ns|      4.000ns|      6.546ns|            0|            0|            2|        10261|
| TS_clk_gen_pll_CLKOUT0        |     10.000ns|      6.546ns|          N/A|            0|            0|        10261|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_pci_sys_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_pci_sys_clk_p               |     10.000ns|      4.000ns|     10.000ns|            0|            0|            0|            0|
| TS_scemi_pcie_ep_pcie_ep0_pcie|      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| _blk_clocking_i_clkout0       |             |             |             |             |             |             |             |
| TS_scemi_pcie_ep_pcie_ep0_pcie|     16.000ns|      8.000ns|          N/A|            0|            0|            0|            0|
| _blk_clocking_i_clkout1       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_scemi_clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_scemi_clock                 |     10.000ns|      1.666ns|      8.728ns|            0|            0|            0|      1095954|
| TS_uclock                     |     20.000ns|     10.893ns|      9.631ns|            0|            0|       145521|        23182|
|  TS_sync_uf_to_cf             |     20.000ns|      1.449ns|          N/A|            0|            0|           12|            0|
|  TS_sync_cf_to_uf             |     20.000ns|      1.154ns|          N/A|            0|            0|           10|            0|
|  TS_sync_uf_to_nf             |     20.000ns|      4.113ns|          N/A|            0|            0|          160|            0|
|  TS_sync_nf_to_uf             |     20.000ns|      9.631ns|          N/A|            0|            0|        23000|            0|
| TS_cclock                     |     20.000ns|     14.985ns|          N/A|            0|            0|       894415|            0|
| TS_sync_sf_to_uf              |     10.000ns|      8.728ns|          N/A|            0|            0|        32836|            0|
| TS_sync_uf_to_sf              |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sync_sf_to_nf              |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sync_nf_to_sf              |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|            0|            0|
| TS_scemi_pcie_ep_pcie_ep0_pcie|      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| _blk_clocking_i_clkout0_0     |             |             |             |             |             |             |             |
| TS_scemi_pcie_ep_pcie_ep0_pcie|     16.000ns|      8.000ns|          N/A|            0|            0|            0|            0|
| _blk_clocking_i_clkout1_0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.005ns|            0|            1|          298|      4180607|
| TS_scemi_pcie_ep_pcie_ep0_pcie|      4.000ns|      4.000ns|          N/A|            0|            0|         1335|            0|
| _blk_clocking_i_clkout0_1     |             |             |             |             |             |             |             |
| TS_scemi_pcie_ep_pcie_ep0_pcie|     16.000ns|     16.008ns|          N/A|            1|            0|      4179272|            0|
| _blk_clocking_i_clkout1_1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK_pci_sys_clk_n to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
leds<0>     |   14.852(R)|scemi_pcie_ep_trn_clk|   0.000|
------------+------------+---------------------+--------+

Clock CLK_pci_sys_clk_p to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
leds<0>     |   14.852(R)|scemi_pcie_ep_trn_clk|   0.000|
------------+------------+---------------------+--------+

Clock CLK_refclk_100 to Pad
------------+------------+--------------------+--------+
            | clk (edge) |                    | Clock  |
Destination |   to PAD   |Internal Clock(s)   | Phase  |
------------+------------+--------------------+--------+
leds<1>     |    8.628(R)|clk_gen_clk0buffer_O|   0.000|
------------+------------+--------------------+--------+

Clock to Setup on destination clock CLK_pci_sys_clk_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
CLK_pci_sys_clk_n|   15.450|         |         |         |
CLK_pci_sys_clk_p|   15.450|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_pci_sys_clk_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
CLK_pci_sys_clk_n|   15.450|         |         |         |
CLK_pci_sys_clk_p|   15.450|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_refclk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_refclk_100 |    6.546|         |    2.694|    1.905|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 254  Score: 560230  (Setup/Max: 2, Hold: 560228)

Constraints cover 5307405 paths, 0 nets, and 84857 connections

Design statistics:
   Minimum period:  16.008ns   (Maximum frequency:  62.469MHz)
   Maximum path delay from/to any node:   9.631ns
   Maximum output delay after clock:  14.852ns


Analysis completed Wed May  8 21:15:27 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 991 MB



