<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 06 12:14:23 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     topkey00
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets oscraw0_c]
            802 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.581ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_442__i16  (from oscraw0_c +)
   Destination:    FD1P3AX    D              \OS00/OS01/outdiv_58  (to oscraw0_c -)

   Delay:                   9.273ns  (35.6% logic, 64.4% route), 8 logic levels.

 Constraint Details:

      9.273ns data_path \OS00/OS01/sdiv_442__i16 to \OS00/OS01/outdiv_58 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.581ns

 Path Details: \OS00/OS01/sdiv_442__i16 to \OS00/OS01/outdiv_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_442__i16 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[16]
LUT4        ---     0.448              B to Z              \OS00/OS01/i4054_2_lut
Route         1   e 0.788                                  \OS00/OS01/n4329
LUT4        ---     0.448              D to Z              \OS00/OS01/i4074_4_lut
Route         1   e 0.788                                  \OS00/OS01/n4351
LUT4        ---     0.448              A to Z              \OS00/OS01/i4100_3_lut
Route         1   e 0.788                                  \OS00/OS01/n4353
LUT4        ---     0.448              A to Z              \OS00/OS01/n4353_bdd_3_lut
Route         1   e 0.020                                  \OS00/OS01/n4631
MUXL5       ---     0.212           ALUT to Z              \OS00/OS01/i4251
Route         1   e 0.788                                  \OS00/OS01/n4633
LUT4        ---     0.448              A to Z              \OS00/OS01/n4633_bdd_3_lut
Route         1   e 0.788                                  \OS00/OS01/n4634
LUT4        ---     0.448              A to Z              \OS00/OS01/i1512_2_lut_3_lut
Route         1   e 0.788                                  \OS00/OS01/outdiv_N_171
                  --------
                    9.273  (35.6% logic, 64.4% route), 8 logic levels.


Passed:  The following path meets requirements by 990.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_442__i15  (from oscraw0_c +)
   Destination:    FD1P3AX    D              \OS00/OS01/outdiv_58  (to oscraw0_c -)

   Delay:                   9.219ns  (35.8% logic, 64.2% route), 8 logic levels.

 Constraint Details:

      9.219ns data_path \OS00/OS01/sdiv_442__i15 to \OS00/OS01/outdiv_58 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.635ns

 Path Details: \OS00/OS01/sdiv_442__i15 to \OS00/OS01/outdiv_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_442__i15 (from oscraw0_c)
Route         4   e 1.168                                  \OS00/OS01/sdiv[15]
LUT4        ---     0.448              A to Z              \OS00/OS01/i4054_2_lut
Route         1   e 0.788                                  \OS00/OS01/n4329
LUT4        ---     0.448              D to Z              \OS00/OS01/i4074_4_lut
Route         1   e 0.788                                  \OS00/OS01/n4351
LUT4        ---     0.448              A to Z              \OS00/OS01/i4100_3_lut
Route         1   e 0.788                                  \OS00/OS01/n4353
LUT4        ---     0.448              A to Z              \OS00/OS01/n4353_bdd_3_lut
Route         1   e 0.020                                  \OS00/OS01/n4631
MUXL5       ---     0.212           ALUT to Z              \OS00/OS01/i4251
Route         1   e 0.788                                  \OS00/OS01/n4633
LUT4        ---     0.448              A to Z              \OS00/OS01/n4633_bdd_3_lut
Route         1   e 0.788                                  \OS00/OS01/n4634
LUT4        ---     0.448              A to Z              \OS00/OS01/i1512_2_lut_3_lut
Route         1   e 0.788                                  \OS00/OS01/outdiv_N_171
                  --------
                    9.219  (35.8% logic, 64.2% route), 8 logic levels.


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_442__i20  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_442__i20  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_442__i20 to \OS00/OS01/sdiv_442__i20 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_442__i20 to \OS00/OS01/sdiv_442__i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_442__i20 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[20]
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_2_lut_rep_47
Route         2   e 0.954                                  \OS00/OS01/n4690
LUT4        ---     0.448              A to Z              \OS00/OS01/i3_4_lut
Route         2   e 0.954                                  \OS00/OS01/n2763
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut
Route         1   e 0.788                                  \OS00/OS01/n4273
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut
Route         1   e 0.788                                  \OS00/OS01/n4
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut_adj_22
Route        21   e 1.529                                  \OS00/OS01/n1805
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.

Report: 9.419 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets oscdiv0_c]
            208 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.248ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \K02/pcoder.aux2_73  (from oscdiv0_c +)
   Destination:    FD1P3AX    SP             \K02/outcoder_i5  (to oscdiv0_c +)

   Delay:                   8.493ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

      8.493ns data_path \K02/pcoder.aux2_73 to \K02/outcoder_i5 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 991.248ns

 Path Details: \K02/pcoder.aux2_73 to \K02/outcoder_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \K02/pcoder.aux2_73 (from oscdiv0_c)
Route        10   e 1.388                                  pcoder.aux2
LUT4        ---     0.448              A to Z              \K02/pcoder.aux2_bdd_4_lut_4353
Route         3   e 1.051                                  n1096
LUT4        ---     0.448              A to Z              \K02/i779_4_lut
Route         3   e 1.051                                  n1000
MUXL5       ---     0.212           ALUT to Z              \K02/i4248
Route         1   e 0.788                                  \K02/n4625
LUT4        ---     0.448              D to Z              \K02/i1_4_lut_4_lut_4_lut_adj_11
Route         1   e 0.020                                  \K02/n4191
MUXL5       ---     0.212           BLUT to Z              \K02/i150
Route         1   e 0.788                                  \K02/n104
LUT4        ---     0.448              A to Z              \K02/i155_4_lut
Route         1   e 0.788                                  \K02/oscdiv0_c_enable_7
                  --------
                    8.493  (30.8% logic, 69.2% route), 7 logic levels.


Passed:  The following path meets requirements by 991.248ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \K02/pcoder.aux2_73  (from oscdiv0_c +)
   Destination:    FD1P3AX    SP             \K02/outcoder_i5  (to oscdiv0_c +)

   Delay:                   8.493ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

      8.493ns data_path \K02/pcoder.aux2_73 to \K02/outcoder_i5 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 991.248ns

 Path Details: \K02/pcoder.aux2_73 to \K02/outcoder_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \K02/pcoder.aux2_73 (from oscdiv0_c)
Route        10   e 1.388                                  pcoder.aux2
LUT4        ---     0.448              D to Z              \K02/i4134_2_lut_2_lut_rep_43_3_lut_4_lut
Route         3   e 1.051                                  n4686
LUT4        ---     0.448              C to Z              \K02/i779_4_lut
Route         3   e 1.051                                  n1000
MUXL5       ---     0.212           ALUT to Z              \K02/i4248
Route         1   e 0.788                                  \K02/n4625
LUT4        ---     0.448              D to Z              \K02/i1_4_lut_4_lut_4_lut_adj_11
Route         1   e 0.020                                  \K02/n4191
MUXL5       ---     0.212           BLUT to Z              \K02/i150
Route         1   e 0.788                                  \K02/n104
LUT4        ---     0.448              A to Z              \K02/i155_4_lut
Route         1   e 0.788                                  \K02/oscdiv0_c_enable_7
                  --------
                    8.493  (30.8% logic, 69.2% route), 7 logic levels.


Passed:  The following path meets requirements by 991.297ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \K02/pcoder.aux0_70  (from oscdiv0_c +)
   Destination:    FD1P3AX    SP             \K02/outcoder_i4  (to oscdiv0_c +)

   Delay:                   8.444ns  (31.3% logic, 68.7% route), 6 logic levels.

 Constraint Details:

      8.444ns data_path \K02/pcoder.aux0_70 to \K02/outcoder_i4 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 991.297ns

 Path Details: \K02/pcoder.aux0_70 to \K02/outcoder_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \K02/pcoder.aux0_70 (from oscdiv0_c)
Route         9   e 1.363                                  \K02/pcoder.aux0
LUT4        ---     0.448              A to Z              \K02/i1_2_lut_rep_51
Route         4   e 1.120                                  n4694
LUT4        ---     0.448              A to Z              \K02/i2_3_lut_4_lut_adj_8
Route         1   e 0.788                                  \K02/n3817
LUT4        ---     0.448              D to Z              \K02/i1_4_lut_4_lut_adj_13
Route         2   e 0.954                                  \K02/n4205
LUT4        ---     0.448              B to Z              \K02/i101_4_lut
Route         1   e 0.788                                  \K02/n67_adj_257
LUT4        ---     0.448              D to Z              \K02/i102_4_lut_4_lut
Route         1   e 0.788                                  \K02/oscdiv0_c_enable_8
                  --------
                    8.444  (31.3% logic, 68.7% route), 6 logic levels.

Report: 8.752 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscraw0_c]               |  1000.000 ns|     9.419 ns|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscdiv0_c]               |  1000.000 ns|     8.752 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  1010 paths, 211 nets, and 479 connections (64.5% coverage)


Peak memory: 60850176 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
