INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
