Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Feb 21 14:01:30 2019
| Host             : 688DDH running 64-bit major release  (build 9200)
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.473        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.323        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 56.5         |
| Junction Temperature (C) | 53.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |       17 |       --- |             --- |
| Slice Logic              |     0.081 |    23800 |       --- |             --- |
|   LUT as Logic           |     0.063 |     7399 |     17600 |           42.04 |
|   CARRY4                 |     0.008 |     1304 |      4400 |           29.64 |
|   Register               |     0.007 |    11489 |     35200 |           32.64 |
|   LUT as Shift Register  |     0.001 |      201 |      6000 |            3.35 |
|   LUT as Distributed RAM |    <0.001 |      208 |      6000 |            3.47 |
|   F7/F8 Muxes            |    <0.001 |       15 |     17600 |            0.09 |
|   Others                 |     0.000 |     1313 |       --- |             --- |
| Signals                  |     0.115 |    20073 |       --- |             --- |
| Block RAM                |     0.179 |       52 |        60 |           86.67 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.110 |       76 |        80 |           95.00 |
| I/O                      |     0.265 |       91 |       100 |           91.00 |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.292 |        1 |       --- |             --- |
| Static Power             |     0.150 |          |           |                 |
| Total                    |     2.473 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.566 |       0.553 |      0.012 |
| Vccaux    |       1.800 |     0.125 |       0.115 |      0.010 |
| Vcco33    |       3.300 |     0.078 |       0.077 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.020 |       0.015 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.719 |       0.678 |      0.041 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                   | Domain                                                                | Constraint (ns) |
+-------------------------+-----------------------------------------------------------------------+-----------------+
| adc_clk                 | adc_clk_p_i                                                           |             8.0 |
| clk_fb                  | pll/clk_fb                                                            |             8.0 |
| clk_fpga_3              | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| clk_out1_clk_10MHz_sync | nolabel_line949/inst/clk_out1_clk_10MHz_sync                          |           100.0 |
| clkfbout_clk_10MHz_sync | nolabel_line949/inst/clkfbout_clk_10MHz_sync                          |             8.0 |
| pll_adc_clk             | adc_clk                                                               |             8.0 |
| pll_adc_clk             | pll/pll_adc_clk                                                       |             8.0 |
| pll_clk_adc_2x          | pll/pll_clk_adc_2x                                                    |             4.0 |
| pll_dac_clk_1x          | pll/pll_dac_clk_1x                                                    |             8.0 |
| pll_dac_clk_2p          | pll/pll_dac_clk_2p                                                    |             4.0 |
| pll_dac_clk_2x          | pll/pll_dac_clk_2x                                                    |             4.0 |
+-------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| red_pitaya_top                               |     2.323 |
|   addr_packed_inst                           |     0.007 |
|     FIFO_inst                                |     0.003 |
|       U0                                     |     0.003 |
|     FSM_inst                                 |     0.004 |
|       ram_inst                               |     0.003 |
|   dpll_wrapper_inst                          |     0.444 |
|     DDC0_inst                                |     0.138 |
|       CORDIC_inst                            |     0.019 |
|       LO_DDS_inst                            |     0.043 |
|       ddc_frontend_lowpass_filter_inst_I     |     0.030 |
|       ddc_frontend_lowpass_filter_inst_Q     |     0.031 |
|       first_order_IIR_highpass_filter_inst   |     0.003 |
|       inphase_quantizer                      |     0.002 |
|       input_multiplier_I                     |     0.002 |
|       input_multiplier_Q                     |     0.002 |
|       quadrature_quantizer                   |     0.002 |
|     DDC1_inst                                |     0.136 |
|       CORDIC_inst                            |     0.019 |
|       LO_DDS_inst                            |     0.042 |
|       ddc_frontend_lowpass_filter_inst_I     |     0.030 |
|       ddc_frontend_lowpass_filter_inst_Q     |     0.030 |
|       first_order_IIR_highpass_filter_inst   |     0.003 |
|       inphase_quantizer                      |     0.002 |
|       input_multiplier_I                     |     0.002 |
|       input_multiplier_Q                     |     0.002 |
|       quadrature_quantizer                   |     0.002 |
|     PLL0_loop_filters                        |     0.032 |
|       IIR_LPF_inst                           |     0.002 |
|       d_saturation_inst                      |     0.002 |
|       integrator_with_saturation_inst2       |     0.001 |
|       pll_32x32_mult_i_inst                  |     0.006 |
|       pll_32x32_mult_ii_inst                 |     0.007 |
|       pll_wide_mult_d                        |     0.006 |
|       pll_wide_mult_p                        |     0.002 |
|     PLL1_loop_filters                        |     0.033 |
|       IIR_LPF_inst                           |     0.002 |
|       d_saturation_inst                      |     0.001 |
|       integrator_with_saturation_inst2       |     0.002 |
|       pll_32x32_mult_i_inst                  |     0.006 |
|       pll_32x32_mult_ii_inst                 |     0.007 |
|       pll_wide_mult_d                        |     0.006 |
|       pll_wide_mult_p                        |     0.003 |
|     dither_lockin_wrapper0                   |     0.005 |
|       dither_lockin_inst                     |     0.005 |
|     dither_lockin_wrapper1                   |     0.005 |
|       dither_lockin_inst                     |     0.005 |
|     dual_type_frequency_counter_inst0        |     0.011 |
|       triangular_frequency_counter_inst1     |     0.005 |
|       triangular_frequency_counter_inst2     |     0.005 |
|     dual_type_frequency_counter_inst1        |     0.012 |
|       triangular_frequency_counter_inst1     |     0.006 |
|       triangular_frequency_counter_inst2     |     0.005 |
|     multiplexer_NbitsxMsignals_to_Nbits_inst |     0.002 |
|     output_summing_dac0                      |     0.002 |
|     output_summing_dac1                      |     0.002 |
|     registers_read_inst                      |     0.004 |
|       fifo_generator_0_inst                  |     0.003 |
|     system_identification_vna_inst           |     0.057 |
|       system_identification_vna_inst         |     0.055 |
|   i_hk                                       |     0.001 |
|   i_ps                                       |     1.320 |
|     axi_master[0]                            |     0.002 |
|     axi_master[1]                            |     0.002 |
|     axi_slave_gp0                            |     0.002 |
|     system_i                                 |     1.313 |
|       system_i                               |     1.313 |
|   i_scope                                    |     0.005 |
|     i_wr0                                    |     0.003 |
|     i_wr1                                    |     0.003 |
|   mux_vco                                    |     0.026 |
|     internal_vco_inst                        |     0.025 |
|       LO_DDS_inst                            |     0.022 |
|   nolabel_line949                            |     0.106 |
|     inst                                     |     0.106 |
|   pll                                        |     0.098 |
|   ram_data_logger_i                          |     0.045 |
|     ram_inst                                 |     0.044 |
+----------------------------------------------+-----------+


