# RISC-V SoC Tapeout Program - VSD

This repository contains my work for the RISC-V SoC Tapeout Program by VSD.

## Week 0

This week focuses on setting up the EDA tools environment and basic tool verification.

### Tools Installation Screenshots

The following screenshots demonstrate successful installation and setup of essential EDA tools:

- **Yosys** - Open-source synthesis tool
- **Iverilog** - Icarus Verilog simulator  
- **GTKWave** - Waveform viewer

### Files Structure

```
Week 0/
└── assets/
    ├── yosys.jpg      # Yosys tool installation verification
    ├── Iverilog.jpg   # Iverilog installation verification
    └── gtkwave.jpg    # GTKWave installation verification
```

## Author

Sneha Srivastava  
GitHub: [@srivastavasneha004](https://github.com/srivastavasneha004)