{"vcs1":{"timestamp_begin":1740049142.296190791, "rt":4.37, "ut":4.12, "st":0.20}}
{"vcselab":{"timestamp_begin":1740049146.750060544, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740049147.078249855, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740049141.996333415}
{"VCS_COMP_START_TIME": 1740049141.996333415}
{"VCS_COMP_END_TIME": 1740049147.386377724}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287852}}
{"vcselab": {"peak_mem": 150348}}
