ARM R0063
"PosWW PodWR DpAddrdW Wse DMBdWR Fre"
Cycle=Fre PosWW PodWR DpAddrdW Wse DMBdWR
Relax=[Wse,DMBdWR,Fre]
Safe=PosWW PodWR DpAddrdW
Prefetch=0:x=F,0:z=W,1:z=F,1:x=T
Com=Ws Fr
Orig=PosWW PodWR DpAddrdW Wse DMBdWR Fre
{
%x0=x; %y0=y; %z0=z;
%z1=z; %x1=x;
}
 P0              | P1           ;
 MOV R0,#1       | MOV R0,#2    ;
 STR R0,[%x0]    | STR R0,[%z1] ;
 MOV R1,#2       | DMB          ;
 STR R1,[%x0]    | LDR R1,[%x1] ;
 LDR R2,[%y0]    |              ;
 EOR R3,R2,R2    |              ;
 MOV R4,#1       |              ;
 STR R4,[R3,%z0] |              ;
exists
(x=2 /\ z=2 /\ 1:R1=0)
