##Cell Design and Characterization Flow

![Screenshot (131)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/0c782b64-cded-43d8-af1f-683be5b31f89)
![Screenshot (133)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/b7a008be-031b-4fe8-80f5-097baf31a434)
Library consits of different cell with different functionality as-well-as different sizes and of different threshold voltages.
![Screenshot (134)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/042bb1bf-4ea0-437b-ad39-01f2a33dc77f)
![Screenshot (139)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/61f60748-58df-4f5b-bd6e-ee5496690099)
![Screenshot (140)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/3d8b748e-c773-4afe-9f68-fcc2878e5de9)
![Screenshot (147)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/06502be6-4c76-4a77-85e6-a57771f57c6d)
![Screenshot (144)](https://github.com/Sairamvanam/-NASSCOM-VSD-SoC-Design-Program/assets/163321291/6c607fc7-0e84-46d6-a6d4-6b409a08fe9f)
![Uploading Screenshot (149).pngâ€¦]()
