Analysis & Synthesis report for g21_lab3
Tue Nov 28 10:20:59 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Deal_FSM|present_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. SignalTap II Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Connections to In-System Debugging Instance "auto_signaltap_0"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 10:20:59 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; g21_lab3                                        ;
; Top-level Entity Name              ; Deal_FSM                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 775                                             ;
;     Total combinational functions  ; 443                                             ;
;     Dedicated logic registers      ; 582                                             ;
; Total registers                    ; 582                                             ;
; Total pins                         ; 24                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,816                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Deal_FSM           ; g21_lab3           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------+---------+
; Deal_FSM.vhd                                                                           ; yes             ; User VHDL File                           ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd               ;         ;
; sld_signaltap.vhd                                                                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                    ;         ;
; sld_signaltap_impl.vhd                                                                 ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd               ;         ;
; sld_ela_control.vhd                                                                    ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                  ;         ;
; lpm_shiftreg.tdf                                                                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                     ;         ;
; lpm_constant.inc                                                                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; dffeea.inc                                                                             ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                           ;         ;
; aglobal130.inc                                                                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                       ;         ;
; sld_mbpmg.vhd                                                                          ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                        ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                           ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd         ;         ;
; sld_buffer_manager.vhd                                                                 ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd               ;         ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                                                             ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                                                             ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                                                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_mp14.tdf                                                                 ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/altsyncram_mp14.tdf     ;         ;
; altdpram.tdf                                                                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                         ;         ;
; memmodes.inc                                                                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                       ;         ;
; a_hdffe.inc                                                                            ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                          ;         ;
; alt_le_rden_reg.inc                                                                    ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                  ;         ;
; altsyncram.inc                                                                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                       ;         ;
; lpm_mux.tdf                                                                            ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                          ;         ;
; muxlut.inc                                                                             ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                           ;         ;
; bypassff.inc                                                                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; altshift.inc                                                                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; db/mux_aoc.tdf                                                                         ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_aoc.tdf             ;         ;
; lpm_decode.tdf                                                                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                       ;         ;
; declut.inc                                                                             ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                           ;         ;
; lpm_compare.inc                                                                        ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; db/decode_rqf.tdf                                                                      ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/decode_rqf.tdf          ;         ;
; lpm_counter.tdf                                                                        ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                      ;         ;
; lpm_add_sub.inc                                                                        ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; cmpconst.inc                                                                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                         ;         ;
; lpm_counter.inc                                                                        ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; alt_counter_stratix.inc                                                                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;         ;
; db/cntr_rbi.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_rbi.tdf            ;         ;
; db/cmpr_9cc.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_9cc.tdf            ;         ;
; db/cntr_02j.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_02j.tdf            ;         ;
; db/cntr_sbi.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_sbi.tdf            ;         ;
; db/cmpr_8cc.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_8cc.tdf            ;         ;
; db/cntr_gui.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_gui.tdf            ;         ;
; db/cmpr_5cc.tdf                                                                        ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_5cc.tdf            ;         ;
; sld_rom_sr.vhd                                                                         ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;         ;
; sld_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                          ;         ;
; sld_jtag_hub.vhd                                                                       ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                      ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                         ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_a9j.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_a9j.tdf            ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_70k.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_70k.tdf            ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_acj.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_acj.tdf            ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_p5j.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_p5j.tdf            ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf                           ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_5oc.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_5oc.tdf             ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf                     ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_j4e.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_j4e.tdf             ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/altsyncram_q371.tdf     ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/altsyncram_q371.tdf     ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_v4e.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_v4e.tdf             ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf                           ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf                           ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_qmc.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_qmc.tdf             ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                       ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                      ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                  ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/lpm_divide_grp.tdf      ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/lpm_divide_grp.tdf      ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/sign_div_unsign_bkh.tdf ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/sign_div_unsign_bkh.tdf ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/alt_u_div_ove.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/alt_u_div_ove.tdf       ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/add_sub_lkc.tdf         ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/add_sub_lkc.tdf         ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/add_sub_mkc.tdf         ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/add_sub_mkc.tdf         ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/lpm_constant_bj4.tdf    ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/lpm_constant_bj4.tdf    ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_randu.vhd              ; yes             ; Auto-Found VHDL File                     ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_randu.vhd              ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/add_sub.vhd                ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/add_sub.vhd                ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                      ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                          ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                          ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                         ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                         ;         ;
; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc              ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc              ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/add_sub_plh.tdf         ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/add_sub_plh.tdf         ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_mmc.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_mmc.tdf             ;         ;
; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_modulo_13.bdf          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_modulo_13.bdf          ;         ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 775                      ;
;                                             ;                          ;
; Total combinational functions               ; 443                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 203                      ;
;     -- 3 input functions                    ; 144                      ;
;     -- <=2 input functions                  ; 96                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 400                      ;
;     -- arithmetic mode                      ; 43                       ;
;                                             ;                          ;
; Total registers                             ; 582                      ;
;     -- Dedicated logic registers            ; 582                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 24                       ;
; Total memory bits                           ; 2816                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 331                      ;
; Total fan-out                               ; 3509                     ;
; Average fan-out                             ; 3.26                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Deal_FSM                                                                                               ; 443 (48)          ; 582 (21)     ; 2816        ; 0            ; 0       ; 0         ; 24   ; 0            ; |Deal_FSM                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 274 (1)           ; 475 (44)     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 273 (0)           ; 431 (0)      ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 273 (21)          ; 431 (114)    ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_mp14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 53 (1)            ; 126 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 44 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 44 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 8 (8)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 85 (10)           ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_rbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rbi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 21 (21)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deal_FSM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Deal_FSM|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+-----------------------+--------------------------+--------------------------+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------+-------------------------+-------------------------+---------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+---------------------------+---------------------+-----------------------+
; Name                       ; present_state.compare ; present_state.player_win ; present_state.dealer_win ; present_state.player_test ; present_state.dealer_test ; present_state.player_en ; present_state.dealer_en ; present_state.player_play ; present_state.player_fc ; present_state.dealer_fc ; present_state.dealer_play ; present_state.player_card2 ; present_state.player_card1 ; present_state.dealer_card2 ; present_state.dealer_card1 ; present_state.player_wait ; present_state.dealer_wait ; present_state.ready ; present_state.waiting ;
+----------------------------+-----------------------+--------------------------+--------------------------+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------+-------------------------+-------------------------+---------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+---------------------------+---------------------+-----------------------+
; present_state.waiting      ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 0                     ;
; present_state.ready        ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 1                   ; 1                     ;
; present_state.dealer_wait  ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 1                         ; 0                   ; 1                     ;
; present_state.player_wait  ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 1                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_card1 ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 1                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_card2 ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 1                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_card1 ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 1                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_card2 ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 1                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_play  ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 1                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_fc    ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 1                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_fc    ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 1                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_play  ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 1                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_en    ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 1                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_en    ; 0                     ; 0                        ; 0                        ; 0                         ; 0                         ; 1                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_test  ; 0                     ; 0                        ; 0                        ; 0                         ; 1                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_test  ; 0                     ; 0                        ; 0                        ; 1                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.dealer_win   ; 0                     ; 0                        ; 1                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.player_win   ; 0                     ; 1                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
; present_state.compare      ; 1                     ; 0                        ; 0                        ; 0                         ; 0                         ; 0                       ; 0                       ; 0                         ; 0                       ; 0                       ; 0                         ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                   ; 1                     ;
+----------------------------+-----------------------+--------------------------+--------------------------+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------+-------------------------+-------------------------+---------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+---------------------------+---------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; next_state.waiting_1046                             ; Selector34          ; yes                    ;
; next_state.ready_1020                               ; Selector34          ; yes                    ;
; next_state.dealer_fc_812                            ; Selector34          ; yes                    ;
; next_state.player_fc_786                            ; Selector34          ; yes                    ;
; next_state.dealer_card1_942                         ; Selector34          ; yes                    ;
; next_state.dealer_card2_916                         ; Selector34          ; yes                    ;
; next_state.dealer_en_734                            ; Selector34          ; yes                    ;
; next_state.player_card1_890                         ; Selector34          ; yes                    ;
; next_state.player_card2_864                         ; Selector34          ; yes                    ;
; next_state.player_en_708                            ; Selector34          ; yes                    ;
; next_state.player_win_604                           ; Selector34          ; yes                    ;
; next_state.dealer_win_630                           ; Selector34          ; yes                    ;
; next_state.compare_578                              ; Selector34          ; yes                    ;
; next_state.player_wait_968                          ; Selector34          ; yes                    ;
; next_state.dealer_play_838                          ; Selector34          ; yes                    ;
; next_state.player_play_760                          ; Selector34          ; yes                    ;
; next_state.player_test_656                          ; Selector34          ; yes                    ;
; next_state.dealer_wait_994                          ; Selector34          ; yes                    ;
; next_state.dealer_test_682                          ; Selector34          ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Rand_Enable~reg0                      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 582   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 239   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 268   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Deal_FSM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 22                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 22                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 22780                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 5967                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 87                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 22                  ; 22               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                    ;
+---------------+---------------+---------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Type          ; Status  ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+---------------+---------------+---------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK           ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[0]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[0]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[1]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[1]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[2]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[2]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[3]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[3]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[4]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[4]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[5]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NUM[5]        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RSTButton     ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RSTButton     ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[0]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[0]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[1]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[1]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[2]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[2]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[3]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[3]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[4]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[4]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[5]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VALUE[5]      ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch1[0] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch1[0] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch1[1] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch1[1] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[0] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[0] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[1] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[1] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[2] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[2] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[3] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[3] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[4] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[4] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[5] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dipswitch2[5] ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; enable        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; enable        ; pre-synthesis ; missing ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+---------------+---------------+---------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 28 10:20:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab5 -c g21_lab3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file g21_stack52.bdf
    Info (12023): Found entity 1: g21_stack52
Info (12021): Found 2 design units, including 1 entities, in source file g21_pop_enable.vhd
    Info (12022): Found design unit 1: g21_pop_enable-g21_pop_enable_arch
    Info (12023): Found entity 1: g21_pop_enable
Info (12021): Found 2 design units, including 1 entities, in source file g21_lab2_rom1.vhd
    Info (12022): Found design unit 1: g21_lab2_rom1-SYN
    Info (12023): Found entity 1: g21_lab2_rom1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux2.vhd
    Info (12022): Found design unit 1: lpm_mux2-SYN
    Info (12023): Found entity 1: lpm_mux2
Info (12021): Found 2 design units, including 1 entities, in source file nop_lpm_constant.vhd
    Info (12022): Found design unit 1: nop_lpm_constant-SYN
    Info (12023): Found entity 1: NOP_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file init_lpm_constant.vhd
    Info (12022): Found design unit 1: init_lpm_constant-SYN
    Info (12023): Found entity 1: INIT_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file pop_lpm_constant.vhd
    Info (12022): Found design unit 1: pop_lpm_constant-SYN
    Info (12023): Found entity 1: POP_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file push_lpm_constant.vhd
    Info (12022): Found design unit 1: push_lpm_constant-SYN
    Info (12023): Found entity 1: PUSH_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file mode_select_lpm_mux.vhd
    Info (12022): Found design unit 1: mode_select_lpm_mux-SYN
    Info (12023): Found entity 1: MODE_Select_lpm_mux
Info (12021): Found 2 design units, including 1 entities, in source file stackcounter_lpm_counter.vhd
    Info (12022): Found design unit 1: stackcounter_lpm_counter-SYN
    Info (12023): Found entity 1: StackCounter_lpm_counter
Info (12021): Found 1 design units, including 1 entities, in source file g21_comp7.bdf
    Info (12023): Found entity 1: g21_comp7
Info (12021): Found 2 design units, including 1 entities, in source file a52_lpm_constant.vhd
    Info (12022): Found design unit 1: a52_lpm_constant-SYN
    Info (12023): Found entity 1: a52_lpm_constant
Info (12021): Found 1 design units, including 1 entities, in source file g21_spg.bdf
    Info (12023): Found entity 1: g21_SPG
Info (12021): Found 2 design units, including 1 entities, in source file spg_lpm_counter.vhd
    Info (12022): Found design unit 1: spg_lpm_counter-SYN
    Info (12023): Found entity 1: SPG_lpm_counter
Info (12021): Found 2 design units, including 1 entities, in source file spg_lpm_compare.vhd
    Info (12022): Found design unit 1: spg_lpm_compare-SYN
    Info (12023): Found entity 1: SPG_lpm_compare
Warning (12019): Can't analyze file -- file g21_test-bed.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd
    Info (12022): Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch
    Info (12023): Found entity 1: g21_7_segment_decoder
Info (12021): Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf
    Info (12023): Found entity 1: g21_1bitAdder
Info (12021): Found 1 design units, including 1 entities, in source file g21_adder.bdf
    Info (12023): Found entity 1: g21_adder
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constantdata.vhd
    Info (12022): Found design unit 1: lpm_constantdata-SYN
    Info (12023): Found entity 1: lpm_constantdata
Info (12021): Found 1 design units, including 1 entities, in source file g21_test_bed.bdf
    Info (12023): Found entity 1: g21_test_bed
Info (12021): Found 2 design units, including 1 entities, in source file equal1_lpm_compare0.vhd
    Info (12022): Found design unit 1: equal1_lpm_compare0-SYN
    Info (12023): Found entity 1: Equal1_lpm_compare0
Info (12021): Found 2 design units, including 1 entities, in source file test_lpm_mux3.vhd
    Info (12022): Found design unit 1: test_lpm_mux3-SYN
    Info (12023): Found entity 1: TEST_lpm_mux3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare1.vhd
    Info (12022): Found design unit 1: lpm_compare1-SYN
    Info (12023): Found entity 1: lpm_compare1
Info (12021): Found 1 design units, including 1 entities, in source file g21_test_bed_lab4.bdf
    Info (12023): Found entity 1: g21_test_bed_lab4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info (12022): Found design unit 1: lpm_divide0-SYN
    Info (12023): Found entity 1: lpm_divide0
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 4/g21_rules.vhd
    Info (12022): Found design unit 1: g21_rules1-game_rules
    Info (12023): Found entity 1: g21_rules1
Info (12021): Found 2 design units, including 1 entities, in source file g21_dealer_fsm.vhd
    Info (12022): Found design unit 1: g21_dealer_FSM-deal_machine
    Info (12023): Found entity 1: g21_dealer_FSM
Info (12021): Found 2 design units, including 1 entities, in source file g21_rules.vhd
    Info (12022): Found design unit 1: g21_rules-game_rules
    Info (12023): Found entity 1: g21_rules
Info (12021): Found 2 design units, including 1 entities, in source file g21_cardadder.vhd
    Info (12022): Found design unit 1: g21_cardAdder-game_rules
    Info (12023): Found entity 1: g21_cardAdder
Info (12021): Found 2 design units, including 1 entities, in source file deal_fsm.vhd
    Info (12022): Found design unit 1: Deal_FSM-deal_machine
    Info (12023): Found entity 1: Deal_FSM
Info (12021): Found 2 design units, including 1 entities, in source file count.vhd
    Info (12022): Found design unit 1: count-SYN
    Info (12023): Found entity 1: count
Info (12127): Elaborating entity "Deal_FSM" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(80): signal "Dealer_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(87): signal "Player_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(107): signal "Player_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(109): signal "Player_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(116): signal "Dealer_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(118): signal "Dealer_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(120): signal "Dealer_total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(134): signal "Dealer_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Deal_FSM.vhd(136): signal "Player_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Deal_FSM.vhd(53): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "next_state.compare" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_win" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_win" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_test" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_test" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_en" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_en" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_play" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_fc" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_fc" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_play" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_card2" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_card1" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_card2" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_card1" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.player_wait" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.dealer_wait" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.ready" at Deal_FSM.vhd(53)
Info (10041): Inferred latch for "next_state.waiting" at Deal_FSM.vhd(53)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mp14.tdf
    Info (12023): Found entity 1: altsyncram_mp14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf
    Info (12023): Found entity 1: cntr_rbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13012): Latch next_state.waiting_1046 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INIT
Warning (13012): Latch next_state.ready_1020 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal present_state.dealer_win
Warning (13012): Latch next_state.player_win_604 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Dealer_high
Warning (13012): Latch next_state.dealer_win_630 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Dealer_high
Warning (13012): Latch next_state.player_play_760 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Stop
Warning (13012): Latch next_state.dealer_wait_994 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Stop
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Rand_Enable" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 0 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 45 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Dealer_legal"
Info (21057): Implemented 855 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 804 logic cells
    Info (21064): Implemented 22 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Tue Nov 28 10:20:59 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


