ARM GAS  C:\usertemp\ccqg7tuq.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"fmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/fmc.c"
  19              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_FMC_MspInit:
  26              	.LFB365:
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** #include "sdram.h"
  25:Core/Src/fmc.c **** /* USER CODE END 0 */
  26:Core/Src/fmc.c **** 
  27:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram1;
  28:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram2;
  29:Core/Src/fmc.c **** SDRAM_HandleTypeDef hsdram1;
  30:Core/Src/fmc.c **** 
  31:Core/Src/fmc.c **** /* FMC initialization function */
  32:Core/Src/fmc.c **** void MX_FMC_Init(void)
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 2


  33:Core/Src/fmc.c **** {
  34:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
  35:Core/Src/fmc.c **** 
  36:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  37:Core/Src/fmc.c **** 
  38:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
  39:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
  40:Core/Src/fmc.c **** 
  41:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  42:Core/Src/fmc.c **** 
  43:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  44:Core/Src/fmc.c **** 
  45:Core/Src/fmc.c ****   /** Perform the SRAM1 memory initialization sequence
  46:Core/Src/fmc.c ****   */
  47:Core/Src/fmc.c ****   hsram1.Instance = FMC_NORSRAM_DEVICE;
  48:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  49:Core/Src/fmc.c ****   /* hsram1.Init */
  50:Core/Src/fmc.c ****   hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
  51:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
  52:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
  53:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
  54:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  57:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
  58:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  59:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
  60:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  61:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  62:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  63:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  64:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
  65:Core/Src/fmc.c ****   /* Timing */
  66:Core/Src/fmc.c ****   Timing.AddressSetupTime = 15;
  67:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
  68:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
  69:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
  70:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
  71:Core/Src/fmc.c ****   Timing.DataLatency = 17;
  72:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
  73:Core/Src/fmc.c ****   /* ExtTiming */
  74:Core/Src/fmc.c **** 
  75:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  76:Core/Src/fmc.c ****   {
  77:Core/Src/fmc.c ****     Error_Handler( );
  78:Core/Src/fmc.c ****   }
  79:Core/Src/fmc.c **** 
  80:Core/Src/fmc.c ****   /** Perform the SRAM2 memory initialization sequence
  81:Core/Src/fmc.c ****   */
  82:Core/Src/fmc.c ****   hsram2.Instance = FMC_NORSRAM_DEVICE;
  83:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  84:Core/Src/fmc.c ****   /* hsram2.Init */
  85:Core/Src/fmc.c ****   hsram2.Init.NSBank = FMC_NORSRAM_BANK2;
  86:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
  87:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
  88:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
  89:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 3


  90:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  91:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  92:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
  93:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  94:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
  95:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  96:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  97:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  98:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  99:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 100:Core/Src/fmc.c ****   /* Timing */
 101:Core/Src/fmc.c ****   Timing.AddressSetupTime = 0;
 102:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 103:Core/Src/fmc.c ****   Timing.DataSetupTime = 15;
 104:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 105:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 106:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 107:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 108:Core/Src/fmc.c ****   /* ExtTiming */
 109:Core/Src/fmc.c **** 
 110:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 111:Core/Src/fmc.c ****   {
 112:Core/Src/fmc.c ****     Error_Handler( );
 113:Core/Src/fmc.c ****   }
 114:Core/Src/fmc.c **** 
 115:Core/Src/fmc.c ****   /** Perform the SDRAM1 memory initialization sequence
 116:Core/Src/fmc.c ****   */
 117:Core/Src/fmc.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 118:Core/Src/fmc.c ****   /* hsdram1.Init */
 119:Core/Src/fmc.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 120:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 121:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 122:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 123:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 124:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 125:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 126:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 127:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 128:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 129:Core/Src/fmc.c ****   /* SdramTiming */
 130:Core/Src/fmc.c ****   SdramTiming.LoadToActiveDelay = 2;
 131:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 132:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 133:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 134:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 135:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 136:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 137:Core/Src/fmc.c **** 
 138:Core/Src/fmc.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 139:Core/Src/fmc.c ****   {
 140:Core/Src/fmc.c ****     Error_Handler( );
 141:Core/Src/fmc.c ****   }
 142:Core/Src/fmc.c **** 
 143:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
 144:Core/Src/fmc.c ****   SDRAM_Initialization_Sequence(&SDRAM_Handler);
 145:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 146:Core/Src/fmc.c **** }
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 4


 147:Core/Src/fmc.c **** 
 148:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
 149:Core/Src/fmc.c **** 
 150:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 150 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 216
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 B7B0     		sub	sp, sp, #220
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 240
 151:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 152:Core/Src/fmc.c **** 
 153:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
 154:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 154 3 view .LVU1
  43              		.loc 1 154 20 is_stmt 0 view .LVU2
  44 0004 0023     		movs	r3, #0
  45 0006 3193     		str	r3, [sp, #196]
  46 0008 3293     		str	r3, [sp, #200]
  47 000a 3393     		str	r3, [sp, #204]
  48 000c 3493     		str	r3, [sp, #208]
  49 000e 3593     		str	r3, [sp, #212]
 155:Core/Src/fmc.c ****   if (FMC_Initialized) {
  50              		.loc 1 155 3 is_stmt 1 view .LVU3
  51              		.loc 1 155 7 is_stmt 0 view .LVU4
  52 0010 2F4B     		ldr	r3, .L8
  53 0012 1B68     		ldr	r3, [r3]
  54              		.loc 1 155 6 view .LVU5
  55 0014 0BB1     		cbz	r3, .L6
  56              	.L1:
 156:Core/Src/fmc.c ****     return;
 157:Core/Src/fmc.c ****   }
 158:Core/Src/fmc.c ****   FMC_Initialized = 1;
 159:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 160:Core/Src/fmc.c **** 
 161:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 162:Core/Src/fmc.c ****   */
 163:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 164:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 165:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 166:Core/Src/fmc.c ****     {
 167:Core/Src/fmc.c ****       Error_Handler();
 168:Core/Src/fmc.c ****     }
 169:Core/Src/fmc.c **** 
 170:Core/Src/fmc.c ****   /* Peripheral clock enable */
 171:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 172:Core/Src/fmc.c **** 
 173:Core/Src/fmc.c ****   /** FMC GPIO Configuration
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 5


 174:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 175:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 176:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 177:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 178:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 179:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 180:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 181:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 182:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 183:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 184:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 185:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 186:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 187:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 188:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 189:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 190:Core/Src/fmc.c ****   PE7   ------> FMC_DA4
 191:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 192:Core/Src/fmc.c ****   PE8   ------> FMC_DA5
 193:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 194:Core/Src/fmc.c ****   PE9   ------> FMC_DA6
 195:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 196:Core/Src/fmc.c ****   PE10   ------> FMC_DA7
 197:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 198:Core/Src/fmc.c ****   PE11   ------> FMC_DA8
 199:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 200:Core/Src/fmc.c ****   PE12   ------> FMC_DA9
 201:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 202:Core/Src/fmc.c ****   PE13   ------> FMC_DA10
 203:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 204:Core/Src/fmc.c ****   PE14   ------> FMC_DA11
 205:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 206:Core/Src/fmc.c ****   PE15   ------> FMC_DA12
 207:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 208:Core/Src/fmc.c ****   PD8   ------> FMC_DA13
 209:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 210:Core/Src/fmc.c ****   PD9   ------> FMC_DA14
 211:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 212:Core/Src/fmc.c ****   PD10   ------> FMC_DA15
 213:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 214:Core/Src/fmc.c ****   PD14   ------> FMC_DA0
 215:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 216:Core/Src/fmc.c ****   PD15   ------> FMC_DA1
 217:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 218:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 219:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 220:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 221:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 222:Core/Src/fmc.c ****   PD0   ------> FMC_DA2
 223:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 224:Core/Src/fmc.c ****   PD1   ------> FMC_DA3
 225:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 226:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 227:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 228:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 229:Core/Src/fmc.c ****   PG9   ------> FMC_NE2
 230:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 6


 231:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 232:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 233:Core/Src/fmc.c ****   */
 234:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 235:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 236:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 237:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 238:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 239:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 241:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 242:Core/Src/fmc.c **** 
 243:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 244:Core/Src/fmc.c **** 
 245:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 249:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 250:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 251:Core/Src/fmc.c **** 
 252:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 253:Core/Src/fmc.c **** 
 254:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 256:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 257:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 260:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 261:Core/Src/fmc.c **** 
 262:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 263:Core/Src/fmc.c **** 
 264:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 265:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 266:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 267:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 268:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 270:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 271:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 272:Core/Src/fmc.c **** 
 273:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 274:Core/Src/fmc.c **** 
 275:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 276:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 277:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 278:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_7;
 279:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 280:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 281:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 282:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 283:Core/Src/fmc.c **** 
 284:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 285:Core/Src/fmc.c **** 
 286:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 287:Core/Src/fmc.c **** 
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 7


 288:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 289:Core/Src/fmc.c **** }
  57              		.loc 1 289 1 view .LVU6
  58 0016 37B0     		add	sp, sp, #220
  59              	.LCFI2:
  60              		.cfi_remember_state
  61              		.cfi_def_cfa_offset 20
  62              		@ sp needed
  63 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  64              	.L6:
  65              	.LCFI3:
  66              		.cfi_restore_state
 158:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  67              		.loc 1 158 3 is_stmt 1 view .LVU7
 158:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  68              		.loc 1 158 19 is_stmt 0 view .LVU8
  69 001a 2D4B     		ldr	r3, .L8
  70 001c 0122     		movs	r2, #1
  71 001e 1A60     		str	r2, [r3]
 159:Core/Src/fmc.c **** 
  72              		.loc 1 159 3 is_stmt 1 view .LVU9
 159:Core/Src/fmc.c **** 
  73              		.loc 1 159 28 is_stmt 0 view .LVU10
  74 0020 BC22     		movs	r2, #188
  75 0022 0021     		movs	r1, #0
  76 0024 02A8     		add	r0, sp, #8
  77 0026 FFF7FEFF 		bl	memset
  78              	.LVL0:
 163:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  79              		.loc 1 163 5 is_stmt 1 view .LVU11
 163:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  80              		.loc 1 163 46 is_stmt 0 view .LVU12
  81 002a 4FF08073 		mov	r3, #16777216
  82 002e 0293     		str	r3, [sp, #8]
 164:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  83              		.loc 1 164 5 is_stmt 1 view .LVU13
 165:Core/Src/fmc.c ****     {
  84              		.loc 1 165 5 view .LVU14
 165:Core/Src/fmc.c ****     {
  85              		.loc 1 165 9 is_stmt 0 view .LVU15
  86 0030 02A8     		add	r0, sp, #8
  87 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  88              	.LVL1:
 165:Core/Src/fmc.c ****     {
  89              		.loc 1 165 8 discriminator 1 view .LVU16
  90 0036 0028     		cmp	r0, #0
  91 0038 47D1     		bne	.L7
  92              	.L4:
 171:Core/Src/fmc.c **** 
  93              		.loc 1 171 3 is_stmt 1 view .LVU17
  94              	.LBB2:
 171:Core/Src/fmc.c **** 
  95              		.loc 1 171 3 view .LVU18
 171:Core/Src/fmc.c **** 
  96              		.loc 1 171 3 view .LVU19
  97 003a 264B     		ldr	r3, .L8+4
  98 003c D3F8D420 		ldr	r2, [r3, #212]
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 8


  99 0040 42F48052 		orr	r2, r2, #4096
 100 0044 C3F8D420 		str	r2, [r3, #212]
 171:Core/Src/fmc.c **** 
 101              		.loc 1 171 3 view .LVU20
 102 0048 D3F8D430 		ldr	r3, [r3, #212]
 103 004c 03F48053 		and	r3, r3, #4096
 104 0050 0193     		str	r3, [sp, #4]
 171:Core/Src/fmc.c **** 
 105              		.loc 1 171 3 view .LVU21
 106 0052 019B     		ldr	r3, [sp, #4]
 107              	.LBE2:
 171:Core/Src/fmc.c **** 
 108              		.loc 1 171 3 view .LVU22
 235:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 109              		.loc 1 235 3 view .LVU23
 235:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 110              		.loc 1 235 23 is_stmt 0 view .LVU24
 111 0054 4FF63F03 		movw	r3, #63551
 112 0058 3193     		str	r3, [sp, #196]
 238:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 113              		.loc 1 238 3 is_stmt 1 view .LVU25
 238:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 238 24 is_stmt 0 view .LVU26
 115 005a 0227     		movs	r7, #2
 116 005c 3297     		str	r7, [sp, #200]
 239:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117              		.loc 1 239 3 is_stmt 1 view .LVU27
 239:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 239 24 is_stmt 0 view .LVU28
 119 005e 0026     		movs	r6, #0
 120 0060 3396     		str	r6, [sp, #204]
 240:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 121              		.loc 1 240 3 is_stmt 1 view .LVU29
 240:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 240 25 is_stmt 0 view .LVU30
 123 0062 0325     		movs	r5, #3
 124 0064 3495     		str	r5, [sp, #208]
 241:Core/Src/fmc.c **** 
 125              		.loc 1 241 3 is_stmt 1 view .LVU31
 241:Core/Src/fmc.c **** 
 126              		.loc 1 241 29 is_stmt 0 view .LVU32
 127 0066 0C24     		movs	r4, #12
 128 0068 3594     		str	r4, [sp, #212]
 243:Core/Src/fmc.c **** 
 129              		.loc 1 243 3 is_stmt 1 view .LVU33
 130 006a 31A9     		add	r1, sp, #196
 131 006c 1A48     		ldr	r0, .L8+8
 132 006e FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL2:
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 246 3 view .LVU34
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 246 23 is_stmt 0 view .LVU35
 136 0072 0D23     		movs	r3, #13
 137 0074 3193     		str	r3, [sp, #196]
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 247 3 is_stmt 1 view .LVU36
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 9


 247:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 247 24 is_stmt 0 view .LVU37
 140 0076 3297     		str	r7, [sp, #200]
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141              		.loc 1 248 3 is_stmt 1 view .LVU38
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142              		.loc 1 248 24 is_stmt 0 view .LVU39
 143 0078 3396     		str	r6, [sp, #204]
 249:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 249 3 is_stmt 1 view .LVU40
 249:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145              		.loc 1 249 25 is_stmt 0 view .LVU41
 146 007a 3495     		str	r5, [sp, #208]
 250:Core/Src/fmc.c **** 
 147              		.loc 1 250 3 is_stmt 1 view .LVU42
 250:Core/Src/fmc.c **** 
 148              		.loc 1 250 29 is_stmt 0 view .LVU43
 149 007c 3594     		str	r4, [sp, #212]
 252:Core/Src/fmc.c **** 
 150              		.loc 1 252 3 is_stmt 1 view .LVU44
 151 007e 31A9     		add	r1, sp, #196
 152 0080 1648     		ldr	r0, .L8+12
 153 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL3:
 255:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 155              		.loc 1 255 3 view .LVU45
 255:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 156              		.loc 1 255 23 is_stmt 0 view .LVU46
 157 0086 48F23733 		movw	r3, #33591
 158 008a 3193     		str	r3, [sp, #196]
 257:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 257 3 is_stmt 1 view .LVU47
 257:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 257 24 is_stmt 0 view .LVU48
 161 008c 3297     		str	r7, [sp, #200]
 258:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 258 3 is_stmt 1 view .LVU49
 258:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 258 24 is_stmt 0 view .LVU50
 164 008e 3396     		str	r6, [sp, #204]
 259:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165              		.loc 1 259 3 is_stmt 1 view .LVU51
 259:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 166              		.loc 1 259 25 is_stmt 0 view .LVU52
 167 0090 3495     		str	r5, [sp, #208]
 260:Core/Src/fmc.c **** 
 168              		.loc 1 260 3 is_stmt 1 view .LVU53
 260:Core/Src/fmc.c **** 
 169              		.loc 1 260 29 is_stmt 0 view .LVU54
 170 0092 3594     		str	r4, [sp, #212]
 262:Core/Src/fmc.c **** 
 171              		.loc 1 262 3 is_stmt 1 view .LVU55
 172 0094 31A9     		add	r1, sp, #196
 173 0096 1248     		ldr	r0, .L8+16
 174 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL4:
 265:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 10


 176              		.loc 1 265 3 view .LVU56
 265:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 177              		.loc 1 265 23 is_stmt 0 view .LVU57
 178 009c 4FF68373 		movw	r3, #65411
 179 00a0 3193     		str	r3, [sp, #196]
 268:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 268 3 is_stmt 1 view .LVU58
 268:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 268 24 is_stmt 0 view .LVU59
 182 00a2 3297     		str	r7, [sp, #200]
 269:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 269 3 is_stmt 1 view .LVU60
 269:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 269 24 is_stmt 0 view .LVU61
 185 00a4 3396     		str	r6, [sp, #204]
 270:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 270 3 is_stmt 1 view .LVU62
 270:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 187              		.loc 1 270 25 is_stmt 0 view .LVU63
 188 00a6 3495     		str	r5, [sp, #208]
 271:Core/Src/fmc.c **** 
 189              		.loc 1 271 3 is_stmt 1 view .LVU64
 271:Core/Src/fmc.c **** 
 190              		.loc 1 271 29 is_stmt 0 view .LVU65
 191 00a8 3594     		str	r4, [sp, #212]
 273:Core/Src/fmc.c **** 
 192              		.loc 1 273 3 is_stmt 1 view .LVU66
 193 00aa 31A9     		add	r1, sp, #196
 194 00ac 0D48     		ldr	r0, .L8+20
 195 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 276:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 197              		.loc 1 276 3 view .LVU67
 276:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 198              		.loc 1 276 23 is_stmt 0 view .LVU68
 199 00b2 4CF2B373 		movw	r3, #51123
 200 00b6 3193     		str	r3, [sp, #196]
 279:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 279 3 is_stmt 1 view .LVU69
 279:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 279 24 is_stmt 0 view .LVU70
 203 00b8 3297     		str	r7, [sp, #200]
 280:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 280 3 is_stmt 1 view .LVU71
 280:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205              		.loc 1 280 24 is_stmt 0 view .LVU72
 206 00ba 3396     		str	r6, [sp, #204]
 281:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 207              		.loc 1 281 3 is_stmt 1 view .LVU73
 281:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 208              		.loc 1 281 25 is_stmt 0 view .LVU74
 209 00bc 3495     		str	r5, [sp, #208]
 282:Core/Src/fmc.c **** 
 210              		.loc 1 282 3 is_stmt 1 view .LVU75
 282:Core/Src/fmc.c **** 
 211              		.loc 1 282 29 is_stmt 0 view .LVU76
 212 00be 3594     		str	r4, [sp, #212]
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 11


 284:Core/Src/fmc.c **** 
 213              		.loc 1 284 3 is_stmt 1 view .LVU77
 214 00c0 31A9     		add	r1, sp, #196
 215 00c2 0948     		ldr	r0, .L8+24
 216 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 218 00c8 A5E7     		b	.L1
 219              	.L7:
 167:Core/Src/fmc.c ****     }
 220              		.loc 1 167 7 view .LVU78
 221 00ca FFF7FEFF 		bl	Error_Handler
 222              	.LVL7:
 223 00ce B4E7     		b	.L4
 224              	.L9:
 225              		.align	2
 226              	.L8:
 227 00d0 00000000 		.word	FMC_Initialized
 228 00d4 00440258 		.word	1476543488
 229 00d8 00140258 		.word	1476531200
 230 00dc 00080258 		.word	1476528128
 231 00e0 00180258 		.word	1476532224
 232 00e4 00100258 		.word	1476530176
 233 00e8 000C0258 		.word	1476529152
 234              		.cfi_endproc
 235              	.LFE365:
 237              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 238              		.align	1
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	HAL_FMC_MspDeInit:
 244              	.LFB368:
 290:Core/Src/fmc.c **** 
 291:Core/Src/fmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 292:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 293:Core/Src/fmc.c **** 
 294:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 295:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 296:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 297:Core/Src/fmc.c **** 
 298:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 299:Core/Src/fmc.c **** }
 300:Core/Src/fmc.c **** 
 301:Core/Src/fmc.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 302:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 303:Core/Src/fmc.c **** 
 304:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 0 */
 305:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 306:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 307:Core/Src/fmc.c **** 
 308:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 1 */
 309:Core/Src/fmc.c **** }
 310:Core/Src/fmc.c **** 
 311:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 312:Core/Src/fmc.c **** 
 313:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 245              		.loc 1 313 36 view -0
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 12


 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 08B5     		push	{r3, lr}
 250              	.LCFI4:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
 314:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 315:Core/Src/fmc.c **** 
 316:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 317:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 254              		.loc 1 317 3 view .LVU80
 255              		.loc 1 317 7 is_stmt 0 view .LVU81
 256 0002 134B     		ldr	r3, .L14
 257 0004 1B68     		ldr	r3, [r3]
 258              		.loc 1 317 6 view .LVU82
 259 0006 03B1     		cbz	r3, .L13
 260              	.L10:
 318:Core/Src/fmc.c ****     return;
 319:Core/Src/fmc.c ****   }
 320:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 321:Core/Src/fmc.c ****   /* Peripheral clock enable */
 322:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 323:Core/Src/fmc.c **** 
 324:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 325:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 326:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 327:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 328:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 329:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 330:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 331:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 332:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 333:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 334:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 335:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 336:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 337:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 338:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 339:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 340:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 341:Core/Src/fmc.c ****   PE7   ------> FMC_DA4
 342:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 343:Core/Src/fmc.c ****   PE8   ------> FMC_DA5
 344:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 345:Core/Src/fmc.c ****   PE9   ------> FMC_DA6
 346:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 347:Core/Src/fmc.c ****   PE10   ------> FMC_DA7
 348:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 349:Core/Src/fmc.c ****   PE11   ------> FMC_DA8
 350:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 351:Core/Src/fmc.c ****   PE12   ------> FMC_DA9
 352:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 353:Core/Src/fmc.c ****   PE13   ------> FMC_DA10
 354:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 355:Core/Src/fmc.c ****   PE14   ------> FMC_DA11
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 13


 356:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 357:Core/Src/fmc.c ****   PE15   ------> FMC_DA12
 358:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 359:Core/Src/fmc.c ****   PD8   ------> FMC_DA13
 360:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 361:Core/Src/fmc.c ****   PD9   ------> FMC_DA14
 362:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 363:Core/Src/fmc.c ****   PD10   ------> FMC_DA15
 364:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 365:Core/Src/fmc.c ****   PD14   ------> FMC_DA0
 366:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 367:Core/Src/fmc.c ****   PD15   ------> FMC_DA1
 368:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 369:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 370:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 371:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 372:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 373:Core/Src/fmc.c ****   PD0   ------> FMC_DA2
 374:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 375:Core/Src/fmc.c ****   PD1   ------> FMC_DA3
 376:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 377:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 378:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 379:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 380:Core/Src/fmc.c ****   PG9   ------> FMC_NE2
 381:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 382:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 383:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 384:Core/Src/fmc.c ****   */
 385:Core/Src/fmc.c **** 
 386:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 387:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 388:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 389:Core/Src/fmc.c **** 
 390:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3);
 391:Core/Src/fmc.c **** 
 392:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 393:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15);
 394:Core/Src/fmc.c **** 
 395:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 396:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 397:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 398:Core/Src/fmc.c **** 
 399:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 400:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 401:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_7);
 402:Core/Src/fmc.c **** 
 403:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 404:Core/Src/fmc.c **** 
 405:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 406:Core/Src/fmc.c **** }
 261              		.loc 1 406 1 view .LVU83
 262 0008 08BD     		pop	{r3, pc}
 263              	.L13:
 320:Core/Src/fmc.c ****   /* Peripheral clock enable */
 264              		.loc 1 320 3 is_stmt 1 view .LVU84
 320:Core/Src/fmc.c ****   /* Peripheral clock enable */
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 14


 265              		.loc 1 320 21 is_stmt 0 view .LVU85
 266 000a 114B     		ldr	r3, .L14
 267 000c 0122     		movs	r2, #1
 268 000e 1A60     		str	r2, [r3]
 322:Core/Src/fmc.c **** 
 269              		.loc 1 322 3 is_stmt 1 view .LVU86
 270 0010 104A     		ldr	r2, .L14+4
 271 0012 D2F8D430 		ldr	r3, [r2, #212]
 272 0016 23F48053 		bic	r3, r3, #4096
 273 001a C2F8D430 		str	r3, [r2, #212]
 386:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 274              		.loc 1 386 3 view .LVU87
 275 001e 4FF63F01 		movw	r1, #63551
 276 0022 0D48     		ldr	r0, .L14+8
 277 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 278              	.LVL8:
 390:Core/Src/fmc.c **** 
 279              		.loc 1 390 3 view .LVU88
 280 0028 0D21     		movs	r1, #13
 281 002a 0C48     		ldr	r0, .L14+12
 282 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 283              	.LVL9:
 392:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15);
 284              		.loc 1 392 3 view .LVU89
 285 0030 48F23731 		movw	r1, #33591
 286 0034 0A48     		ldr	r0, .L14+16
 287 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL10:
 395:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 289              		.loc 1 395 3 view .LVU90
 290 003a 4FF68371 		movw	r1, #65411
 291 003e 0948     		ldr	r0, .L14+20
 292 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293              	.LVL11:
 399:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 294              		.loc 1 399 3 view .LVU91
 295 0044 4CF2B371 		movw	r1, #51123
 296 0048 0748     		ldr	r0, .L14+24
 297 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 298              	.LVL12:
 299 004e DBE7     		b	.L10
 300              	.L15:
 301              		.align	2
 302              	.L14:
 303 0050 00000000 		.word	FMC_DeInitialized
 304 0054 00440258 		.word	1476543488
 305 0058 00140258 		.word	1476531200
 306 005c 00080258 		.word	1476528128
 307 0060 00180258 		.word	1476532224
 308 0064 00100258 		.word	1476530176
 309 0068 000C0258 		.word	1476529152
 310              		.cfi_endproc
 311              	.LFE368:
 313              		.section	.text.MX_FMC_Init,"ax",%progbits
 314              		.align	1
 315              		.global	MX_FMC_Init
 316              		.syntax unified
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 15


 317              		.thumb
 318              		.thumb_func
 320              	MX_FMC_Init:
 321              	.LFB364:
  33:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 322              		.loc 1 33 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 56
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326 0000 10B5     		push	{r4, lr}
 327              	.LCFI5:
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 4, -8
 330              		.cfi_offset 14, -4
 331 0002 8EB0     		sub	sp, sp, #56
 332              	.LCFI6:
 333              		.cfi_def_cfa_offset 64
  38:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 334              		.loc 1 38 3 view .LVU93
  38:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 335              		.loc 1 38 29 is_stmt 0 view .LVU94
 336 0004 0022     		movs	r2, #0
 337 0006 0792     		str	r2, [sp, #28]
 338 0008 0892     		str	r2, [sp, #32]
 339 000a 0992     		str	r2, [sp, #36]
 340 000c 0A92     		str	r2, [sp, #40]
 341 000e 0B92     		str	r2, [sp, #44]
 342 0010 0C92     		str	r2, [sp, #48]
 343 0012 0D92     		str	r2, [sp, #52]
  39:Core/Src/fmc.c **** 
 344              		.loc 1 39 3 is_stmt 1 view .LVU95
  39:Core/Src/fmc.c **** 
 345              		.loc 1 39 27 is_stmt 0 view .LVU96
 346 0014 0092     		str	r2, [sp]
 347 0016 0192     		str	r2, [sp, #4]
 348 0018 0292     		str	r2, [sp, #8]
 349 001a 0392     		str	r2, [sp, #12]
 350 001c 0492     		str	r2, [sp, #16]
 351 001e 0592     		str	r2, [sp, #20]
 352 0020 0692     		str	r2, [sp, #24]
  47:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 353              		.loc 1 47 3 is_stmt 1 view .LVU97
  47:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 354              		.loc 1 47 19 is_stmt 0 view .LVU98
 355 0022 4248     		ldr	r0, .L24
 356 0024 424B     		ldr	r3, .L24+4
 357 0026 0360     		str	r3, [r0]
  48:Core/Src/fmc.c ****   /* hsram1.Init */
 358              		.loc 1 48 3 is_stmt 1 view .LVU99
  48:Core/Src/fmc.c ****   /* hsram1.Init */
 359              		.loc 1 48 19 is_stmt 0 view .LVU100
 360 0028 03F58273 		add	r3, r3, #260
 361 002c 4360     		str	r3, [r0, #4]
  50:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 362              		.loc 1 50 3 is_stmt 1 view .LVU101
  50:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 363              		.loc 1 50 22 is_stmt 0 view .LVU102
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 16


 364 002e 8260     		str	r2, [r0, #8]
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 365              		.loc 1 51 3 is_stmt 1 view .LVU103
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 366              		.loc 1 51 30 is_stmt 0 view .LVU104
 367 0030 0223     		movs	r3, #2
 368 0032 C360     		str	r3, [r0, #12]
  52:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 369              		.loc 1 52 3 is_stmt 1 view .LVU105
  52:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 370              		.loc 1 52 26 is_stmt 0 view .LVU106
 371 0034 0423     		movs	r3, #4
 372 0036 0361     		str	r3, [r0, #16]
  53:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 373              		.loc 1 53 3 is_stmt 1 view .LVU107
  53:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 374              		.loc 1 53 31 is_stmt 0 view .LVU108
 375 0038 1021     		movs	r1, #16
 376 003a 4161     		str	r1, [r0, #20]
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 377              		.loc 1 54 3 is_stmt 1 view .LVU109
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 378              		.loc 1 54 31 is_stmt 0 view .LVU110
 379 003c 8261     		str	r2, [r0, #24]
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 380              		.loc 1 55 3 is_stmt 1 view .LVU111
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 381              		.loc 1 55 34 is_stmt 0 view .LVU112
 382 003e C261     		str	r2, [r0, #28]
  56:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 383              		.loc 1 56 3 is_stmt 1 view .LVU113
  56:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 384              		.loc 1 56 32 is_stmt 0 view .LVU114
 385 0040 0262     		str	r2, [r0, #32]
  57:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 386              		.loc 1 57 3 is_stmt 1 view .LVU115
  57:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 387              		.loc 1 57 30 is_stmt 0 view .LVU116
 388 0042 4FF48053 		mov	r3, #4096
 389 0046 4362     		str	r3, [r0, #36]
  58:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 390              		.loc 1 58 3 is_stmt 1 view .LVU117
  58:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 391              		.loc 1 58 26 is_stmt 0 view .LVU118
 392 0048 8262     		str	r2, [r0, #40]
  59:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 393              		.loc 1 59 3 is_stmt 1 view .LVU119
  59:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 394              		.loc 1 59 28 is_stmt 0 view .LVU120
 395 004a C262     		str	r2, [r0, #44]
  60:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 396              		.loc 1 60 3 is_stmt 1 view .LVU121
  60:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 397              		.loc 1 60 32 is_stmt 0 view .LVU122
 398 004c 0263     		str	r2, [r0, #48]
  61:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 399              		.loc 1 61 3 is_stmt 1 view .LVU123
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 17


  61:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 400              		.loc 1 61 26 is_stmt 0 view .LVU124
 401 004e 4263     		str	r2, [r0, #52]
  62:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 402              		.loc 1 62 3 is_stmt 1 view .LVU125
  62:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 403              		.loc 1 62 31 is_stmt 0 view .LVU126
 404 0050 8263     		str	r2, [r0, #56]
  63:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 405              		.loc 1 63 3 is_stmt 1 view .LVU127
  63:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 406              		.loc 1 63 25 is_stmt 0 view .LVU128
 407 0052 C263     		str	r2, [r0, #60]
  64:Core/Src/fmc.c ****   /* Timing */
 408              		.loc 1 64 3 is_stmt 1 view .LVU129
  64:Core/Src/fmc.c ****   /* Timing */
 409              		.loc 1 64 24 is_stmt 0 view .LVU130
 410 0054 0264     		str	r2, [r0, #64]
  66:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 411              		.loc 1 66 3 is_stmt 1 view .LVU131
  66:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 412              		.loc 1 66 27 is_stmt 0 view .LVU132
 413 0056 0F23     		movs	r3, #15
 414 0058 0793     		str	r3, [sp, #28]
  67:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 415              		.loc 1 67 3 is_stmt 1 view .LVU133
  67:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 416              		.loc 1 67 26 is_stmt 0 view .LVU134
 417 005a 0893     		str	r3, [sp, #32]
  68:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 418              		.loc 1 68 3 is_stmt 1 view .LVU135
  68:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 419              		.loc 1 68 24 is_stmt 0 view .LVU136
 420 005c FF24     		movs	r4, #255
 421 005e 0994     		str	r4, [sp, #36]
  69:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 422              		.loc 1 69 3 is_stmt 1 view .LVU137
  69:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 423              		.loc 1 69 32 is_stmt 0 view .LVU138
 424 0060 0A93     		str	r3, [sp, #40]
  70:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 425              		.loc 1 70 3 is_stmt 1 view .LVU139
  70:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 426              		.loc 1 70 22 is_stmt 0 view .LVU140
 427 0062 0B91     		str	r1, [sp, #44]
  71:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 428              		.loc 1 71 3 is_stmt 1 view .LVU141
  71:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 429              		.loc 1 71 22 is_stmt 0 view .LVU142
 430 0064 1123     		movs	r3, #17
 431 0066 0C93     		str	r3, [sp, #48]
  72:Core/Src/fmc.c ****   /* ExtTiming */
 432              		.loc 1 72 3 is_stmt 1 view .LVU143
  75:Core/Src/fmc.c ****   {
 433              		.loc 1 75 3 view .LVU144
  75:Core/Src/fmc.c ****   {
 434              		.loc 1 75 7 is_stmt 0 view .LVU145
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 18


 435 0068 07A9     		add	r1, sp, #28
 436 006a FFF7FEFF 		bl	HAL_SRAM_Init
 437              	.LVL13:
  75:Core/Src/fmc.c ****   {
 438              		.loc 1 75 6 discriminator 1 view .LVU146
 439 006e 0028     		cmp	r0, #0
 440 0070 52D1     		bne	.L21
 441              	.L17:
  82:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 442              		.loc 1 82 3 is_stmt 1 view .LVU147
  82:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 443              		.loc 1 82 19 is_stmt 0 view .LVU148
 444 0072 3048     		ldr	r0, .L24+8
 445 0074 2E4B     		ldr	r3, .L24+4
 446 0076 0360     		str	r3, [r0]
  83:Core/Src/fmc.c ****   /* hsram2.Init */
 447              		.loc 1 83 3 is_stmt 1 view .LVU149
  83:Core/Src/fmc.c ****   /* hsram2.Init */
 448              		.loc 1 83 19 is_stmt 0 view .LVU150
 449 0078 03F58273 		add	r3, r3, #260
 450 007c 4360     		str	r3, [r0, #4]
  85:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 451              		.loc 1 85 3 is_stmt 1 view .LVU151
  85:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 452              		.loc 1 85 22 is_stmt 0 view .LVU152
 453 007e 0223     		movs	r3, #2
 454 0080 8360     		str	r3, [r0, #8]
  86:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 455              		.loc 1 86 3 is_stmt 1 view .LVU153
  86:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 456              		.loc 1 86 30 is_stmt 0 view .LVU154
 457 0082 0022     		movs	r2, #0
 458 0084 C260     		str	r2, [r0, #12]
  87:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 459              		.loc 1 87 3 is_stmt 1 view .LVU155
  87:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 460              		.loc 1 87 26 is_stmt 0 view .LVU156
 461 0086 0261     		str	r2, [r0, #16]
  88:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 462              		.loc 1 88 3 is_stmt 1 view .LVU157
  88:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 463              		.loc 1 88 31 is_stmt 0 view .LVU158
 464 0088 1021     		movs	r1, #16
 465 008a 4161     		str	r1, [r0, #20]
  89:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 466              		.loc 1 89 3 is_stmt 1 view .LVU159
  89:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 467              		.loc 1 89 31 is_stmt 0 view .LVU160
 468 008c 8261     		str	r2, [r0, #24]
  90:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 469              		.loc 1 90 3 is_stmt 1 view .LVU161
  90:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 470              		.loc 1 90 34 is_stmt 0 view .LVU162
 471 008e C261     		str	r2, [r0, #28]
  91:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 472              		.loc 1 91 3 is_stmt 1 view .LVU163
  91:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 19


 473              		.loc 1 91 32 is_stmt 0 view .LVU164
 474 0090 0262     		str	r2, [r0, #32]
  92:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 475              		.loc 1 92 3 is_stmt 1 view .LVU165
  92:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 476              		.loc 1 92 30 is_stmt 0 view .LVU166
 477 0092 4FF48053 		mov	r3, #4096
 478 0096 4362     		str	r3, [r0, #36]
  93:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 479              		.loc 1 93 3 is_stmt 1 view .LVU167
  93:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 480              		.loc 1 93 26 is_stmt 0 view .LVU168
 481 0098 8262     		str	r2, [r0, #40]
  94:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 482              		.loc 1 94 3 is_stmt 1 view .LVU169
  94:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 483              		.loc 1 94 28 is_stmt 0 view .LVU170
 484 009a C262     		str	r2, [r0, #44]
  95:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 485              		.loc 1 95 3 is_stmt 1 view .LVU171
  95:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 486              		.loc 1 95 32 is_stmt 0 view .LVU172
 487 009c 0263     		str	r2, [r0, #48]
  96:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 488              		.loc 1 96 3 is_stmt 1 view .LVU173
  96:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 489              		.loc 1 96 26 is_stmt 0 view .LVU174
 490 009e 4263     		str	r2, [r0, #52]
  97:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 491              		.loc 1 97 3 is_stmt 1 view .LVU175
  97:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 492              		.loc 1 97 31 is_stmt 0 view .LVU176
 493 00a0 8263     		str	r2, [r0, #56]
  98:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 494              		.loc 1 98 3 is_stmt 1 view .LVU177
  98:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 495              		.loc 1 98 25 is_stmt 0 view .LVU178
 496 00a2 C263     		str	r2, [r0, #60]
  99:Core/Src/fmc.c ****   /* Timing */
 497              		.loc 1 99 3 is_stmt 1 view .LVU179
  99:Core/Src/fmc.c ****   /* Timing */
 498              		.loc 1 99 24 is_stmt 0 view .LVU180
 499 00a4 0264     		str	r2, [r0, #64]
 101:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 500              		.loc 1 101 3 is_stmt 1 view .LVU181
 101:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 501              		.loc 1 101 27 is_stmt 0 view .LVU182
 502 00a6 0792     		str	r2, [sp, #28]
 102:Core/Src/fmc.c ****   Timing.DataSetupTime = 15;
 503              		.loc 1 102 3 is_stmt 1 view .LVU183
 102:Core/Src/fmc.c ****   Timing.DataSetupTime = 15;
 504              		.loc 1 102 26 is_stmt 0 view .LVU184
 505 00a8 0F23     		movs	r3, #15
 506 00aa 0893     		str	r3, [sp, #32]
 103:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 507              		.loc 1 103 3 is_stmt 1 view .LVU185
 103:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 20


 508              		.loc 1 103 24 is_stmt 0 view .LVU186
 509 00ac 0993     		str	r3, [sp, #36]
 104:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 510              		.loc 1 104 3 is_stmt 1 view .LVU187
 104:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 511              		.loc 1 104 32 is_stmt 0 view .LVU188
 512 00ae 0A93     		str	r3, [sp, #40]
 105:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 513              		.loc 1 105 3 is_stmt 1 view .LVU189
 105:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 514              		.loc 1 105 22 is_stmt 0 view .LVU190
 515 00b0 0B91     		str	r1, [sp, #44]
 106:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 516              		.loc 1 106 3 is_stmt 1 view .LVU191
 106:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 517              		.loc 1 106 22 is_stmt 0 view .LVU192
 518 00b2 1123     		movs	r3, #17
 519 00b4 0C93     		str	r3, [sp, #48]
 107:Core/Src/fmc.c ****   /* ExtTiming */
 520              		.loc 1 107 3 is_stmt 1 view .LVU193
 107:Core/Src/fmc.c ****   /* ExtTiming */
 521              		.loc 1 107 21 is_stmt 0 view .LVU194
 522 00b6 0D92     		str	r2, [sp, #52]
 110:Core/Src/fmc.c ****   {
 523              		.loc 1 110 3 is_stmt 1 view .LVU195
 110:Core/Src/fmc.c ****   {
 524              		.loc 1 110 7 is_stmt 0 view .LVU196
 525 00b8 07A9     		add	r1, sp, #28
 526 00ba FFF7FEFF 		bl	HAL_SRAM_Init
 527              	.LVL14:
 110:Core/Src/fmc.c ****   {
 528              		.loc 1 110 6 discriminator 1 view .LVU197
 529 00be 0028     		cmp	r0, #0
 530 00c0 2DD1     		bne	.L22
 531              	.L18:
 117:Core/Src/fmc.c ****   /* hsdram1.Init */
 532              		.loc 1 117 3 is_stmt 1 view .LVU198
 117:Core/Src/fmc.c ****   /* hsdram1.Init */
 533              		.loc 1 117 20 is_stmt 0 view .LVU199
 534 00c2 1D48     		ldr	r0, .L24+12
 535 00c4 1D4B     		ldr	r3, .L24+16
 536 00c6 0360     		str	r3, [r0]
 119:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 537              		.loc 1 119 3 is_stmt 1 view .LVU200
 119:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 538              		.loc 1 119 23 is_stmt 0 view .LVU201
 539 00c8 0023     		movs	r3, #0
 540 00ca 4360     		str	r3, [r0, #4]
 120:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 541              		.loc 1 120 3 is_stmt 1 view .LVU202
 120:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 542              		.loc 1 120 33 is_stmt 0 view .LVU203
 543 00cc 0122     		movs	r2, #1
 544 00ce 8260     		str	r2, [r0, #8]
 121:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 545              		.loc 1 121 3 is_stmt 1 view .LVU204
 121:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 21


 546              		.loc 1 121 30 is_stmt 0 view .LVU205
 547 00d0 0822     		movs	r2, #8
 548 00d2 C260     		str	r2, [r0, #12]
 122:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 549              		.loc 1 122 3 is_stmt 1 view .LVU206
 122:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 550              		.loc 1 122 32 is_stmt 0 view .LVU207
 551 00d4 1021     		movs	r1, #16
 552 00d6 0161     		str	r1, [r0, #16]
 123:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 553              		.loc 1 123 3 is_stmt 1 view .LVU208
 123:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 554              		.loc 1 123 35 is_stmt 0 view .LVU209
 555 00d8 4021     		movs	r1, #64
 556 00da 4161     		str	r1, [r0, #20]
 124:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 557              		.loc 1 124 3 is_stmt 1 view .LVU210
 124:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 558              		.loc 1 124 27 is_stmt 0 view .LVU211
 559 00dc 4FF48071 		mov	r1, #256
 560 00e0 8161     		str	r1, [r0, #24]
 125:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 561              		.loc 1 125 3 is_stmt 1 view .LVU212
 125:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 562              		.loc 1 125 32 is_stmt 0 view .LVU213
 563 00e2 C361     		str	r3, [r0, #28]
 126:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 564              		.loc 1 126 3 is_stmt 1 view .LVU214
 126:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 565              		.loc 1 126 30 is_stmt 0 view .LVU215
 566 00e4 4FF40061 		mov	r1, #2048
 567 00e8 0162     		str	r1, [r0, #32]
 127:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 568              		.loc 1 127 3 is_stmt 1 view .LVU216
 127:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 569              		.loc 1 127 26 is_stmt 0 view .LVU217
 570 00ea 4FF48051 		mov	r1, #4096
 571 00ee 4162     		str	r1, [r0, #36]
 128:Core/Src/fmc.c ****   /* SdramTiming */
 572              		.loc 1 128 3 is_stmt 1 view .LVU218
 128:Core/Src/fmc.c ****   /* SdramTiming */
 573              		.loc 1 128 30 is_stmt 0 view .LVU219
 574 00f0 8362     		str	r3, [r0, #40]
 130:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 575              		.loc 1 130 3 is_stmt 1 view .LVU220
 130:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 576              		.loc 1 130 33 is_stmt 0 view .LVU221
 577 00f2 0223     		movs	r3, #2
 578 00f4 0093     		str	r3, [sp]
 131:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 579              		.loc 1 131 3 is_stmt 1 view .LVU222
 131:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 580              		.loc 1 131 36 is_stmt 0 view .LVU223
 581 00f6 0192     		str	r2, [sp, #4]
 132:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 582              		.loc 1 132 3 is_stmt 1 view .LVU224
 132:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 22


 583              		.loc 1 132 31 is_stmt 0 view .LVU225
 584 00f8 0622     		movs	r2, #6
 585 00fa 0292     		str	r2, [sp, #8]
 133:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 586              		.loc 1 133 3 is_stmt 1 view .LVU226
 133:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 587              		.loc 1 133 29 is_stmt 0 view .LVU227
 588 00fc 0392     		str	r2, [sp, #12]
 134:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 589              		.loc 1 134 3 is_stmt 1 view .LVU228
 134:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 590              		.loc 1 134 33 is_stmt 0 view .LVU229
 591 00fe 0422     		movs	r2, #4
 592 0100 0492     		str	r2, [sp, #16]
 135:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 593              		.loc 1 135 3 is_stmt 1 view .LVU230
 135:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 594              		.loc 1 135 23 is_stmt 0 view .LVU231
 595 0102 0593     		str	r3, [sp, #20]
 136:Core/Src/fmc.c **** 
 596              		.loc 1 136 3 is_stmt 1 view .LVU232
 136:Core/Src/fmc.c **** 
 597              		.loc 1 136 24 is_stmt 0 view .LVU233
 598 0104 0693     		str	r3, [sp, #24]
 138:Core/Src/fmc.c ****   {
 599              		.loc 1 138 3 is_stmt 1 view .LVU234
 138:Core/Src/fmc.c ****   {
 600              		.loc 1 138 7 is_stmt 0 view .LVU235
 601 0106 6946     		mov	r1, sp
 602 0108 FFF7FEFF 		bl	HAL_SDRAM_Init
 603              	.LVL15:
 138:Core/Src/fmc.c ****   {
 604              		.loc 1 138 6 discriminator 1 view .LVU236
 605 010c 50B9     		cbnz	r0, .L23
 606              	.L19:
 144:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 607              		.loc 1 144 3 is_stmt 1 view .LVU237
 608 010e 0C48     		ldr	r0, .L24+20
 609 0110 FFF7FEFF 		bl	SDRAM_Initialization_Sequence
 610              	.LVL16:
 146:Core/Src/fmc.c **** 
 611              		.loc 1 146 1 is_stmt 0 view .LVU238
 612 0114 0EB0     		add	sp, sp, #56
 613              	.LCFI7:
 614              		.cfi_remember_state
 615              		.cfi_def_cfa_offset 8
 616              		@ sp needed
 617 0116 10BD     		pop	{r4, pc}
 618              	.L21:
 619              	.LCFI8:
 620              		.cfi_restore_state
  77:Core/Src/fmc.c ****   }
 621              		.loc 1 77 5 is_stmt 1 view .LVU239
 622 0118 FFF7FEFF 		bl	Error_Handler
 623              	.LVL17:
 624 011c A9E7     		b	.L17
 625              	.L22:
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 23


 112:Core/Src/fmc.c ****   }
 626              		.loc 1 112 5 view .LVU240
 627 011e FFF7FEFF 		bl	Error_Handler
 628              	.LVL18:
 629 0122 CEE7     		b	.L18
 630              	.L23:
 140:Core/Src/fmc.c ****   }
 631              		.loc 1 140 5 view .LVU241
 632 0124 FFF7FEFF 		bl	Error_Handler
 633              	.LVL19:
 634 0128 F1E7     		b	.L19
 635              	.L25:
 636 012a 00BF     		.align	2
 637              	.L24:
 638 012c 00000000 		.word	hsram1
 639 0130 00400052 		.word	1375748096
 640 0134 00000000 		.word	hsram2
 641 0138 00000000 		.word	hsdram1
 642 013c 40410052 		.word	1375748416
 643 0140 00000000 		.word	SDRAM_Handler
 644              		.cfi_endproc
 645              	.LFE364:
 647              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 648              		.align	1
 649              		.global	HAL_SRAM_MspInit
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 654              	HAL_SRAM_MspInit:
 655              	.LVL20:
 656              	.LFB366:
 291:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 657              		.loc 1 291 54 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 291:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 661              		.loc 1 291 54 is_stmt 0 view .LVU243
 662 0000 08B5     		push	{r3, lr}
 663              	.LCFI9:
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 3, -8
 666              		.cfi_offset 14, -4
 295:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 667              		.loc 1 295 3 is_stmt 1 view .LVU244
 668 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 669              	.LVL21:
 299:Core/Src/fmc.c **** 
 670              		.loc 1 299 1 is_stmt 0 view .LVU245
 671 0006 08BD     		pop	{r3, pc}
 672              		.cfi_endproc
 673              	.LFE366:
 675              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 676              		.align	1
 677              		.global	HAL_SDRAM_MspInit
 678              		.syntax unified
 679              		.thumb
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 24


 680              		.thumb_func
 682              	HAL_SDRAM_MspInit:
 683              	.LVL22:
 684              	.LFB367:
 301:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 685              		.loc 1 301 57 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 301:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 689              		.loc 1 301 57 is_stmt 0 view .LVU247
 690 0000 08B5     		push	{r3, lr}
 691              	.LCFI10:
 692              		.cfi_def_cfa_offset 8
 693              		.cfi_offset 3, -8
 694              		.cfi_offset 14, -4
 305:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 695              		.loc 1 305 3 is_stmt 1 view .LVU248
 696 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 697              	.LVL23:
 309:Core/Src/fmc.c **** 
 698              		.loc 1 309 1 is_stmt 0 view .LVU249
 699 0006 08BD     		pop	{r3, pc}
 700              		.cfi_endproc
 701              	.LFE367:
 703              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 704              		.align	1
 705              		.global	HAL_SRAM_MspDeInit
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 710              	HAL_SRAM_MspDeInit:
 711              	.LVL24:
 712              	.LFB369:
 407:Core/Src/fmc.c **** 
 408:Core/Src/fmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 713              		.loc 1 408 56 is_stmt 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717              		.loc 1 408 56 is_stmt 0 view .LVU251
 718 0000 08B5     		push	{r3, lr}
 719              	.LCFI11:
 720              		.cfi_def_cfa_offset 8
 721              		.cfi_offset 3, -8
 722              		.cfi_offset 14, -4
 409:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 410:Core/Src/fmc.c **** 
 411:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 412:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 723              		.loc 1 412 3 is_stmt 1 view .LVU252
 724 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 725              	.LVL25:
 413:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 414:Core/Src/fmc.c **** 
 415:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 416:Core/Src/fmc.c **** }
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 25


 726              		.loc 1 416 1 is_stmt 0 view .LVU253
 727 0006 08BD     		pop	{r3, pc}
 728              		.cfi_endproc
 729              	.LFE369:
 731              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 732              		.align	1
 733              		.global	HAL_SDRAM_MspDeInit
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 738              	HAL_SDRAM_MspDeInit:
 739              	.LVL26:
 740              	.LFB370:
 417:Core/Src/fmc.c **** 
 418:Core/Src/fmc.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* sdramHandle){
 741              		.loc 1 418 59 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              		.loc 1 418 59 is_stmt 0 view .LVU255
 746 0000 08B5     		push	{r3, lr}
 747              	.LCFI12:
 748              		.cfi_def_cfa_offset 8
 749              		.cfi_offset 3, -8
 750              		.cfi_offset 14, -4
 419:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
 420:Core/Src/fmc.c **** 
 421:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
 422:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 751              		.loc 1 422 3 is_stmt 1 view .LVU256
 752 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 753              	.LVL27:
 423:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
 424:Core/Src/fmc.c **** 
 425:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
 426:Core/Src/fmc.c **** }
 754              		.loc 1 426 1 is_stmt 0 view .LVU257
 755 0006 08BD     		pop	{r3, pc}
 756              		.cfi_endproc
 757              	.LFE370:
 759              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 760              		.align	2
 763              	FMC_DeInitialized:
 764 0000 00000000 		.space	4
 765              		.section	.bss.FMC_Initialized,"aw",%nobits
 766              		.align	2
 769              	FMC_Initialized:
 770 0000 00000000 		.space	4
 771              		.global	hsdram1
 772              		.section	.bss.hsdram1,"aw",%nobits
 773              		.align	2
 776              	hsdram1:
 777 0000 00000000 		.space	52
 777      00000000 
 777      00000000 
 777      00000000 
 777      00000000 
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 26


 778              		.global	hsram2
 779              		.section	.bss.hsram2,"aw",%nobits
 780              		.align	2
 783              	hsram2:
 784 0000 00000000 		.space	76
 784      00000000 
 784      00000000 
 784      00000000 
 784      00000000 
 785              		.global	hsram1
 786              		.section	.bss.hsram1,"aw",%nobits
 787              		.align	2
 790              	hsram1:
 791 0000 00000000 		.space	76
 791      00000000 
 791      00000000 
 791      00000000 
 791      00000000 
 792              		.text
 793              	.Letext0:
 794              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 795              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 796              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 797              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 798              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 799              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 800              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 801              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 802              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 803              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 804              		.file 12 "Core/Inc/fmc.h"
 805              		.file 13 "Core/Inc/sdram.h"
 806              		.file 14 "Core/Inc/main.h"
 807              		.file 15 "<built-in>"
ARM GAS  C:\usertemp\ccqg7tuq.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 fmc.c
C:\usertemp\ccqg7tuq.s:20     .text.HAL_FMC_MspInit:00000000 $t
C:\usertemp\ccqg7tuq.s:25     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\usertemp\ccqg7tuq.s:227    .text.HAL_FMC_MspInit:000000d0 $d
C:\usertemp\ccqg7tuq.s:769    .bss.FMC_Initialized:00000000 FMC_Initialized
C:\usertemp\ccqg7tuq.s:238    .text.HAL_FMC_MspDeInit:00000000 $t
C:\usertemp\ccqg7tuq.s:243    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\usertemp\ccqg7tuq.s:303    .text.HAL_FMC_MspDeInit:00000050 $d
C:\usertemp\ccqg7tuq.s:763    .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\usertemp\ccqg7tuq.s:314    .text.MX_FMC_Init:00000000 $t
C:\usertemp\ccqg7tuq.s:320    .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\usertemp\ccqg7tuq.s:638    .text.MX_FMC_Init:0000012c $d
C:\usertemp\ccqg7tuq.s:790    .bss.hsram1:00000000 hsram1
C:\usertemp\ccqg7tuq.s:783    .bss.hsram2:00000000 hsram2
C:\usertemp\ccqg7tuq.s:776    .bss.hsdram1:00000000 hsdram1
C:\usertemp\ccqg7tuq.s:648    .text.HAL_SRAM_MspInit:00000000 $t
C:\usertemp\ccqg7tuq.s:654    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
C:\usertemp\ccqg7tuq.s:676    .text.HAL_SDRAM_MspInit:00000000 $t
C:\usertemp\ccqg7tuq.s:682    .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
C:\usertemp\ccqg7tuq.s:704    .text.HAL_SRAM_MspDeInit:00000000 $t
C:\usertemp\ccqg7tuq.s:710    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
C:\usertemp\ccqg7tuq.s:732    .text.HAL_SDRAM_MspDeInit:00000000 $t
C:\usertemp\ccqg7tuq.s:738    .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
C:\usertemp\ccqg7tuq.s:760    .bss.FMC_DeInitialized:00000000 $d
C:\usertemp\ccqg7tuq.s:766    .bss.FMC_Initialized:00000000 $d
C:\usertemp\ccqg7tuq.s:773    .bss.hsdram1:00000000 $d
C:\usertemp\ccqg7tuq.s:780    .bss.hsram2:00000000 $d
C:\usertemp\ccqg7tuq.s:787    .bss.hsram1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_SRAM_Init
HAL_SDRAM_Init
SDRAM_Initialization_Sequence
SDRAM_Handler
