Fitter report for chris_HPS
Mon Jul 31 16:34:19 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. DLL Summary
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. I/O Rules Summary
 21. I/O Rules Details
 22. I/O Rules Matrix
 23. Fitter Device Options
 24. Operating Settings and Conditions
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Failed - Mon Jul 31 16:34:19 2017           ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; chris_HPS                                   ;
; Top-level Entity Name           ; chris_HPS                                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 163 / 32,070 ( < 1 % )                      ;
; Total registers                 ; 362                                         ;
; Total pins                      ; 74 / 457 ( 16 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 397 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Clamping Diode                                                             ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                             ; On                  ; On                                    ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; LEDR_0            ; Missing drive strength and slew rate ;
; HPS_DDR3_ODT      ; Missing drive strength and slew rate ;
; HPS_DDR3_RESET_N  ; Missing drive strength and slew rate ;
; HPS_DDR3_WE_N     ; Missing drive strength and slew rate ;
; HPS_DDR3_RAS_N    ; Missing drive strength and slew rate ;
; HPS_DDR3_CS_N     ; Missing drive strength and slew rate ;
; HPS_DDR3_CKE      ; Missing drive strength and slew rate ;
; HPS_DDR3_CAS_N    ; Missing drive strength and slew rate ;
; HPS_DDR3_CK_N     ; Missing drive strength and slew rate ;
; HPS_DDR3_CK_P     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[14] ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[13] ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[12] ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[11] ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[10] ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[9]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[8]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[7]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[6]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[5]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[4]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[3]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[2]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[1]  ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing drive strength and slew rate ;
; HPS_DDR3_BA[2]    ; Missing drive strength and slew rate ;
; HPS_DDR3_BA[1]    ; Missing drive strength and slew rate ;
; HPS_DDR3_BA[0]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DM[3]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DM[2]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DM[1]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DM[0]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[31]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[30]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[29]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[28]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[27]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[26]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[25]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[24]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[23]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[22]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[21]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[20]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[19]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[18]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[17]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[16]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[15]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[14]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[13]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[12]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[11]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[10]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[9]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[8]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[7]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[6]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[5]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[4]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[3]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[2]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[1]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQ[0]    ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS[3]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS[2]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS[1]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS[0]   ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS_N[3] ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS_N[2] ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS_N[1] ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS_N[0] ; Missing drive strength and slew rate ;
; HPS_DDR3_DQS[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS[0]   ; Missing location assignment          ;
+-------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+----------+----------------+--------------+---------------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To          ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N            ; PIN_AJ4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN             ; PIN_AK4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT            ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK            ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCDAT          ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK         ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK            ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT          ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK         ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK             ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50           ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50           ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50           ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]        ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]       ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]       ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]       ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]        ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]        ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]        ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]        ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]        ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]        ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]        ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]        ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]        ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_0         ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_1         ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_10        ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_11        ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_12        ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_2         ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_3         ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_4         ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_5         ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_6         ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_7         ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_8         ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR_9         ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]          ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]          ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0           ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1           ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N          ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE            ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK            ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N           ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]          ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]         ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]         ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]         ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]         ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]         ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]         ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]          ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]          ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]          ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]          ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]          ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]          ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]          ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]          ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]          ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_0           ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_1           ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_10          ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_11          ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_12          ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_13          ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_14          ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_15          ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_2           ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_3           ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_4           ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_5           ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_6           ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_7           ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_8           ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ_9           ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM           ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N          ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM           ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N           ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SCLK       ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SDAT       ; PIN_K12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]           ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]          ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]          ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]          ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]          ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]          ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]          ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]          ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]          ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]          ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]          ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]           ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]          ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]          ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]          ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]          ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]          ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]          ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]          ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]          ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]          ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]          ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]           ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]          ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]          ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]          ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]          ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]          ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]          ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]           ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]           ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]           ; PIN_AK18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]           ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]           ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]           ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]           ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_0            ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_1            ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_10           ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_11           ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_12           ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_13           ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_14           ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_15           ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_16           ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_17           ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_18           ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_19           ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_2            ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_20           ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_21           ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_22           ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_23           ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_24           ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_25           ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_26           ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_27           ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_28           ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_29           ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_3            ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_30           ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_31           ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_32           ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_33           ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_34           ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_35           ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_4            ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_5            ; PIN_AK18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_6            ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_7            ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_8            ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_9            ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]           ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]          ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]          ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]          ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]          ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]          ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]          ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]          ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]          ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]          ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]          ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]           ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]          ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]          ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]          ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]          ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]          ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]          ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]          ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]          ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]          ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]          ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]           ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]          ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]          ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]          ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]          ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]          ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]          ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]           ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]           ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]           ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]           ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]           ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]           ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]           ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_0            ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_1            ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_10           ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_11           ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_12           ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_13           ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_14           ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_15           ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_16           ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_17           ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_18           ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_19           ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_2            ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_20           ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_21           ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_22           ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_23           ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_24           ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_25           ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_26           ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_27           ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_28           ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_29           ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_3            ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_30           ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_31           ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_32           ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_33           ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_34           ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_35           ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_4            ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_5            ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_6            ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_7            ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_8            ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_9            ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[0]           ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[1]           ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[2]           ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[3]           ; PIN_AG27      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[4]           ; PIN_AF28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[5]           ; PIN_AG28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N[6]           ; PIN_AH28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_0            ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_1            ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_2            ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_3            ; PIN_AG27      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_4            ; PIN_AF28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_5            ; PIN_AG28      ; QSF Assignment ;
; Location ;                ;              ; HEX0_N_6            ; PIN_AH28      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[0]           ; PIN_AJ29      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[1]           ; PIN_AH29      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[2]           ; PIN_AH30      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[3]           ; PIN_AG30      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[4]           ; PIN_AF29      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[5]           ; PIN_AF30      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N[6]           ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_0            ; PIN_AJ29      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_1            ; PIN_AH29      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_2            ; PIN_AH30      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_3            ; PIN_AG30      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_4            ; PIN_AF29      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_5            ; PIN_AF30      ; QSF Assignment ;
; Location ;                ;              ; HEX1_N_6            ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[0]           ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[1]           ; PIN_AE29      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[2]           ; PIN_AD29      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[3]           ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[4]           ; PIN_AD30      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[5]           ; PIN_AC29      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N[6]           ; PIN_AC30      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_0            ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_1            ; PIN_AE29      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_2            ; PIN_AD29      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_3            ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_4            ; PIN_AD30      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_5            ; PIN_AC29      ; QSF Assignment ;
; Location ;                ;              ; HEX2_N_6            ; PIN_AC30      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[0]           ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[1]           ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[2]           ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[3]           ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[4]           ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[5]           ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N[6]           ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_0            ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_1            ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_2            ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_3            ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_4            ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_5            ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX3_N_6            ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[0]           ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[1]           ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[2]           ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[3]           ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[4]           ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[5]           ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N[6]           ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_0            ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_1            ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_2            ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_3            ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_4            ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_5            ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HEX4_N_6            ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[0]           ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[1]           ; PIN_AA28      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[2]           ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[3]           ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[4]           ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[5]           ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N[6]           ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_0            ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_1            ; PIN_AA28      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_2            ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_3            ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_4            ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_5            ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX5_N_6            ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HPS_CONV_USB_N      ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_0     ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_1     ; PIN_G30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_10    ; PIN_D29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_11    ; PIN_C30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_12    ; PIN_B30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_13    ; PIN_C29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_14    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_2     ; PIN_F28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_3     ; PIN_F30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_4     ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_5     ; PIN_J27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_6     ; PIN_F29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_7     ; PIN_E28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_8     ; PIN_H27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR_9     ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_BA_0       ; PIN_E29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_BA_1       ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_BA_2       ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM_0       ; PIN_K28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM_1       ; PIN_M28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM_2       ; PIN_R28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM_3       ; PIN_W30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N_0    ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N_1    ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N_2    ; PIN_R18       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N_3    ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[0]   ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[1]   ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[2]   ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[3]   ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P_0    ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P_1    ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P_2    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P_3    ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_0       ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_1       ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_10      ; PIN_K29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_11      ; PIN_K27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_12      ; PIN_M26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_13      ; PIN_M27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_14      ; PIN_L28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_15      ; PIN_M30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_16      ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_17      ; PIN_T26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_18      ; PIN_N29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_19      ; PIN_N28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_2       ; PIN_H30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_20      ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_21      ; PIN_P27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_22      ; PIN_N27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_23      ; PIN_R29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_24      ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_25      ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_26      ; PIN_T29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_27      ; PIN_T28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_28      ; PIN_R27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_29      ; PIN_R26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_3       ; PIN_G28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_30      ; PIN_V30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_31      ; PIN_W29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_4       ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_5       ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_6       ; PIN_J30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_7       ; PIN_J29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_8       ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ_9       ; PIN_L26       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_GTX_CLK    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_INT_N      ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_MDC        ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_MDIO       ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_CLK     ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[0] ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[1] ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[2] ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA_0  ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA_1  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA_2  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA_3  ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DV      ; PIN_K17       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[0] ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[1] ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[2] ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[3] ; PIN_F19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA_0  ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA_1  ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA_2  ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA_3  ; PIN_F19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_EN      ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[0]   ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[1]   ; PIN_H18       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[2]   ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[3]   ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA_0    ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA_1    ; PIN_H18       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA_2    ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA_3    ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DCLK      ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_NCSO      ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HPS_GSENSOR_INT     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C1_SCLK       ; PIN_E23       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C1_SDAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C2_SCLK       ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C2_SDAT       ; PIN_A25       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C_CONTROL     ; PIN_B26       ; QSF Assignment ;
; Location ;                ;              ; HPS_KEY_N           ; PIN_G21       ; QSF Assignment ;
; Location ;                ;              ; HPS_LED             ; PIN_A24       ; QSF Assignment ;
; Location ;                ;              ; HPS_LTC_GPIO        ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_CLK          ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_CMD          ; PIN_F18       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[0]      ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[1]      ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[2]      ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[3]      ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA_0       ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA_1       ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA_2       ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA_3       ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_CLK        ; PIN_C23       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_MISO       ; PIN_E24       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_MOSI       ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_SS         ; PIN_D24       ; QSF Assignment ;
; Location ;                ;              ; HPS_UART_RX         ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; HPS_UART_TX         ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_CLKOUT      ; PIN_N16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[0]     ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[1]     ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[2]     ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[3]     ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[4]     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[5]     ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[6]     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[7]     ; PIN_M17       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_0      ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_1      ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_2      ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_3      ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_4      ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_5      ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_6      ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA_7      ; PIN_M17       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DIR         ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_NXT         ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_STP         ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD            ; PIN_AA30      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD            ; PIN_AB30      ; QSF Assignment ;
; Location ;                ;              ; KEY_N[0]            ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; KEY_N[1]            ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; KEY_N[2]            ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; KEY_N[3]            ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; KEY_N_0             ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; KEY_N_1             ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; KEY_N_2             ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; KEY_N_3             ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]             ; PIN_V16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]             ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]             ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]             ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]             ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]             ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]             ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]             ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]             ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]             ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; LEDR_1              ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; LEDR_2              ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; LEDR_3              ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDR_4              ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; LEDR_5              ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDR_6              ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; LEDR_7              ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; LEDR_8              ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; LEDR_9              ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK             ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2            ; PIN_AD9       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT             ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2            ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SW[0]               ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; SW[1]               ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; SW[2]               ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SW[3]               ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; SW[4]               ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; SW[5]               ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; SW[6]               ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; SW[7]               ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SW[8]               ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SW[9]               ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; SW_0                ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; SW_1                ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; SW_2                ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SW_3                ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; SW_4                ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; SW_5                ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; SW_6                ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; SW_7                ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SW_8                ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SW_9                ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27            ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]          ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]          ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]          ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]          ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]          ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]          ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]          ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]          ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_0           ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_1           ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_2           ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_3           ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_4           ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_5           ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_6           ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA_7           ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; TD_HS               ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N          ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; TD_VS               ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N         ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]            ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]            ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]            ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]            ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]            ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]            ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]            ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]            ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_0             ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_1             ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_2             ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_3             ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_4             ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_5             ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_6             ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B_7             ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK             ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]            ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]            ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]            ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]            ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]            ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]            ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]            ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]            ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_0             ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G_1             ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_2             ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_3             ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_4             ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_5             ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_6             ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G_7             ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS              ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]            ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]            ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]            ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]            ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]            ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]            ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]            ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]            ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_0             ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_1             ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_2             ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_3             ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_4             ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_5             ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_6             ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R_7             ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N          ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS              ; PIN_D11       ; QSF Assignment ;
+----------+----------------+--------------+---------------------+---------------+----------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                           ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                            ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                     ;
; hps_design_SMP_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                      ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                         ;
+-------------------------------------------------------------+-----------------+-------+
; Resource                                                    ; Usage           ; %     ;
+-------------------------------------------------------------+-----------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 163 / 32,070    ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 163             ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 163 / 32,070    ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 54              ;       ;
;         [b] ALMs used for LUT logic                         ; 75              ;       ;
;         [c] ALMs used for registers                         ; 34              ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0               ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 0 / 32,070      ; 0 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 32,070      ; 0 %   ;
;         [a] Due to location constrained logic               ; 0               ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0               ;       ;
;         [c] Due to LAB input limits                         ; 0               ;       ;
;         [d] Due to virtual I/Os                             ; 0               ;       ;
;                                                             ;                 ;       ;
; Difficulty packing design                                   ; No fit          ;       ;
;                                                             ;                 ;       ;
; Total LABs:  partially or completely used                   ; 57 / 3,207      ; 2 %   ;
;     -- Logic LABs                                           ; 57              ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0               ;       ;
;                                                             ;                 ;       ;
; Combinational ALUT usage for logic                          ; 258             ;       ;
;     -- 7 input functions                                    ; 5               ;       ;
;     -- 6 input functions                                    ; 60              ;       ;
;     -- 5 input functions                                    ; 43              ;       ;
;     -- 4 input functions                                    ; 67              ;       ;
;     -- <=3 input functions                                  ; 83              ;       ;
; Combinational ALUT usage for route-throughs                 ; 0               ;       ;
; Dedicated logic registers                                   ; 176             ;       ;
;     -- By type:                                             ;                 ;       ;
;         -- Primary logic registers                          ; 176 / 64,140    ; < 1 % ;
;         -- Secondary logic registers                        ; 0 / 64,140      ; 0 %   ;
;     -- By function:                                         ;                 ;       ;
;         -- Design implementation registers                  ; 176             ;       ;
;         -- Routing optimization registers                   ; 0               ;       ;
;                                                             ;                 ;       ;
; Virtual pins                                                ; 0               ;       ;
; I/O pins                                                    ; 74 / 457        ; 16 %  ;
;     -- Clock pins                                           ; 0 / 8           ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21          ; 0 %   ;
; I/O registers                                               ; 186             ;       ;
;                                                             ;                 ;       ;
; Hard processor system peripheral utilization                ;                 ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % ) ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % ) ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )   ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % ) ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % ) ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % ) ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % ) ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )   ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )   ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )   ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )   ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )   ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )   ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % ) ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )   ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )   ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )   ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )   ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )   ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )   ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )   ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )   ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )   ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )   ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )   ;       ;
;                                                             ;                 ;       ;
; Global signals                                              ; 0               ;       ;
; M10K blocks                                                 ; 0 / 397         ; 0 %   ;
; Total MLAB memory bits                                      ; 0               ;       ;
; Total block memory bits                                     ; 0 / 4,065,280   ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 4,065,280   ; 0 %   ;
;                                                             ;                 ;       ;
; Total DSP Blocks                                            ; 0 / 87          ; 0 %   ;
;                                                             ;                 ;       ;
; Fractional PLLs                                             ; 1 / 6           ; 17 %  ;
; Global clocks                                               ; 0 / 16          ; 0 %   ;
; Quadrant clocks                                             ; 0 / 66          ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18          ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100         ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100         ; 0 %   ;
; JTAGs                                                       ; 0 / 1           ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1           ; 0 %   ;
; CRC blocks                                                  ; 0 / 1           ; 0 %   ;
; Remote update blocks                                        ; 0 / 1           ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1           ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4           ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2           ; 50 %  ;
; Maximum fan-out                                             ; 1408            ;       ;
; Highest non-global fan-out                                  ; 230             ;       ;
; Total fan-out                                               ; 3496            ;       ;
; Average fan-out                                             ; 2.77            ;       ;
+-------------------------------------------------------------+-----------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                          ;
+--------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block                                                                                                                                                          ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CKE      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ODT      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR_0            ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                                                                                                                                                                                 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block                                                                                                                                                          ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_DDR3_DQS[0]   ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS[1]   ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS[2]   ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS[3]   ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_N[0] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQ[0]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 80 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 1.2V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 1.2V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 80 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; Unknown  ; 74             ; --            ;              ;               ;
+----------+----------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                   ;
+----------+------------+----------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage         ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA22     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                   ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB29     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                   ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC26     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD15     ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE10     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF17     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF27     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG14     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG24     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH11     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH21     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ3      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ18     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ28     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ30     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK5      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK15     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK25     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B24      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B27      ; 381        ; 7A       ; ^HPS_TDI               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C16      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C21      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C26      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D8       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D23      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0              ;        ;              ;                     ; --           ;                 ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS    ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E25      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E30      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F27      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G1       ;            ;          ; RREF                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G9       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 339        ; 6A       ; GND+                   ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                 ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H21      ;            ; 7A       ; VCCIO7A_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J15      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J28      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS            ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS             ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M18      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M29      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N26      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P23      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R30      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T22      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                  ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                   ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U21      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U29      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                   ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                   ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V19      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W18      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W28      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y25      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y30      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                   ; Location ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; --       ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |chris_HPS                                                                                    ; 155.5 (0.5)          ; 163.0 (0.5)                      ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 258 (1)             ; 176 (0)                   ; 186 (186)     ; 0                 ; 0          ; 74   ; 0            ; |chris_HPS                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |hps_design:inst|                                                                          ; 155.0 (0.0)          ; 162.5 (0.0)                      ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 257 (0)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst                                                                                                                                                                                                                                                                                                                                              ; hps_design   ;
;       |altera_reset_controller:rst_controller|                                                ; 1.4 (0.0)            ; 1.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                       ; hps_design   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; hps_design   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                   ; hps_design   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; hps_design   ;
;       |hps_design_SMP_HPS:smp_hps|                                                            ; 16.7 (0.0)           ; 18.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps                                                                                                                                                                                                                                                                                                                   ; hps_design   ;
;          |hps_design_SMP_HPS_fpga_interfaces:fpga_interfaces|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; hps_design   ;
;          |hps_design_SMP_HPS_hps_io:hps_io|                                                   ; 16.7 (0.0)           ; 18.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; hps_design   ;
;             |hps_design_SMP_HPS_hps_io_border:border|                                         ; 16.7 (0.5)           ; 18.5 (0.5)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; hps_design   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 16.2 (0.0)           ; 18.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_design   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; hps_design   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; hps_design   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; hps_design   ;
;                   |hps_sdram_p0:p0|                                                           ; 16.2 (0.0)           ; 18.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_design   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 16.2 (0.0)           ; 18.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_design   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 16.2 (0.0)           ; 18.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_design   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_design   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_design   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_design   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_design   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_design   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_design   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_design   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_design   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; hps_design   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_design   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; hps_design   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_design   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; hps_design   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_design   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; hps_design   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_design   ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_design   ;
;       |hps_design_mm_interconnect_0:mm_interconnect_0|                                        ; 134.9 (0.0)          ; 140.2 (0.0)                      ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 253 (0)             ; 133 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; hps_design   ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|                                    ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; hps_design   ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                      ; 20.2 (20.2)          ; 21.3 (21.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; hps_design   ;
;          |altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent|                        ; 25.1 (17.6)          ; 26.7 (18.5)                      ; 1.5 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (36)             ; 10 (6)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; hps_design   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 7.5 (7.5)            ; 8.2 (8.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; hps_design   ;
;          |altera_merlin_burst_adapter:pio_0_s1_burst_adapter|                                 ; 45.0 (0.0)           ; 46.1 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter                                                                                                                                                                                                                                            ; hps_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.0 (44.7)          ; 46.1 (45.8)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (71)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                            ; hps_design   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; hps_design   ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                           ; 13.1 (3.8)           ; 13.8 (4.0)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                      ; hps_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.4 (9.4)            ; 9.8 (9.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; hps_design   ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                 ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                            ; hps_design   ;
;          |hps_design_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 24.7 (21.7)          ; 25.3 (22.2)                      ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|hps_design_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                  ; hps_design   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|hps_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; hps_design   ;
;          |hps_design_mm_interconnect_0_router_002:router_002|                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|hps_design_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                            ; hps_design   ;
;          |hps_design_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|hps_design_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                              ; hps_design   ;
;       |hps_design_pio_0:pio_0|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_pio_0:pio_0                                                                                                                                                                                                                                                                                                                       ; hps_design   ;
;       |hps_design_pll_0:pll_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_pll_0:pll_0                                                                                                                                                                                                                                                                                                                       ; hps_design   ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |chris_HPS|hps_design:inst|hps_design_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                               ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; LEDR_0            ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[8]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQS[3]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS[2]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS[1]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS[0]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_RZQ      ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLOCK_50          ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; HPS_DDR3_DQ[31]     ;                   ;         ;
; HPS_DDR3_DQ[30]     ;                   ;         ;
; HPS_DDR3_DQ[29]     ;                   ;         ;
; HPS_DDR3_DQ[28]     ;                   ;         ;
; HPS_DDR3_DQ[27]     ;                   ;         ;
; HPS_DDR3_DQ[26]     ;                   ;         ;
; HPS_DDR3_DQ[25]     ;                   ;         ;
; HPS_DDR3_DQ[24]     ;                   ;         ;
; HPS_DDR3_DQ[23]     ;                   ;         ;
; HPS_DDR3_DQ[22]     ;                   ;         ;
; HPS_DDR3_DQ[21]     ;                   ;         ;
; HPS_DDR3_DQ[20]     ;                   ;         ;
; HPS_DDR3_DQ[19]     ;                   ;         ;
; HPS_DDR3_DQ[18]     ;                   ;         ;
; HPS_DDR3_DQ[17]     ;                   ;         ;
; HPS_DDR3_DQ[16]     ;                   ;         ;
; HPS_DDR3_DQ[15]     ;                   ;         ;
; HPS_DDR3_DQ[14]     ;                   ;         ;
; HPS_DDR3_DQ[13]     ;                   ;         ;
; HPS_DDR3_DQ[12]     ;                   ;         ;
; HPS_DDR3_DQ[11]     ;                   ;         ;
; HPS_DDR3_DQ[10]     ;                   ;         ;
; HPS_DDR3_DQ[9]      ;                   ;         ;
; HPS_DDR3_DQ[8]      ;                   ;         ;
; HPS_DDR3_DQ[7]      ;                   ;         ;
; HPS_DDR3_DQ[6]      ;                   ;         ;
; HPS_DDR3_DQ[5]      ;                   ;         ;
; HPS_DDR3_DQ[4]      ;                   ;         ;
; HPS_DDR3_DQ[3]      ;                   ;         ;
; HPS_DDR3_DQ[2]      ;                   ;         ;
; HPS_DDR3_DQ[1]      ;                   ;         ;
; HPS_DDR3_DQ[0]      ;                   ;         ;
; HPS_DDR3_DQS[3]     ;                   ;         ;
; HPS_DDR3_DQS[2]     ;                   ;         ;
; HPS_DDR3_DQS[1]     ;                   ;         ;
; HPS_DDR3_DQS[0]     ;                   ;         ;
; HPS_DDR3_DQS_N[3]   ;                   ;         ;
; HPS_DDR3_DQS_N[2]   ;                   ;         ;
; HPS_DDR3_DQS_N[1]   ;                   ;         ;
; HPS_DDR3_DQS_N[0]   ;                   ;         ;
; HPS_DDR3_RZQ        ;                   ;         ;
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                  ; Location   ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; hps_design:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                         ; Unassigned ; 10      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                             ; Unassigned ; 124     ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; Unassigned ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; Unassigned ; 130     ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock         ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; Unassigned ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent|awready~1                                                                                                                                                                                                                                                  ; Unassigned ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; Unassigned ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; Unassigned ; 30      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|hps_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_mm_interconnect_0:mm_interconnect_0|hps_design_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hps_design:inst|hps_design_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 141     ; Clock         ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 3     ;
; Number of I/O Rules Failed       ; 2     ;
; Number of I/O Rules Unchecked    ; 1     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                        ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+-------------------+--------------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area              ; Extra Information                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+-------------------+--------------------------------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O               ;                                            ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O               ;                                            ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O               ;                                            ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O               ;                                            ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O               ;                                            ;
; Fail         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 68 such failures found.                                                  ; I/O               ; Power supply voltage level is incompatible ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O               ;                                            ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O               ;                                            ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O               ;                                            ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O               ;                                            ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O               ;                                            ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O               ;                                            ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O               ;                                            ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O               ;                                            ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O               ;                                            ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O               ;                                            ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O               ;                                            ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O               ;                                            ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O               ;                                            ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O               ;                                            ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O               ;                                            ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O               ;                                            ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O               ;                                            ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O               ;                                            ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O               ;                                            ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O               ;                                            ;
; Fail         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 68 such failures found.                                                  ; I/O               ;                                            ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O               ;                                            ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces ;                                            ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+-------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 70           ; 70           ; 0            ; 0            ; 2         ; 70           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 2         ; 2         ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 4         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 4         ; 0            ;
; Total Inapplicable ; 74           ; 4            ; 4            ; 74           ; 74           ; 0         ; 4            ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 0         ; 0         ; 74           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 68        ; 0            ;
; LEDR_0             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_RESET_N   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_WE_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_RAS_N     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_CS_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_CKE       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_CAS_N     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_CK_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_CK_P      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[14]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[13]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[12]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[11]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[10]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[9]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[8]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[7]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[6]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[5]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[4]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[3]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[2]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[1]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_ADDR[0]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_BA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_BA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_BA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DM[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DM[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DM[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DM[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[31]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[30]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[29]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[28]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[27]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[26]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[25]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[24]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[23]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[22]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[21]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[20]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[19]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[18]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[17]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[16]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[15]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[14]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[13]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[12]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[11]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[10]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[9]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[8]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQ[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQS[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; HPS_DDR3_DQS[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; HPS_DDR3_DQS[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; HPS_DDR3_DQS[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; HPS_DDR3_DQS_N[3]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQS_N[2]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQS_N[1]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; HPS_DDR3_RZQ       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Fail      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Fail      ; Inapplicable ;
; CLOCK_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEMA5F31C6 for design "chris_HPS"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "hps_design:inst|hps_design_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Error (169001): Pin H28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ODT
Error (169001): Pin P30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_RESET_N
Error (169001): Pin C28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_WE_N
Error (169001): Pin D30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_RAS_N
Error (169001): Pin H24 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_CS_N
Error (169001): Pin L29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_CKE
Error (169001): Pin E27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_CAS_N
Error (169001): Pin L23 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_CK_N
Error (169001): Pin M23 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_CK_P
Error (169001): Pin H25 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[14]
Error (169001): Pin C29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[13]
Error (169001): Pin B30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[12]
Error (169001): Pin C30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[11]
Error (169001): Pin D29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[10]
Error (169001): Pin G26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[9]
Error (169001): Pin H27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[8]
Error (169001): Pin E28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[7]
Error (169001): Pin F29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[6]
Error (169001): Pin J27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[5]
Error (169001): Pin J25 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[4]
Error (169001): Pin F30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[3]
Error (169001): Pin F28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[2]
Error (169001): Pin G30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[1]
Error (169001): Pin F26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_ADDR[0]
Error (169001): Pin J23 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_BA[2]
Error (169001): Pin J24 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_BA[1]
Error (169001): Pin E29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_BA[0]
Error (169001): Pin W30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DM[3]
Error (169001): Pin R28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DM[2]
Error (169001): Pin M28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DM[1]
Error (169001): Pin K28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DM[0]
Error (169001): Pin W29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[31]
Error (169001): Pin V30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[30]
Error (169001): Pin R26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[29]
Error (169001): Pin R27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[28]
Error (169001): Pin T28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[27]
Error (169001): Pin T29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[26]
Error (169001): Pin P25 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[25]
Error (169001): Pin P24 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[24]
Error (169001): Pin R29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[23]
Error (169001): Pin N27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[22]
Error (169001): Pin P27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[21]
Error (169001): Pin P26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[20]
Error (169001): Pin N28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[19]
Error (169001): Pin N29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[18]
Error (169001): Pin T26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[17]
Error (169001): Pin U26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[16]
Error (169001): Pin M30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[15]
Error (169001): Pin L28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[14]
Error (169001): Pin M27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[13]
Error (169001): Pin M26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[12]
Error (169001): Pin K27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[11]
Error (169001): Pin K29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[10]
Error (169001): Pin L26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[9]
Error (169001): Pin K26 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[8]
Error (169001): Pin J29 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[7]
Error (169001): Pin J30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[6]
Error (169001): Pin L24 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[5]
Error (169001): Pin L25 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[4]
Error (169001): Pin G28 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[3]
Error (169001): Pin H30 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[2]
Error (169001): Pin K22 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[1]
Error (169001): Pin K23 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQ[0]
Error (169001): Pin R21 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQS_N[3]
Error (169001): Pin R18 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQS_N[2]
Error (169001): Pin N24 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQS_N[1]
Error (169001): Pin M19 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_DQS_N[0]
Error (169001): Pin D27 does not support I/O standard 3.3-V LVTTL for HPS_DDR3_RZQ
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ODT
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_RESET_N
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_WE_N
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_RAS_N
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_CS_N
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_CKE
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_CAS_N
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_CK_N
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_CK_P
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[14]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[13]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[12]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[11]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[10]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[9]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[8]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[7]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[6]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[5]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[4]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[3]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[2]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[1]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_ADDR[0]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_BA[2]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_BA[1]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_BA[0]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DM[3]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DM[2]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DM[1]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DM[0]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[31]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[30]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[29]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[28]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[27]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[26]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[25]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[24]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[23]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[22]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[21]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[20]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[19]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[18]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[17]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[16]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[15]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[14]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[13]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[12]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[11]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[10]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[9]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[8]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[7]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[6]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[5]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[4]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[3]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[2]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[1]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQ[0]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQS_N[3]
Error (169044): I/O bank 6B does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQS_N[2]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQS_N[1]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_DQS_N[0]
Error (169044): I/O bank 6A does not support I/O standard 3.3-V LVTTL for pin HPS_DDR3_RZQ
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS[0] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS[1] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS[2] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS[3] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the 3.3-V LVTTL I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the 3.3-V LVTTL I/O standard
Error (11802): Can't fit design in device
Error: Quartus II 64-Bit Fitter was unsuccessful. 137 errors, 4 warnings
    Error: Peak virtual memory: 1180 megabytes
    Error: Processing ended: Mon Jul 31 16:34:19 2017
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:04


