WARNING: ./instruction_mem.v:8: $readmemb(booth.mem): Not enough words in the file for the requested range [0:1023].
VCD info: dumpfile tb.vcd opened for output.
StackOP: 00
Aluop:  1, outalu =           x, in1 =          x, in2 =          x
branching_mechanism: pc_out =          x
Resetting registers
PC:          x
StackOP: 00
Aluop:  1, outalu =           x, in1 =          0, in2 =          0
Aluop:  1, outalu =           x, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          0, in2 =          0
PC:          0
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          0
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          0
Aluop:  1, outalu =           0, in1 =          0, in2 =          2
Aluop:  1, outalu =           0, in1 =          0, in2 =          2
StackOP: 00
Aluop:  1, outalu =           2, in1 =          0, in2 =          2
branching_mechanism: pc_out =          0
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          0
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          0
PC:          0


Register bank updated wef	 regWrite =  1 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          0
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          0
branching_mechanism: pc_out =          1
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          0
Aluop:  1, outalu =           2, in1 =          2, in2 =          2
Aluop:  1, outalu =           2, in1 =          2, in2 =          2
StackOP: 00
Aluop:  1, outalu =           4, in1 =          0, in2 =          2
Aluop:  1, outalu =           4, in1 =          0, in2 =          2
StackOP: 00
Aluop:  1, outalu =           2, in1 =          0, in2 =          2
PC:          1
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          1
Aluop:  1, outalu =           2, in1 =          0, in2 =          5
Aluop:  1, outalu =           2, in1 =          0, in2 =          5
StackOP: 00
Aluop:  1, outalu =           5, in1 =          0, in2 =          5
branching_mechanism: pc_out =          1
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          1
PC:          1


Register bank updated wef	 regWrite =  2 	 regWriteData =           5


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          0
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          1
branching_mechanism: pc_out =          2
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          1
Aluop:  1, outalu =           5, in1 =          5, in2 =          5
Aluop:  1, outalu =           5, in1 =          5, in2 =          5
StackOP: 00
Aluop:  1, outalu =          10, in1 =          0, in2 =          5
Aluop:  1, outalu =          10, in1 =          0, in2 =          5
StackOP: 00
Aluop:  1, outalu =           5, in1 =          0, in2 =          5
PC:          2
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          2
Aluop:  1, outalu =           5, in1 =          0, in2 =         32
Aluop:  1, outalu =           5, in1 =          0, in2 =         32
StackOP: 00
Aluop:  1, outalu =          32, in1 =          0, in2 =         32
branching_mechanism: pc_out =          2
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          2
PC:          2


Register bank updated wef	 regWrite =  3 	 regWriteData =          32


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =          0
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          2
branching_mechanism: pc_out =          3
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          2
Aluop:  1, outalu =          32, in1 =         32, in2 =         32
Aluop:  1, outalu =          32, in1 =         32, in2 =         32
StackOP: 00
Aluop:  1, outalu =          64, in1 =          0, in2 =         32
Aluop:  1, outalu =          64, in1 =          0, in2 =         32
StackOP: 00
Aluop:  1, outalu =          32, in1 =          0, in2 =         32
PC:          3
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          3
Aluop:  1, outalu =          32, in1 =          0, in2 =          0
Aluop:  1, outalu =          32, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
StackOP: 00
Aluop:  1, outalu =           5, in1 =          5, in2 =          0
branching_mechanism: pc_out =          3
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          3
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
StackOP: 00
Aluop:  1, outalu =           5, in1 =          5, in2 =          0
PC:          3


Register bank updated wef	 regWrite =  7 	 regWriteData =           5


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          3
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
StackOP: 00
Aluop:  1, outalu =           5, in1 =          5, in2 =          0
branching_mechanism: pc_out =          4
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          5
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          3
PC:          4
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          5
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          4
Aluop:  1, outalu =           5, in1 =          5, in2 =          1
Aluop:  1, outalu =           5, in1 =          5, in2 =          1
StackOP: 00
Aluop:  1, outalu =           6, in1 =          5, in2 =          1
Aluop:  3, outalu =           6, in1 =          5, in2 =          1
StackOP: 00
Aluop:  3, outalu =           1, in1 =          5, in2 =          1
branching_mechanism: pc_out =          4
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          5
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          4
PC:          4


Register bank updated wef	 regWrite =  7 	 regWriteData =           1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          5
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          4
Aluop:  3, outalu =           1, in1 =          1, in2 =          1
Aluop:  3, outalu =           1, in1 =          1, in2 =          1
branching_mechanism: pc_out =          5
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          4
PC:          5
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          5
Aluop:  7, outalu =           1, in1 =          1, in2 =          1
StackOP: 00
Aluop:  7, outalu =           2, in1 =          1, in2 =          1
branching_mechanism: pc_out =          5
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          5
PC:          5


Register bank updated wef	 regWrite =  7 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          5
Aluop:  7, outalu =           2, in1 =          2, in2 =          1
Aluop:  7, outalu =           2, in1 =          2, in2 =          1
StackOP: 00
Aluop:  7, outalu =           4, in1 =          2, in2 =          1
branching_mechanism: pc_out =          6
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          5
PC:          6
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =          6
Aluop:  7, outalu =           4, in1 =          2, in2 =      14339
Aluop:  7, outalu =           4, in1 =          2, in2 =      14339
StackOP: 00
Aluop:  7, outalu =           0, in1 =          2, in2 =          0
Aluop:  7, outalu =           0, in1 =          2, in2 =          0
Aluop:  4, outalu =           2, in1 =          2, in2 =          0
StackOP: 00
branching_mechanism: pc_out =          6
R type
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          6
PC:          6


Register bank updated wef	 regWrite =  7 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =          6
branching_mechanism: pc_out =          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          6
PC:          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          7
Aluop:  1, outalu =           2, in1 =          0, in2 =         11
Aluop:  1, outalu =           2, in1 =          7, in2 =         11
Aluop:  1, outalu =           2, in1 =          7, in2 =         11
StackOP: 00
Aluop:  1, outalu =          18, in1 =          7, in2 =         11
branching_mechanism: pc_out =          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          7
PC:          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          7
branching_mechanism: pc_out =          8
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          7
Aluop:  1, outalu =          18, in1 =          8, in2 =         11
Aluop:  1, outalu =          18, in1 =          8, in2 =         11
StackOP: 00
Aluop:  1, outalu =          19, in1 =          8, in2 =         11
PC:          8
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          8
Aluop:  1, outalu =          19, in1 =          8, in2 =          1
Aluop:  1, outalu =          19, in1 =          8, in2 =          1
StackOP: 00
Aluop:  1, outalu =           9, in1 =          8, in2 =          1
Aluop:  1, outalu =           9, in1 =          2, in2 =          1
Aluop:  1, outalu =           9, in1 =          2, in2 =          1
Aluop:  2, outalu =           3, in1 =          2, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  2, outalu =           1, in1 =          2, in2 =          1
branching_mechanism: pc_out =          8
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          8
PC:          8


Register bank updated wef	 regWrite =  7 	 regWriteData =           1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          8
Aluop:  2, outalu =           1, in1 =          1, in2 =          1
Aluop:  2, outalu =           1, in1 =          1, in2 =          1
StackOP: 00
Aluop:  2, outalu =           0, in1 =          1, in2 =          1
branching_mechanism: pc_out =          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          8
PC:          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          9
Aluop:  2, outalu =           0, in1 =          1, in2 =          5
Aluop:  2, outalu =           0, in1 =          1, in2 =          5
StackOP: 00
Aluop:  1, outalu =          -4, in1 =          0, in2 =          5
Aluop:  1, outalu =          -4, in1 =          9, in2 =          5
Aluop:  1, outalu =          -4, in1 =          9, in2 =          5
StackOP: 00
Aluop:  1, outalu =          14, in1 =          9, in2 =          5
branching_mechanism: pc_out =          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          9
PC:          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          9
branching_mechanism: pc_out =         10
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          9
Aluop:  1, outalu =          14, in1 =         10, in2 =          5
Aluop:  1, outalu =          14, in1 =         10, in2 =          5
StackOP: 00
Aluop:  1, outalu =          15, in1 =         10, in2 =          5
PC:         10
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         10
Aluop:  1, outalu =          15, in1 =         10, in2 =          1
Aluop:  1, outalu =          15, in1 =         10, in2 =          1
StackOP: 00
Aluop:  1, outalu =          11, in1 =         10, in2 =          1
Aluop:  1, outalu =          11, in1 =          1, in2 =          1
Aluop:  1, outalu =          11, in1 =          1, in2 =          1
Aluop:  2, outalu =           2, in1 =          1, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  2, outalu =           0, in1 =          1, in2 =          1
branching_mechanism: pc_out =         10
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         10
PC:         10


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         10
Aluop:  2, outalu =           0, in1 =          0, in2 =          1
Aluop:  2, outalu =           0, in1 =          0, in2 =          1
StackOP: 00
Aluop:  2, outalu =          -1, in1 =          0, in2 =          1
branching_mechanism: pc_out =         11
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         10
PC:         11
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         11
Aluop:  2, outalu =          -1, in1 =          0, in2 =          5
Aluop:  2, outalu =          -1, in1 =          0, in2 =          5
StackOP: 00
Aluop:  1, outalu =          -5, in1 =          0, in2 =          5
Aluop:  1, outalu =          -5, in1 =         11, in2 =          5
Aluop:  1, outalu =          -5, in1 =         11, in2 =          5
StackOP: 00
Aluop:  1, outalu =          16, in1 =         11, in2 =          5
branching_mechanism: pc_out =         11
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         11
PC:         11
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         11
branching_mechanism: pc_out =         16
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         11
Aluop:  1, outalu =          16, in1 =         16, in2 =          5
Aluop:  1, outalu =          16, in1 =         16, in2 =          5
StackOP: 00
Aluop:  1, outalu =          21, in1 =         16, in2 =          5
PC:         16
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =         16
Aluop:  1, outalu =          21, in1 =         16, in2 =       8193
Aluop:  1, outalu =          21, in1 =         16, in2 =       8193
StackOP: 00
Aluop:  1, outalu =        8209, in1 =         16, in2 =          2
Aluop:  1, outalu =        8209, in1 =          0, in2 =          2
Aluop:  1, outalu =        8209, in1 =          0, in2 =          2
Aluop:  2, outalu =           2, in1 =          0, in2 =          2
StackOP: 00
StackOP: 00
Aluop:  2, outalu =          -2, in1 =          0, in2 =          2
branching_mechanism: pc_out =         16
R type
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         16
PC:         16


Register bank updated wef	 regWrite =  4 	 regWriteData =          -2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =          0
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =         16
Aluop:  2, outalu =          -2, in1 = 4294967294, in2 =          2
Aluop:  2, outalu =          -2, in1 = 4294967294, in2 =          2
StackOP: 00
Aluop:  2, outalu =          -4, in1 = 4294967294, in2 =          2
branching_mechanism: pc_out =         17
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         16
PC:         17
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         17
Aluop:  2, outalu =          -4, in1 =          0, in2 =          0
Aluop:  2, outalu =          -4, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          0, in2 =          1
Aluop:  1, outalu =           0, in1 =         17, in2 =          1
Aluop:  1, outalu =           0, in1 =         17, in2 =          1
StackOP: 00
Aluop:  1, outalu =          18, in1 =         17, in2 =          1
branching_mechanism: pc_out =         17
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         17
PC:         17
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         17
branching_mechanism: pc_out =         18
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         17
Aluop:  1, outalu =          18, in1 =         18, in2 =          1
Aluop:  1, outalu =          18, in1 =         18, in2 =          1
StackOP: 00
Aluop:  1, outalu =          19, in1 =         18, in2 =          1
PC:         18
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         18
Aluop:  1, outalu =          19, in1 =         18, in2 =          0
Aluop:  1, outalu =          19, in1 =         18, in2 =          0
StackOP: 00
Aluop:  1, outalu =          18, in1 =         18, in2 =          0
Aluop:  1, outalu =          18, in1 = 4294967294, in2 =          0
Aluop:  1, outalu =          18, in1 = 4294967294, in2 =          0
StackOP: 00
Aluop:  1, outalu =          -2, in1 = 4294967294, in2 =          0
branching_mechanism: pc_out =         18
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         18
Aluop:  1, outalu =          -2, in1 =          0, in2 =          0
Aluop:  1, outalu =          -2, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 = 4294967294, in2 =          0
Aluop:  1, outalu =           0, in1 = 4294967294, in2 =          0
StackOP: 00
Aluop:  1, outalu =          -2, in1 = 4294967294, in2 =          0
PC:         18


Register bank updated wef	 regWrite =  7 	 regWriteData =          -2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         18
Aluop:  1, outalu =          -2, in1 =          0, in2 =          0
Aluop:  1, outalu =          -2, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 = 4294967294, in2 =          0
Aluop:  1, outalu =           0, in1 = 4294967294, in2 =          0
StackOP: 00
Aluop:  1, outalu =          -2, in1 = 4294967294, in2 =          0
branching_mechanism: pc_out =         19
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =         -2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         18
PC:         19
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =         -2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         19
Aluop:  1, outalu =          -2, in1 = 4294967294, in2 =          1
Aluop:  1, outalu =          -2, in1 = 4294967294, in2 =          1
StackOP: 00
Aluop:  1, outalu =          -1, in1 = 4294967294, in2 =          1
Aluop:  3, outalu =          -1, in1 = 4294967294, in2 =          1
StackOP: 00
Aluop:  3, outalu =           0, in1 = 4294967294, in2 =          1
branching_mechanism: pc_out =         19
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =         -2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         19
PC:         19


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =         -2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         19
Aluop:  3, outalu =           0, in1 =          0, in2 =          1
Aluop:  3, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         20
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         19
PC:         20
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         20
Aluop:  3, outalu =           0, in1 =          0, in2 =         31
Aluop:  3, outalu =           0, in1 =          0, in2 =         31
Aluop:  1, outalu =           0, in1 =          0, in2 =         31
StackOP: 00
Aluop:  1, outalu =          31, in1 =          0, in2 =         31
branching_mechanism: pc_out =         20
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         20
PC:         20


Register bank updated wef	 regWrite =  8 	 regWriteData =          31


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         20
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         20
Aluop:  1, outalu =          31, in1 =         31, in2 =         31
Aluop:  1, outalu =          31, in1 =         31, in2 =         31
StackOP: 00
Aluop:  1, outalu =          62, in1 =          0, in2 =         31
Aluop:  1, outalu =          62, in1 =          0, in2 =         31
StackOP: 00
Aluop:  1, outalu =          31, in1 =          0, in2 =         31
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          31, in1 =          0, in2 =          1
Aluop:  1, outalu =          31, in1 =          0, in2 =          1
StackOP: 00
Aluop:  1, outalu =           1, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         31, in2 =          1
Aluop:  7, outalu =           0, in1 =         31, in2 =          1
StackOP: 00
Aluop:  7, outalu =          62, in1 =         31, in2 =          1
Aluop:  2, outalu =          62, in1 =         31, in2 =          1
StackOP: 00
Aluop:  2, outalu =          30, in1 =         31, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          30


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         31
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          30, in1 =         30, in2 =          1
Aluop:  2, outalu =          30, in1 =         30, in2 =          1
StackOP: 00
Aluop:  2, outalu =          29, in1 =         30, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          29, in1 =         30, in2 = 4294967294
Aluop:  2, outalu =          29, in1 =         30, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          32, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          32, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          32, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         30, in2 =          1
Aluop:  7, outalu =           0, in1 =         30, in2 =          1
StackOP: 00
Aluop:  7, outalu =          60, in1 =         30, in2 =          1
Aluop:  2, outalu =          60, in1 =         30, in2 =          1
StackOP: 00
Aluop:  2, outalu =          29, in1 =         30, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          29


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         30
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          29, in1 =         29, in2 =          1
Aluop:  2, outalu =          29, in1 =         29, in2 =          1
StackOP: 00
Aluop:  2, outalu =          28, in1 =         29, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          28, in1 =         29, in2 = 4294967294
Aluop:  2, outalu =          28, in1 =         29, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          31, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          31, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          31, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         29, in2 =          1
Aluop:  7, outalu =           0, in1 =         29, in2 =          1
StackOP: 00
Aluop:  7, outalu =          58, in1 =         29, in2 =          1
Aluop:  2, outalu =          58, in1 =         29, in2 =          1
StackOP: 00
Aluop:  2, outalu =          28, in1 =         29, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          28


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         29
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          28, in1 =         28, in2 =          1
Aluop:  2, outalu =          28, in1 =         28, in2 =          1
StackOP: 00
Aluop:  2, outalu =          27, in1 =         28, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          27, in1 =         28, in2 = 4294967294
Aluop:  2, outalu =          27, in1 =         28, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          30, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          30, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          30, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         28, in2 =          1
Aluop:  7, outalu =           0, in1 =         28, in2 =          1
StackOP: 00
Aluop:  7, outalu =          56, in1 =         28, in2 =          1
Aluop:  2, outalu =          56, in1 =         28, in2 =          1
StackOP: 00
Aluop:  2, outalu =          27, in1 =         28, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          27


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         28
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          27, in1 =         27, in2 =          1
Aluop:  2, outalu =          27, in1 =         27, in2 =          1
StackOP: 00
Aluop:  2, outalu =          26, in1 =         27, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          26, in1 =         27, in2 = 4294967294
Aluop:  2, outalu =          26, in1 =         27, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          29, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          29, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          29, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         27, in2 =          1
Aluop:  7, outalu =           0, in1 =         27, in2 =          1
StackOP: 00
Aluop:  7, outalu =          54, in1 =         27, in2 =          1
Aluop:  2, outalu =          54, in1 =         27, in2 =          1
StackOP: 00
Aluop:  2, outalu =          26, in1 =         27, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          26


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         27
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          26, in1 =         26, in2 =          1
Aluop:  2, outalu =          26, in1 =         26, in2 =          1
StackOP: 00
Aluop:  2, outalu =          25, in1 =         26, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          25, in1 =         26, in2 = 4294967294
Aluop:  2, outalu =          25, in1 =         26, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          28, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          28, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          28, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         26, in2 =          1
Aluop:  7, outalu =           0, in1 =         26, in2 =          1
StackOP: 00
Aluop:  7, outalu =          52, in1 =         26, in2 =          1
Aluop:  2, outalu =          52, in1 =         26, in2 =          1
StackOP: 00
Aluop:  2, outalu =          25, in1 =         26, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          25


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         26
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          25, in1 =         25, in2 =          1
Aluop:  2, outalu =          25, in1 =         25, in2 =          1
StackOP: 00
Aluop:  2, outalu =          24, in1 =         25, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          24, in1 =         25, in2 = 4294967294
Aluop:  2, outalu =          24, in1 =         25, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          27, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          27, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          27, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         25, in2 =          1
Aluop:  7, outalu =           0, in1 =         25, in2 =          1
StackOP: 00
Aluop:  7, outalu =          50, in1 =         25, in2 =          1
Aluop:  2, outalu =          50, in1 =         25, in2 =          1
StackOP: 00
Aluop:  2, outalu =          24, in1 =         25, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          24


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         25
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          24, in1 =         24, in2 =          1
Aluop:  2, outalu =          24, in1 =         24, in2 =          1
StackOP: 00
Aluop:  2, outalu =          23, in1 =         24, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          23, in1 =         24, in2 = 4294967294
Aluop:  2, outalu =          23, in1 =         24, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          26, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          26, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          26, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         24, in2 =          1
Aluop:  7, outalu =           0, in1 =         24, in2 =          1
StackOP: 00
Aluop:  7, outalu =          48, in1 =         24, in2 =          1
Aluop:  2, outalu =          48, in1 =         24, in2 =          1
StackOP: 00
Aluop:  2, outalu =          23, in1 =         24, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          23


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         24
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          23, in1 =         23, in2 =          1
Aluop:  2, outalu =          23, in1 =         23, in2 =          1
StackOP: 00
Aluop:  2, outalu =          22, in1 =         23, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          22, in1 =         23, in2 = 4294967294
Aluop:  2, outalu =          22, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          25, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          25, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          25, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         23, in2 =          1
Aluop:  7, outalu =           0, in1 =         23, in2 =          1
StackOP: 00
Aluop:  7, outalu =          46, in1 =         23, in2 =          1
Aluop:  2, outalu =          46, in1 =         23, in2 =          1
StackOP: 00
Aluop:  2, outalu =          22, in1 =         23, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          22


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         23
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          22, in1 =         22, in2 =          1
Aluop:  2, outalu =          22, in1 =         22, in2 =          1
StackOP: 00
Aluop:  2, outalu =          21, in1 =         22, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          21, in1 =         22, in2 = 4294967294
Aluop:  2, outalu =          21, in1 =         22, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          24, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          24, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          24, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         22, in2 =          1
Aluop:  7, outalu =           0, in1 =         22, in2 =          1
StackOP: 00
Aluop:  7, outalu =          44, in1 =         22, in2 =          1
Aluop:  2, outalu =          44, in1 =         22, in2 =          1
StackOP: 00
Aluop:  2, outalu =          21, in1 =         22, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          21


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         22
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          21, in1 =         21, in2 =          1
Aluop:  2, outalu =          21, in1 =         21, in2 =          1
StackOP: 00
Aluop:  2, outalu =          20, in1 =         21, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          20, in1 =         21, in2 = 4294967294
Aluop:  2, outalu =          20, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          23, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          23, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          23, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         21, in2 =          1
Aluop:  7, outalu =           0, in1 =         21, in2 =          1
StackOP: 00
Aluop:  7, outalu =          42, in1 =         21, in2 =          1
Aluop:  2, outalu =          42, in1 =         21, in2 =          1
StackOP: 00
Aluop:  2, outalu =          20, in1 =         21, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          20


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         21
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          20, in1 =         20, in2 =          1
Aluop:  2, outalu =          20, in1 =         20, in2 =          1
StackOP: 00
Aluop:  2, outalu =          19, in1 =         20, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          19, in1 =         20, in2 = 4294967294
Aluop:  2, outalu =          19, in1 =         20, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          22, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          22, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          22, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         20, in2 =          1
Aluop:  7, outalu =           0, in1 =         20, in2 =          1
StackOP: 00
Aluop:  7, outalu =          40, in1 =         20, in2 =          1
Aluop:  2, outalu =          40, in1 =         20, in2 =          1
StackOP: 00
Aluop:  2, outalu =          19, in1 =         20, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          19


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         20
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          19, in1 =         19, in2 =          1
Aluop:  2, outalu =          19, in1 =         19, in2 =          1
StackOP: 00
Aluop:  2, outalu =          18, in1 =         19, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          18, in1 =         19, in2 = 4294967294
Aluop:  2, outalu =          18, in1 =         19, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         19, in2 =          1
Aluop:  7, outalu =           0, in1 =         19, in2 =          1
StackOP: 00
Aluop:  7, outalu =          38, in1 =         19, in2 =          1
Aluop:  2, outalu =          38, in1 =         19, in2 =          1
StackOP: 00
Aluop:  2, outalu =          18, in1 =         19, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          18


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         19
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          18, in1 =         18, in2 =          1
Aluop:  2, outalu =          18, in1 =         18, in2 =          1
StackOP: 00
Aluop:  2, outalu =          17, in1 =         18, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          17, in1 =         18, in2 = 4294967294
Aluop:  2, outalu =          17, in1 =         18, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          20, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          20, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          20, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         18, in2 =          1
Aluop:  7, outalu =           0, in1 =         18, in2 =          1
StackOP: 00
Aluop:  7, outalu =          36, in1 =         18, in2 =          1
Aluop:  2, outalu =          36, in1 =         18, in2 =          1
StackOP: 00
Aluop:  2, outalu =          17, in1 =         18, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          17


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         18
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          17, in1 =         17, in2 =          1
Aluop:  2, outalu =          17, in1 =         17, in2 =          1
StackOP: 00
Aluop:  2, outalu =          16, in1 =         17, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          16, in1 =         17, in2 = 4294967294
Aluop:  2, outalu =          16, in1 =         17, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          19, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          19, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         17, in2 =          1
Aluop:  7, outalu =           0, in1 =         17, in2 =          1
StackOP: 00
Aluop:  7, outalu =          34, in1 =         17, in2 =          1
Aluop:  2, outalu =          34, in1 =         17, in2 =          1
StackOP: 00
Aluop:  2, outalu =          16, in1 =         17, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          16


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         17
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          16, in1 =         16, in2 =          1
Aluop:  2, outalu =          16, in1 =         16, in2 =          1
StackOP: 00
Aluop:  2, outalu =          15, in1 =         16, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          15, in1 =         16, in2 = 4294967294
Aluop:  2, outalu =          15, in1 =         16, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          18, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          18, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          18, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         16, in2 =          1
Aluop:  7, outalu =           0, in1 =         16, in2 =          1
StackOP: 00
Aluop:  7, outalu =          32, in1 =         16, in2 =          1
Aluop:  2, outalu =          32, in1 =         16, in2 =          1
StackOP: 00
Aluop:  2, outalu =          15, in1 =         16, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          15


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         16
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          15, in1 =         15, in2 =          1
Aluop:  2, outalu =          15, in1 =         15, in2 =          1
StackOP: 00
Aluop:  2, outalu =          14, in1 =         15, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          14, in1 =         15, in2 = 4294967294
Aluop:  2, outalu =          14, in1 =         15, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          17, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          17, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          17, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         15, in2 =          1
Aluop:  7, outalu =           0, in1 =         15, in2 =          1
StackOP: 00
Aluop:  7, outalu =          30, in1 =         15, in2 =          1
Aluop:  2, outalu =          30, in1 =         15, in2 =          1
StackOP: 00
Aluop:  2, outalu =          14, in1 =         15, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          14


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         15
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          14, in1 =         14, in2 =          1
Aluop:  2, outalu =          14, in1 =         14, in2 =          1
StackOP: 00
Aluop:  2, outalu =          13, in1 =         14, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          13, in1 =         14, in2 = 4294967294
Aluop:  2, outalu =          13, in1 =         14, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          16, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          16, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          16, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         14, in2 =          1
Aluop:  7, outalu =           0, in1 =         14, in2 =          1
StackOP: 00
Aluop:  7, outalu =          28, in1 =         14, in2 =          1
Aluop:  2, outalu =          28, in1 =         14, in2 =          1
StackOP: 00
Aluop:  2, outalu =          13, in1 =         14, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          13


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         14
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          13, in1 =         13, in2 =          1
Aluop:  2, outalu =          13, in1 =         13, in2 =          1
StackOP: 00
Aluop:  2, outalu =          12, in1 =         13, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          12, in1 =         13, in2 = 4294967294
Aluop:  2, outalu =          12, in1 =         13, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          15, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          15, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          15, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         13, in2 =          1
Aluop:  7, outalu =           0, in1 =         13, in2 =          1
StackOP: 00
Aluop:  7, outalu =          26, in1 =         13, in2 =          1
Aluop:  2, outalu =          26, in1 =         13, in2 =          1
StackOP: 00
Aluop:  2, outalu =          12, in1 =         13, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          12


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         13
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          12, in1 =         12, in2 =          1
Aluop:  2, outalu =          12, in1 =         12, in2 =          1
StackOP: 00
Aluop:  2, outalu =          11, in1 =         12, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          11, in1 =         12, in2 = 4294967294
Aluop:  2, outalu =          11, in1 =         12, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          14, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          14, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          14, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         12, in2 =          1
Aluop:  7, outalu =           0, in1 =         12, in2 =          1
StackOP: 00
Aluop:  7, outalu =          24, in1 =         12, in2 =          1
Aluop:  2, outalu =          24, in1 =         12, in2 =          1
StackOP: 00
Aluop:  2, outalu =          11, in1 =         12, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          11


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         12
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          11, in1 =         11, in2 =          1
Aluop:  2, outalu =          11, in1 =         11, in2 =          1
StackOP: 00
Aluop:  2, outalu =          10, in1 =         11, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          10, in1 =         11, in2 = 4294967294
Aluop:  2, outalu =          10, in1 =         11, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          13, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          13, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          13, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         11, in2 =          1
Aluop:  7, outalu =           0, in1 =         11, in2 =          1
StackOP: 00
Aluop:  7, outalu =          22, in1 =         11, in2 =          1
Aluop:  2, outalu =          22, in1 =         11, in2 =          1
StackOP: 00
Aluop:  2, outalu =          10, in1 =         11, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =          10


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         11
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =          10, in1 =         10, in2 =          1
Aluop:  2, outalu =          10, in1 =         10, in2 =          1
StackOP: 00
Aluop:  2, outalu =           9, in1 =         10, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           9, in1 =         10, in2 = 4294967294
Aluop:  2, outalu =           9, in1 =         10, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          12, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          12, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          12, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =         10, in2 =          1
Aluop:  7, outalu =           0, in1 =         10, in2 =          1
StackOP: 00
Aluop:  7, outalu =          20, in1 =         10, in2 =          1
Aluop:  2, outalu =          20, in1 =         10, in2 =          1
StackOP: 00
Aluop:  2, outalu =           9, in1 =         10, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           9


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =         10
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           9, in1 =          9, in2 =          1
Aluop:  2, outalu =           9, in1 =          9, in2 =          1
StackOP: 00
Aluop:  2, outalu =           8, in1 =          9, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           8, in1 =          9, in2 = 4294967294
Aluop:  2, outalu =           8, in1 =          9, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          11, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          11, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          11, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          9, in2 =          1
Aluop:  7, outalu =           0, in1 =          9, in2 =          1
StackOP: 00
Aluop:  7, outalu =          18, in1 =          9, in2 =          1
Aluop:  2, outalu =          18, in1 =          9, in2 =          1
StackOP: 00
Aluop:  2, outalu =           8, in1 =          9, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           8


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          9
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           8, in1 =          8, in2 =          1
Aluop:  2, outalu =           8, in1 =          8, in2 =          1
StackOP: 00
Aluop:  2, outalu =           7, in1 =          8, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           7, in1 =          8, in2 = 4294967294
Aluop:  2, outalu =           7, in1 =          8, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          10, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =          10, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =          10, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          8, in2 =          1
Aluop:  7, outalu =           0, in1 =          8, in2 =          1
StackOP: 00
Aluop:  7, outalu =          16, in1 =          8, in2 =          1
Aluop:  2, outalu =          16, in1 =          8, in2 =          1
StackOP: 00
Aluop:  2, outalu =           7, in1 =          8, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           7


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          8
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           7, in1 =          7, in2 =          1
Aluop:  2, outalu =           7, in1 =          7, in2 =          1
StackOP: 00
Aluop:  2, outalu =           6, in1 =          7, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           6, in1 =          7, in2 = 4294967294
Aluop:  2, outalu =           6, in1 =          7, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           9, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           9, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           9, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          7, in2 =          1
Aluop:  7, outalu =           0, in1 =          7, in2 =          1
StackOP: 00
Aluop:  7, outalu =          14, in1 =          7, in2 =          1
Aluop:  2, outalu =          14, in1 =          7, in2 =          1
StackOP: 00
Aluop:  2, outalu =           6, in1 =          7, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           6


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          7
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           6, in1 =          6, in2 =          1
Aluop:  2, outalu =           6, in1 =          6, in2 =          1
StackOP: 00
Aluop:  2, outalu =           5, in1 =          6, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           5, in1 =          6, in2 = 4294967294
Aluop:  2, outalu =           5, in1 =          6, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           8, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           8, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           8, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          6, in2 =          1
Aluop:  7, outalu =           0, in1 =          6, in2 =          1
StackOP: 00
Aluop:  7, outalu =          12, in1 =          6, in2 =          1
Aluop:  2, outalu =          12, in1 =          6, in2 =          1
StackOP: 00
Aluop:  2, outalu =           5, in1 =          6, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           5


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          6
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           5, in1 =          5, in2 =          1
Aluop:  2, outalu =           5, in1 =          5, in2 =          1
StackOP: 00
Aluop:  2, outalu =           4, in1 =          5, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           4, in1 =          5, in2 = 4294967294
Aluop:  2, outalu =           4, in1 =          5, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           7, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           7, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           7, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          5, in2 =          1
Aluop:  7, outalu =           0, in1 =          5, in2 =          1
StackOP: 00
Aluop:  7, outalu =          10, in1 =          5, in2 =          1
Aluop:  2, outalu =          10, in1 =          5, in2 =          1
StackOP: 00
Aluop:  2, outalu =           4, in1 =          5, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           4


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          5
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           4, in1 =          4, in2 =          1
Aluop:  2, outalu =           4, in1 =          4, in2 =          1
StackOP: 00
Aluop:  2, outalu =           3, in1 =          4, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           3, in1 =          4, in2 = 4294967294
Aluop:  2, outalu =           3, in1 =          4, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           6, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           6, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           6, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          4, in2 =          1
Aluop:  7, outalu =           0, in1 =          4, in2 =          1
StackOP: 00
Aluop:  7, outalu =           8, in1 =          4, in2 =          1
Aluop:  2, outalu =           8, in1 =          4, in2 =          1
StackOP: 00
Aluop:  2, outalu =           3, in1 =          4, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           3


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          4
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           3, in1 =          3, in2 =          1
Aluop:  2, outalu =           3, in1 =          3, in2 =          1
StackOP: 00
Aluop:  2, outalu =           2, in1 =          3, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           2, in1 =          3, in2 = 4294967294
Aluop:  2, outalu =           2, in1 =          3, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           5, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           5, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           5, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          3, in2 =          1
Aluop:  7, outalu =           0, in1 =          3, in2 =          1
StackOP: 00
Aluop:  7, outalu =           6, in1 =          3, in2 =          1
Aluop:  2, outalu =           6, in1 =          3, in2 =          1
StackOP: 00
Aluop:  2, outalu =           2, in1 =          3, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          3
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           2, in1 =          2, in2 =          1
Aluop:  2, outalu =           2, in1 =          2, in2 =          1
StackOP: 00
Aluop:  2, outalu =           1, in1 =          2, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           1, in1 =          2, in2 = 4294967294
Aluop:  2, outalu =           1, in1 =          2, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           4, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           4, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           4, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          2, in2 =          1
Aluop:  7, outalu =           0, in1 =          2, in2 =          1
StackOP: 00
Aluop:  7, outalu =           4, in1 =          2, in2 =          1
Aluop:  2, outalu =           4, in1 =          2, in2 =          1
StackOP: 00
Aluop:  2, outalu =           1, in1 =          2, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          2
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           1, in1 =          1, in2 =          1
Aluop:  2, outalu =           1, in1 =          1, in2 =          1
StackOP: 00
Aluop:  2, outalu =           0, in1 =          1, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =           0, in1 =          1, in2 = 4294967294
Aluop:  2, outalu =           0, in1 =          1, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           3, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           3, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           3, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         21, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          19, in1 =         21, in2 = 4294967294
PC:         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
Aluop:  1, outalu =          19, in1 =         21, in2 =          1
StackOP: 00
Aluop:  1, outalu =          22, in1 =         21, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  1, outalu =          22, in1 =          0, in2 =          1
Aluop:  7, outalu =           1, in1 =          0, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =         21
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         21


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         21
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         21
PC:         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  7, outalu =           0, in1 =          1, in2 =          1
Aluop:  7, outalu =           0, in1 =          1, in2 =          1
StackOP: 00
Aluop:  7, outalu =           2, in1 =          1, in2 =          1
Aluop:  2, outalu =           2, in1 =          1, in2 =          1
StackOP: 00
Aluop:  2, outalu =           0, in1 =          1, in2 =          1
branching_mechanism: pc_out =         22
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         22


Register bank updated wef	 regWrite =  8 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          1
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         22
Aluop:  2, outalu =           0, in1 =          0, in2 =          1
Aluop:  2, outalu =           0, in1 =          0, in2 =          1
StackOP: 00
Aluop:  2, outalu =          -1, in1 =          0, in2 =          1
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         22
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
Aluop:  2, outalu =          -1, in1 =          0, in2 = 4294967294
Aluop:  2, outalu =          -1, in1 =          0, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =           2, in1 =          0, in2 = 4294967294
Aluop:  1, outalu =           2, in1 =         23, in2 = 4294967294
Aluop:  1, outalu =           2, in1 =         23, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          21, in1 =         23, in2 = 4294967294
branching_mechanism: pc_out =         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
PC:         23
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         23
branching_mechanism: pc_out =         24
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         23
Aluop:  1, outalu =          21, in1 =         24, in2 = 4294967294
Aluop:  1, outalu =          21, in1 =         24, in2 = 4294967294
StackOP: 00
Aluop:  1, outalu =          22, in1 =         24, in2 = 4294967294
PC:         24
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         24
Aluop:  1, outalu =          22, in1 =         24, in2 =          0
Aluop:  1, outalu =          22, in1 =         24, in2 =          0
StackOP: 00
Aluop:  1, outalu =          24, in1 =         24, in2 =          0
Aluop:  1, outalu =          24, in1 =          5, in2 =          0
Aluop:  1, outalu =          24, in1 =          5, in2 =          0
StackOP: 00
Aluop:  1, outalu =           5, in1 =          5, in2 =          0
branching_mechanism: pc_out =         24
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         24
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
StackOP: 00
Aluop:  1, outalu =           5, in1 =          5, in2 =          0
PC:         24


Register bank updated wef	 regWrite =  6 	 regWriteData =           5


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          0
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         24
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
Aluop:  1, outalu =           5, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
Aluop:  1, outalu =           0, in1 =          5, in2 =          0
StackOP: 00
Aluop:  1, outalu =           5, in1 =          5, in2 =          0
branching_mechanism: pc_out =         25
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          5
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         24
PC:         25
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          5
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         25
Aluop:  1, outalu =           5, in1 =          5, in2 =          1
Aluop:  1, outalu =           5, in1 =          5, in2 =          1
StackOP: 00
Aluop:  1, outalu =           6, in1 =          5, in2 =          1
Aluop:  3, outalu =           6, in1 =          5, in2 =          1
StackOP: 00
Aluop:  3, outalu =           1, in1 =          5, in2 =          1
branching_mechanism: pc_out =         25
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          5
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         25
PC:         25


Register bank updated wef	 regWrite =  6 	 regWriteData =           1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          5
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         25
Aluop:  3, outalu =           1, in1 =          1, in2 =          1
Aluop:  3, outalu =           1, in1 =          1, in2 =          1
branching_mechanism: pc_out =         26
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         25
PC:         26
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         26
Aluop:  3, outalu =           1, in1 =          5, in2 =          1
Aluop:  3, outalu =           1, in1 =          5, in2 =          1
Aluop:  9, outalu =           1, in1 =          5, in2 =          1
StackOP: 00
Aluop:  9, outalu =           2, in1 =          5, in2 =          1
branching_mechanism: pc_out =         26
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         26
PC:         26


Register bank updated wef	 regWrite =  2 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          5
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         26
Aluop:  9, outalu =           2, in1 =          2, in2 =          1
Aluop:  9, outalu =           2, in1 =          2, in2 =          1
StackOP: 00
Aluop:  9, outalu =           1, in1 =          2, in2 =          1
branching_mechanism: pc_out =         27
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         26
PC:         27
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =         27
Aluop:  9, outalu =           1, in1 =          2, in2 =       4099
Aluop:  9, outalu =           1, in1 =          2, in2 =       4099
StackOP: 00
Aluop:  9, outalu =           0, in1 =          2, in2 =          0
Aluop:  9, outalu =           0, in1 =          2, in2 =          0
Aluop:  4, outalu =           2, in1 =          2, in2 =          0
StackOP: 00
branching_mechanism: pc_out =         27
R type
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         27
PC:         27


Register bank updated wef	 regWrite =  2 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =         27
branching_mechanism: pc_out =         28
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         27
PC:         28
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         28
Aluop:  4, outalu =           2, in1 = 4294967294, in2 = 4294967294
Aluop:  4, outalu =           2, in1 = 4294967294, in2 = 4294967294
Aluop:  2, outalu =          -2, in1 = 4294967294, in2 =          1
StackOP: 00
Aluop:  2, outalu =          -2, in1 = 4294967294, in2 =          1
Aluop:  8, outalu =          -3, in1 = 4294967294, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  8, outalu =          -1, in1 = 4294967294, in2 =          1
branching_mechanism: pc_out =         28
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         28
PC:         28


Register bank updated wef	 regWrite =  4 	 regWriteData =          -1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -2
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         28
Aluop:  8, outalu =          -1, in1 = 4294967295, in2 =          1
Aluop:  8, outalu =          -1, in1 = 4294967295, in2 =          1
branching_mechanism: pc_out =         29
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         28
PC:         29
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         29
Aluop:  8, outalu =          -1, in1 =         32, in2 =          1
Aluop:  8, outalu =          -1, in1 =         32, in2 =          1
StackOP: 00
Aluop:  8, outalu =          16, in1 =         32, in2 =          1
Aluop:  2, outalu =          16, in1 =         32, in2 =          1
StackOP: 00
Aluop:  2, outalu =          31, in1 =         32, in2 =          1
branching_mechanism: pc_out =         29
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         29
PC:         29


Register bank updated wef	 regWrite =  3 	 regWriteData =          31


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         32
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         29
Aluop:  2, outalu =          31, in1 =         31, in2 =          1
Aluop:  2, outalu =          31, in1 =         31, in2 =          1
StackOP: 00
Aluop:  2, outalu =          30, in1 =         31, in2 =          1
branching_mechanism: pc_out =         30
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         29
PC:         30
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         30
Aluop:  2, outalu =          30, in1 =         31, in2 = 4294967269
Aluop:  2, outalu =          30, in1 =         31, in2 = 4294967269
StackOP: 00
Aluop:  1, outalu =          58, in1 =          0, in2 = 4294967269
Aluop:  1, outalu =          58, in1 =         30, in2 = 4294967269
Aluop:  1, outalu =          58, in1 =         30, in2 = 4294967269
StackOP: 00
Aluop:  1, outalu =           3, in1 =         30, in2 = 4294967269
branching_mechanism: pc_out =         30
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         30
PC:         30
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =         30
branching_mechanism: pc_out =          3
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         30
Aluop:  1, outalu =           3, in1 =          3, in2 = 4294967269
Aluop:  1, outalu =           3, in1 =          3, in2 = 4294967269
StackOP: 00
Aluop:  1, outalu =         -24, in1 =          3, in2 = 4294967269
PC:          3
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          3
Aluop:  1, outalu =         -24, in1 =          3, in2 =          0
Aluop:  1, outalu =         -24, in1 =          3, in2 =          0
StackOP: 00
Aluop:  1, outalu =           3, in1 =          3, in2 =          0
Aluop:  1, outalu =           3, in1 =          2, in2 =          0
Aluop:  1, outalu =           3, in1 =          2, in2 =          0
StackOP: 00
Aluop:  1, outalu =           2, in1 =          2, in2 =          0
branching_mechanism: pc_out =          3
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          3
Aluop:  1, outalu =           2, in1 =          0, in2 =          0
Aluop:  1, outalu =           2, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          2, in2 =          0
Aluop:  1, outalu =           0, in1 =          2, in2 =          0
StackOP: 00
Aluop:  1, outalu =           2, in1 =          2, in2 =          0
PC:          3


Register bank updated wef	 regWrite =  7 	 regWriteData =           2


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          3
Aluop:  1, outalu =           2, in1 =          0, in2 =          0
Aluop:  1, outalu =           2, in1 =          0, in2 =          0
StackOP: 00
Aluop:  1, outalu =           0, in1 =          2, in2 =          0
Aluop:  1, outalu =           0, in1 =          2, in2 =          0
StackOP: 00
Aluop:  1, outalu =           2, in1 =          2, in2 =          0
branching_mechanism: pc_out =          4
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          3
PC:          4
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          4
Aluop:  1, outalu =           2, in1 =          2, in2 =          1
Aluop:  1, outalu =           2, in1 =          2, in2 =          1
StackOP: 00
Aluop:  1, outalu =           3, in1 =          2, in2 =          1
Aluop:  3, outalu =           3, in1 =          2, in2 =          1
StackOP: 00
Aluop:  3, outalu =           0, in1 =          2, in2 =          1
branching_mechanism: pc_out =          4
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          4
PC:          4


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          2
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          4
Aluop:  3, outalu =           0, in1 =          0, in2 =          1
Aluop:  3, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =          5
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          4
PC:          5
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          5
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
branching_mechanism: pc_out =          5
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          5
PC:          5


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          5
branching_mechanism: pc_out =          6
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          5
PC:          6
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =          6
Aluop:  7, outalu =           0, in1 =          0, in2 =      14339
Aluop:  7, outalu =           0, in1 =          0, in2 =      14339
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
Aluop:  7, outalu =           0, in1 =          0, in2 =          1
Aluop:  4, outalu =           0, in1 =          0, in2 =          1
StackOP: 00
Aluop:  4, outalu =           1, in1 =          0, in2 =          1
branching_mechanism: pc_out =          6
R type
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          6
PC:          6


Register bank updated wef	 regWrite =  7 	 regWriteData =           1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =          6
Aluop:  4, outalu =           1, in1 =          1, in2 =          1
Aluop:  4, outalu =           1, in1 =          1, in2 =          1
branching_mechanism: pc_out =          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          6
PC:          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          7
Aluop:  4, outalu =           1, in1 =          1, in2 =          0
Aluop:  4, outalu =           1, in1 =          1, in2 =          0
Aluop:  1, outalu =           1, in1 =          0, in2 =         11
Aluop:  1, outalu =           1, in1 =          7, in2 =         11
Aluop:  1, outalu =           1, in1 =          7, in2 =         11
StackOP: 00
Aluop:  1, outalu =          18, in1 =          7, in2 =         11
branching_mechanism: pc_out =          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          7
PC:          7
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          7
branching_mechanism: pc_out =          8
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          7
Aluop:  1, outalu =          18, in1 =          8, in2 =         11
Aluop:  1, outalu =          18, in1 =          8, in2 =         11
StackOP: 00
Aluop:  1, outalu =          19, in1 =          8, in2 =         11
PC:          8
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          8
Aluop:  1, outalu =          19, in1 =          8, in2 =          1
Aluop:  1, outalu =          19, in1 =          8, in2 =          1
StackOP: 00
Aluop:  1, outalu =           9, in1 =          8, in2 =          1
Aluop:  1, outalu =           9, in1 =          1, in2 =          1
Aluop:  1, outalu =           9, in1 =          1, in2 =          1
Aluop:  2, outalu =           2, in1 =          1, in2 =          1
StackOP: 00
StackOP: 00
Aluop:  2, outalu =           0, in1 =          1, in2 =          1
branching_mechanism: pc_out =          8
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          8
PC:          8


Register bank updated wef	 regWrite =  7 	 regWriteData =           0


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          1
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          8
Aluop:  2, outalu =           0, in1 =          0, in2 =          1
Aluop:  2, outalu =           0, in1 =          0, in2 =          1
StackOP: 00
Aluop:  2, outalu =          -1, in1 =          0, in2 =          1
branching_mechanism: pc_out =          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          8
PC:          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          9
Aluop:  2, outalu =          -1, in1 =          0, in2 =          5
Aluop:  2, outalu =          -1, in1 =          0, in2 =          5
StackOP: 00
Aluop:  1, outalu =          -5, in1 =          0, in2 =          5
Aluop:  1, outalu =          -5, in1 =          9, in2 =          5
Aluop:  1, outalu =          -5, in1 =          9, in2 =          5
StackOP: 00
Aluop:  1, outalu =          14, in1 =          9, in2 =          5
branching_mechanism: pc_out =          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          9
PC:          9
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
branching_mechanism: pc_out =          9
branching_mechanism: pc_out =         14
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:          9
Aluop:  1, outalu =          14, in1 =         14, in2 =          5
Aluop:  1, outalu =          14, in1 =         14, in2 =          5
StackOP: 00
Aluop:  1, outalu =          19, in1 =         14, in2 =          5
PC:         14
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =         14
Aluop:  1, outalu =          19, in1 =         14, in2 =       8192
Aluop:  1, outalu =          19, in1 =         14, in2 =       8192
StackOP: 00
Aluop:  1, outalu =        8206, in1 =         14, in2 =          2
Aluop:  1, outalu =        8206, in1 = 4294967295, in2 =          2
Aluop:  1, outalu =        8206, in1 = 4294967295, in2 =          2
StackOP: 00
Aluop:  1, outalu =           1, in1 = 4294967295, in2 =          2
branching_mechanism: pc_out =         14
R type
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         14
PC:         14


Register bank updated wef	 regWrite =  4 	 regWriteData =           1


Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =         -1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
R type
branching_mechanism: pc_out =         14
Aluop:  1, outalu =           1, in1 =          1, in2 =          2
Aluop:  1, outalu =           1, in1 =          1, in2 =          2
StackOP: 00
Aluop:  1, outalu =           3, in1 =          1, in2 =          2
branching_mechanism: pc_out =         15
Register bank updated
reg_arr[          0] =          0
reg_arr[          1] =          2
reg_arr[          2] =          2
reg_arr[          3] =         31
reg_arr[          4] =          1
reg_arr[          5] =          0
reg_arr[          6] =          1
reg_arr[          7] =          0
reg_arr[          8] =          0
reg_arr[          9] =          0
reg_arr[         10] =          0
reg_arr[         11] =          0
reg_arr[         12] =          0
reg_arr[         13] =          0
reg_arr[         14] =          0
reg_arr[         15] =          0
PC:         14
testbench.v:20: $finish called at 1002 (1s)
