Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_loop_imperfect_top glbl -Oenable_linking_all_libraries -prj loop_imperfect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s loop_imperfect -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_loop_imperfect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_loop_imperfect_Pipeline_LOOP_I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_loop_imperfect_Pipeline_LOOP_I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mul_mul_12s_13ns_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mul_mul_12s_13ns_26_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module loop_imperfect_mul_mul_12s_13ns_26_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.loop_imperfect_flow_control_loop...
Compiling module xil_defaultlib.loop_imperfect_loop_imperfect_Pi...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_5ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_5ns...
Compiling module xil_defaultlib.loop_imperfect_mul_mul_12s_13ns_...
Compiling module xil_defaultlib.loop_imperfect_mul_mul_12s_13ns_...
Compiling module xil_defaultlib.loop_imperfect
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_loop_imperfect_top
Compiling module work.glbl
Built simulation snapshot loop_imperfect
