// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "10/29/2021 09:02:47"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proj3_t1 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	T1,
	CPIN,
	ON_OFF,
	DCLK,
	HLTIN,
	T2,
	T3,
	T4,
	RAM_out0,
	RAM_out1,
	RAM_out2,
	RAM_out3,
	RAM_out4,
	RAM_out5,
	RAM_out6,
	RAM_out7,
	CT1,
	CT2,
	CT3,
	CT4,
	PCOUT0,
	PCOUT1,
	PCOUT2,
	PCOUT3,
	PCOUT4,
	PCOUT5,
	PCOUT6,
	PCOUT7,
	MAROUT0,
	MAROUT1,
	MAROUT2,
	MAROUT3,
	MAROUT4,
	MAROUT5,
	MAROUT6,
	MAROUT7,
	IROUT7,
	IROUT6,
	IROUT5,
	IROUT4,
	IROUT3,
	IROUT2,
	IROUT1,
	IROUT0,
	uPCOUT4,
	uPCOUT5,
	uPCOUT6,
	uPCOUT7,
	uPCOUT0,
	uPCOUT1,
	uPCOUT2,
	uPCOUT3,
	M_d,
	S1_d,
	S0_d,
	S3_d,
	S2_d,
	C0_d,
	CPR0_d,
	CPR1_d,
	CPPC_d,
	CPIR_d,
	CPMAR_d,
	CPRAM_d,
	WRN_d,
	G_d,
	G_d28,
	LDN_d,
	JP0_d,
	SELB0,
	SELB1,
	SELB2,
	SELB3,
	SELB4,
	SELB5,
	SELB6,
	SELB7,
	SELA0,
	SELA1,
	SELA2,
	SELA3,
	SELA4,
	SELA5,
	SELA6,
	SELA7,
	SELA_d,
	SELB_d,
	CU_CLK_d,
	MSKNA_d,
	MSKNB_d,
	upcD0d,
	upcD1d,
	upcD2d,
	upcD3d,
	upcD4d,
	upcD5d,
	upcD6d,
	upcD7d,
	R0D7,
	R0D6,
	R0D5,
	R0D4,
	R0D3,
	R0D2,
	R0D1,
	R0D0,
	R1D7,
	R1D6,
	R1D5,
	R1D4,
	R1D3,
	R1D2,
	R1D1,
	R1D0,
	CMd,
	DBUS_d,
	uPC_d);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	T1;
input 	CPIN;
input 	ON_OFF;
input 	DCLK;
input 	HLTIN;
output 	T2;
output 	T3;
output 	T4;
output 	RAM_out0;
output 	RAM_out1;
output 	RAM_out2;
output 	RAM_out3;
output 	RAM_out4;
output 	RAM_out5;
output 	RAM_out6;
output 	RAM_out7;
output 	CT1;
output 	CT2;
output 	CT3;
output 	CT4;
output 	PCOUT0;
output 	PCOUT1;
output 	PCOUT2;
output 	PCOUT3;
output 	PCOUT4;
output 	PCOUT5;
output 	PCOUT6;
output 	PCOUT7;
output 	MAROUT0;
output 	MAROUT1;
output 	MAROUT2;
output 	MAROUT3;
output 	MAROUT4;
output 	MAROUT5;
output 	MAROUT6;
output 	MAROUT7;
output 	IROUT7;
output 	IROUT6;
output 	IROUT5;
output 	IROUT4;
output 	IROUT3;
output 	IROUT2;
output 	IROUT1;
output 	IROUT0;
output 	uPCOUT4;
output 	uPCOUT5;
output 	uPCOUT6;
output 	uPCOUT7;
output 	uPCOUT0;
output 	uPCOUT1;
output 	uPCOUT2;
output 	uPCOUT3;
output 	M_d;
output 	S1_d;
output 	S0_d;
output 	S3_d;
output 	S2_d;
output 	C0_d;
output 	CPR0_d;
output 	CPR1_d;
output 	CPPC_d;
output 	CPIR_d;
output 	CPMAR_d;
output 	CPRAM_d;
output 	WRN_d;
output 	G_d;
output 	G_d28;
output 	LDN_d;
output 	JP0_d;
output 	SELB0;
output 	SELB1;
output 	SELB2;
output 	SELB3;
output 	SELB4;
output 	SELB5;
output 	SELB6;
output 	SELB7;
output 	SELA0;
output 	SELA1;
output 	SELA2;
output 	SELA3;
output 	SELA4;
output 	SELA5;
output 	SELA6;
output 	SELA7;
output 	SELA_d;
output 	SELB_d;
output 	CU_CLK_d;
output 	MSKNA_d;
output 	MSKNB_d;
output 	upcD0d;
output 	upcD1d;
output 	upcD2d;
output 	upcD3d;
output 	upcD4d;
output 	upcD5d;
output 	upcD6d;
output 	upcD7d;
output 	R0D7;
output 	R0D6;
output 	R0D5;
output 	R0D4;
output 	R0D3;
output 	R0D2;
output 	R0D1;
output 	R0D0;
output 	R1D7;
output 	R1D6;
output 	R1D5;
output 	R1D4;
output 	R1D3;
output 	R1D2;
output 	R1D1;
output 	R1D0;
output 	[23:0] CMd;
output 	[7:0] DBUS_d;
output 	[7:0] uPC_d;

// Design Ports Information
// T1	// T2	// T3	// T4	// RAM_out0	// RAM_out1	// RAM_out2	// RAM_out3	// RAM_out4	// RAM_out5	// RAM_out6	// RAM_out7	// CT1	// CT2	// CT3	// CT4	// PCOUT0	// PCOUT1	// PCOUT2	// PCOUT3	// PCOUT4	// PCOUT5	// PCOUT6	// PCOUT7	// MAROUT0	// MAROUT1	// MAROUT2	// MAROUT3	// MAROUT4	// MAROUT5	// MAROUT6	// MAROUT7	// IROUT7	// IROUT6	// IROUT5	// IROUT4	// IROUT3	// IROUT2	// IROUT1	// IROUT0	// uPCOUT4	// uPCOUT5	// uPCOUT6	// uPCOUT7	// uPCOUT0	// uPCOUT1	// uPCOUT2	// uPCOUT3	// M_d	// S1_d	// S0_d	// S3_d	// S2_d	// C0_d	// CPR0_d	// CPR1_d	// CPPC_d	// CPIR_d	// CPMAR_d	// CPRAM_d	// WRN_d	// G_d	// G_d28	// LDN_d	// JP0_d	// SELB0	// SELB1	// SELB2	// SELB3	// SELB4	// SELB5	// SELB6	// SELB7	// SELA0	// SELA1	// SELA2	// SELA3	// SELA4	// SELA5	// SELA6	// SELA7	// SELA_d	// SELB_d	// CU_CLK_d	// MSKNA_d	// MSKNB_d	// upcD0d	// upcD1d	// upcD2d	// upcD3d	// upcD4d	// upcD5d	// upcD6d	// upcD7d	// R0D7	// R0D6	// R0D5	// R0D4	// R0D3	// R0D2	// R0D1	// R0D0	// R1D7	// R1D6	// R1D5	// R1D4	// R1D3	// R1D2	// R1D1	// R1D0	// CMd[23]	// CMd[22]	// CMd[21]	// CMd[20]	// CMd[19]	// CMd[18]	// CMd[17]	// CMd[16]	// CMd[15]	// CMd[14]	// CMd[13]	// CMd[12]	// CMd[11]	// CMd[10]	// CMd[9]	// CMd[8]	// CMd[7]	// CMd[6]	// CMd[5]	// CMd[4]	// CMd[3]	// CMd[2]	// CMd[1]	// CMd[0]	// DBUS_d[7]	// DBUS_d[6]	// DBUS_d[5]	// DBUS_d[4]	// DBUS_d[3]	// DBUS_d[2]	// DBUS_d[1]	// DBUS_d[0]	// uPC_d[7]	// uPC_d[6]	// uPC_d[5]	// uPC_d[4]	// uPC_d[3]	// uPC_d[2]	// uPC_d[1]	// uPC_d[0]	// HLTIN	// CPIN	// ON_OFF	// DCLK	// altera_reserved_tms	// altera_reserved_tck	// altera_reserved_tdi	// altera_reserved_tdo	

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst1|inst|47~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \uPC|inst|sub|97~combout ;
wire \uPC|inst|sub|107~combout ;
wire \uPC|inst1|sub|97~combout ;
wire \uPC|inst1|sub|107~combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \DCLK~input_o ;
wire \~QIC_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CPIN~input_o ;
wire \ON_OFF~input_o ;
wire \inst5~q ;
wire \inst8~combout ;
wire \inst9|inst1|inst~0_combout ;
wire \HLTIN~input_o ;
wire \inst9|inst1|inst~q ;
wire \inst9|inst1|inst1~0_combout ;
wire \inst9|inst1|inst1~q ;
wire \inst9|inst1|inst2~q ;
wire \inst9|inst1|inst3~q ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \uPC|inst1|sub|104~0_combout ;
wire \uPC|inst|sub|75~0_combout ;
wire \uPC|inst|sub|9~q ;
wire \uPC|inst|sub|89~0_combout ;
wire \uPC|inst|sub|92~0_combout ;
wire \uPC|inst|sub|87~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst9034|18~combout ;
wire \inst902|1~combout ;
wire \uPC|inst|sub|109~0_combout ;
wire \uPC|inst|sub|110~q ;
wire \inst902|inst15~combout ;
wire \uPC|inst|sub|102~0_combout ;
wire \uPC|inst|sub|99~q ;
wire \uPC|inst1|sub|109~0_combout ;
wire \uPC|inst1|sub|110~q ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst9034|17~0_combout ;
wire \uPC|inst1|sub|102~0_combout ;
wire \uPC|inst1|sub|99~q ;
wire \inst9034|16~combout ;
wire \uPC|inst1|sub|92~0_combout ;
wire \uPC|inst1|sub|87~q ;
wire \uPC|inst1|sub|75~0_combout ;
wire \uPC|inst1|sub|9~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst25~combout ;
wire \PC1|inst7~q ;
wire \BSEL|inst8~0_combout ;
wire \inst1|inst1|46~0_combout ;
wire \inst1|inst1|43~0_combout ;
wire \inst1|inst1|80~0_combout ;
wire \MAR|inst|19~q ;
wire \inst1|inst2333|31~6_combout ;
wire \PC1|inst6~q ;
wire \BSEL|inst9~0_combout ;
wire \inst1|inst1|47~0_combout ;
wire \inst1|inst1|44~0_combout ;
wire \inst1|inst1|81~combout ;
wire \MAR|inst|18~q ;
wire \inst1|inst2333|31~3_combout ;
wire \inst1|inst2333|31~7_combout ;
wire \PC1|inst5~q ;
wire \BSEL|inst10~0_combout ;
wire \inst1|inst1|48~0_combout ;
wire \inst1|inst1|45~0_combout ;
wire \inst1|inst1|82~combout ;
wire \MAR|inst|17~q ;
wire \inst1|inst2333|31~2_combout ;
wire \inst1|inst2333|31~4_combout ;
wire \PC1|inst4~q ;
wire \BSEL|inst11~0_combout ;
wire \inst1|inst1|52~0_combout ;
wire \inst1|inst1|51~0_combout ;
wire \inst1|inst1|77~combout ;
wire \MAR|inst|16~q ;
wire \PC1|inst3~q ;
wire \BSEL|inst12~0_combout ;
wire \inst1|inst|43~0_combout ;
wire \inst1|inst2333|31~5_combout ;
wire \inst1|inst|80~combout ;
wire \MAR|inst|15~q ;
wire \PC1|inst2~q ;
wire \BSEL|inst13~0_combout ;
wire \inst1|inst|44~0_combout ;
wire \inst1|inst|46~0_combout ;
wire \inst1|inst|79~combout ;
wire \inst1|inst|81~combout ;
wire \MAR|inst|14~q ;
wire \inst1|inst|75~0_combout ;
wire \inst1|inst|75~1_combout ;
wire \PC1|inst1~q ;
wire \BSEL|inst14~0_combout ;
wire \inst1|inst|45~0_combout ;
wire \inst1|inst|82~combout ;
wire \MAR|inst|13~q ;
wire \inst1|inst|48~0_combout ;
wire \inst1|inst|77~0_combout ;
wire \PC1|inst~q ;
wire \BSEL|inst15~0_combout ;
wire \inst1|inst|77~1_combout ;
wire \inst1|inst|77~2_combout ;
wire \inst1|inst|77~3_combout ;
wire \MAR|inst|12~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst9|instCNTR|inst|9~0_combout ;
wire \inst9|instCNTR|inst|9~q ;
wire \inst9|instCNTR|inst|10~0_combout ;
wire \inst9|instCNTR|inst|10~q ;
wire \inst9|inst|33~combout ;
wire \inst9|inst|35~0_combout ;
wire \inst9|inst|35~1_combout ;
wire \inst9|inst|35~2_combout ;
wire \inst9031|19~combout ;
wire \IR|inst~q ;
wire \IR|inst1~q ;
wire \IR|inst2~q ;
wire \IR|inst3~q ;
wire \IR|inst4~q ;
wire \IR|inst5~q ;
wire \IR|inst6~q ;
wire \IR|inst7~q ;
wire \inst9031|16~combout ;
wire \inst9031|17~combout ;
wire \inst9031|18~combout ;
wire \inst9031|20~combout ;
wire \R0|inst7~q ;
wire \ASEL|inst8~0_combout ;
wire \R0|inst6~q ;
wire \ASEL|inst9~0_combout ;
wire \R0|inst5~q ;
wire \ASEL|inst10~0_combout ;
wire \R0|inst4~q ;
wire \ASEL|inst11~0_combout ;
wire \R0|inst3~q ;
wire \ASEL|inst12~0_combout ;
wire \R0|inst2~q ;
wire \ASEL|inst13~0_combout ;
wire \R0|inst1~q ;
wire \ASEL|inst14~0_combout ;
wire \R0|inst~q ;
wire \ASEL|inst15~0_combout ;
wire \inst11|instAnd2~0_combout ;
wire \inst10|instAnd2~0_combout ;
wire \inst49~combout ;
wire \inst50~combout ;
wire \inst902|inst19~combout ;
wire \inst902|inst17~combout ;
wire \inst902|inst11~combout ;
wire \inst902|inst9~combout ;
wire \inst902|2~combout ;
wire \inst902|inst16~combout ;
wire \R1|inst~q ;
wire \R1|inst1~q ;
wire \R1|inst2~q ;
wire \R1|inst3~q ;
wire \R1|inst4~q ;
wire \R1|inst5~q ;
wire \R1|inst6~q ;
wire \R1|inst7~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \inst3|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [7:0] \inst3|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [23:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [23:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [23:0] \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst1|80~0_combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000042;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst1|81~combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst1|82~combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst1|77~combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst|80~combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000021;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst|81~combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst|82~combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst25~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst1|inst|77~3_combout }),
	.portaaddr({\MAR|inst|12~q ,\MAR|inst|13~q ,\MAR|inst|14~q ,\MAR|inst|15~q ,\MAR|inst|16~q ,\MAR|inst|17~q ,\MAR|inst|18~q ,\MAR|inst|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "RAM.mif";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "ram2:inst3|altsyncram:altsyncram_component|altsyncram_1sj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 256'h0000000000000000000000000065001500010000000000550055000500050528;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 256'h0000000000000000000000000065001500010001000000550055000500050528;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 256'h0000000000000000000000000066000600000000000100560056000600060630;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 256'h0000000000000000000000000067001700000000000100570057000700070738;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 256'h0000000000000000000000000064000400010001000000540054000400040420;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 256'h0000000000000000000000000000000000010000000100000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 256'h0000000000000000000000000040001000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 256'h0000000000000000000000000080008000080008000800800080000800080840;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 256'h000000000000000000000000007F007F000700070007007F007F000700070F7F;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 256'h0000000000000000000000000003000300000000000000030003000300030318;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 256'h0000000000000000000000000000001000010001000100000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 256'h0000000000000000000000000024000400010001000000440044000400040420;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 256'h0000000000000000000000000040000000000000000100100010000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 256'h0000000000000000000000000052001200000000000000220022000200020210;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 256'h0000000000000000000000000027000700010001000100170057000300070318;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 256'h0000000000000000000000000002000200000000000000420002000600020210;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 256'h00000000000000000000000000A5008500080008000800910091000900090528;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst8~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\uPC|inst|sub|110~q ,\uPC|inst|sub|99~q ,\uPC|inst|sub|87~q ,\uPC|inst|sub|9~q ,\uPC|inst1|sub|110~q ,\uPC|inst1|sub|99~q ,\uPC|inst1|sub|87~q ,\uPC|inst1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "program1.mif";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ALTSYNCRAM";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 8;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 255;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 256;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 24;
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 256'h0000000000000000000000000012000200000000000000220022000200020210;
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|47~0 (
// Equation(s):
// \inst1|inst|47~0_combout  = (\ASEL|inst13~0_combout  & ((\BSEL|inst13~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst13~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst13~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst13~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|47~0 .lut_mask = 16'h88A0;
defparam \inst1|inst|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hAACC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hAAAC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|97 (
// Equation(s):
// \uPC|inst|sub|97~combout  = \uPC|inst|sub|99~q  $ (((\uPC|inst|sub|9~q  & (\uPC|inst|sub|87~q  & \uPC|inst1|sub|104~0_combout ))))

	.dataa(\uPC|inst|sub|99~q ),
	.datab(\uPC|inst|sub|9~q ),
	.datac(\uPC|inst|sub|87~q ),
	.datad(\uPC|inst1|sub|104~0_combout ),
	.cin(gnd),
	.combout(\uPC|inst|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|97 .lut_mask = 16'h6AAA;
defparam \uPC|inst|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|107 (
// Equation(s):
// \uPC|inst|sub|107~combout  = \uPC|inst|sub|110~q  $ (((\uPC|inst|sub|87~q  & (\uPC|inst|sub|99~q  & \uPC|inst|sub|89~0_combout ))))

	.dataa(\uPC|inst|sub|110~q ),
	.datab(\uPC|inst|sub|87~q ),
	.datac(\uPC|inst|sub|99~q ),
	.datad(\uPC|inst|sub|89~0_combout ),
	.cin(gnd),
	.combout(\uPC|inst|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|107 .lut_mask = 16'h6AAA;
defparam \uPC|inst|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|97 (
// Equation(s):
// \uPC|inst1|sub|97~combout  = \uPC|inst1|sub|99~q  $ (((\uPC|inst1|sub|9~q  & \uPC|inst1|sub|87~q )))

	.dataa(gnd),
	.datab(\uPC|inst1|sub|99~q ),
	.datac(\uPC|inst1|sub|9~q ),
	.datad(\uPC|inst1|sub|87~q ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|97 .lut_mask = 16'h3CCC;
defparam \uPC|inst1|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|107 (
// Equation(s):
// \uPC|inst1|sub|107~combout  = \uPC|inst1|sub|110~q  $ (((\uPC|inst1|sub|9~q  & (\uPC|inst1|sub|87~q  & \uPC|inst1|sub|99~q ))))

	.dataa(\uPC|inst1|sub|110~q ),
	.datab(\uPC|inst1|sub|9~q ),
	.datac(\uPC|inst1|sub|87~q ),
	.datad(\uPC|inst1|sub|99~q ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|107 .lut_mask = 16'h6AAA;
defparam \uPC|inst1|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hAACC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h8380;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0098;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'h8888;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h00EA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 .lut_mask = 16'hEEEA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAACC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAEE;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h8888;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'h8888;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00AC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00AA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 .lut_mask = 16'hEEEA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hEAAA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFEFF;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hFF40;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hA888;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h02C1;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00AE;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h00EA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0081;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hA8F8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0EFC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0B08;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 .lut_mask = 16'hFEFF;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 .lut_mask = 16'hFF40;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 .lut_mask = 16'h88F8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h8080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0001;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hEEFA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h00AC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hA888;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h00AE;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h00EA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h00AC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h00EA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h0180;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h88B8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'h8F88;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'h8F88;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .lut_mask = 16'h7070;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 .lut_mask = 16'h76CE;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 .lut_mask = 16'h448C;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h88A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hAAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h1101;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hEEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h0880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hEEEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hEEEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hEEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .lut_mask = 16'hAEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0007;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8082;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h007F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h002A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h007F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h002A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h0182;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h003D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hAAEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hEEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hAAAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'hA4A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h0AF1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hEEEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFFE0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'h8F88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hFF20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h7070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h105E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h51CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17 .lut_mask = 16'hFF23;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'h49E7;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'h14CD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DCLK~input (
	.i(DCLK),
	.ibar(gnd),
	.o(\DCLK~input_o ));
// synopsys translate_off
defparam \DCLK~input .bus_hold = "false";
defparam \DCLK~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_obuf \T1~output (
	.i(!\inst9|inst1|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T1),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \T2~output (
	.i(\inst9|inst1|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T2),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \T3~output (
	.i(\inst9|inst1|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T3),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \T4~output (
	.i(\inst9|inst1|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T4),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out0~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out0),
	.obar());
// synopsys translate_off
defparam \RAM_out0~output .bus_hold = "false";
defparam \RAM_out0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out1~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out1),
	.obar());
// synopsys translate_off
defparam \RAM_out1~output .bus_hold = "false";
defparam \RAM_out1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out2~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out2),
	.obar());
// synopsys translate_off
defparam \RAM_out2~output .bus_hold = "false";
defparam \RAM_out2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out3~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out3),
	.obar());
// synopsys translate_off
defparam \RAM_out3~output .bus_hold = "false";
defparam \RAM_out3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out4~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out4),
	.obar());
// synopsys translate_off
defparam \RAM_out4~output .bus_hold = "false";
defparam \RAM_out4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out5~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out5),
	.obar());
// synopsys translate_off
defparam \RAM_out5~output .bus_hold = "false";
defparam \RAM_out5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out6~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out6),
	.obar());
// synopsys translate_off
defparam \RAM_out6~output .bus_hold = "false";
defparam \RAM_out6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_out7~output (
	.i(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_out7),
	.obar());
// synopsys translate_off
defparam \RAM_out7~output .bus_hold = "false";
defparam \RAM_out7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CT1~output (
	.i(!\inst9|inst|33~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CT1),
	.obar());
// synopsys translate_off
defparam \CT1~output .bus_hold = "false";
defparam \CT1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CT2~output (
	.i(\inst9|inst|35~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CT2),
	.obar());
// synopsys translate_off
defparam \CT2~output .bus_hold = "false";
defparam \CT2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CT3~output (
	.i(\inst9|inst|35~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CT3),
	.obar());
// synopsys translate_off
defparam \CT3~output .bus_hold = "false";
defparam \CT3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CT4~output (
	.i(\inst9|inst|35~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CT4),
	.obar());
// synopsys translate_off
defparam \CT4~output .bus_hold = "false";
defparam \CT4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT0~output (
	.i(\PC1|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT0),
	.obar());
// synopsys translate_off
defparam \PCOUT0~output .bus_hold = "false";
defparam \PCOUT0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT1~output (
	.i(\PC1|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT1),
	.obar());
// synopsys translate_off
defparam \PCOUT1~output .bus_hold = "false";
defparam \PCOUT1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT2~output (
	.i(\PC1|inst5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT2),
	.obar());
// synopsys translate_off
defparam \PCOUT2~output .bus_hold = "false";
defparam \PCOUT2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT3~output (
	.i(\PC1|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT3),
	.obar());
// synopsys translate_off
defparam \PCOUT3~output .bus_hold = "false";
defparam \PCOUT3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT4~output (
	.i(\PC1|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT4),
	.obar());
// synopsys translate_off
defparam \PCOUT4~output .bus_hold = "false";
defparam \PCOUT4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT5~output (
	.i(\PC1|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT5),
	.obar());
// synopsys translate_off
defparam \PCOUT5~output .bus_hold = "false";
defparam \PCOUT5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT6~output (
	.i(\PC1|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT6),
	.obar());
// synopsys translate_off
defparam \PCOUT6~output .bus_hold = "false";
defparam \PCOUT6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PCOUT7~output (
	.i(\PC1|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOUT7),
	.obar());
// synopsys translate_off
defparam \PCOUT7~output .bus_hold = "false";
defparam \PCOUT7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT0~output (
	.i(\MAR|inst|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT0),
	.obar());
// synopsys translate_off
defparam \MAROUT0~output .bus_hold = "false";
defparam \MAROUT0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT1~output (
	.i(\MAR|inst|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT1),
	.obar());
// synopsys translate_off
defparam \MAROUT1~output .bus_hold = "false";
defparam \MAROUT1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT2~output (
	.i(\MAR|inst|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT2),
	.obar());
// synopsys translate_off
defparam \MAROUT2~output .bus_hold = "false";
defparam \MAROUT2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT3~output (
	.i(\MAR|inst|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT3),
	.obar());
// synopsys translate_off
defparam \MAROUT3~output .bus_hold = "false";
defparam \MAROUT3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT4~output (
	.i(\MAR|inst|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT4),
	.obar());
// synopsys translate_off
defparam \MAROUT4~output .bus_hold = "false";
defparam \MAROUT4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT5~output (
	.i(\MAR|inst|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT5),
	.obar());
// synopsys translate_off
defparam \MAROUT5~output .bus_hold = "false";
defparam \MAROUT5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT6~output (
	.i(\MAR|inst|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT6),
	.obar());
// synopsys translate_off
defparam \MAROUT6~output .bus_hold = "false";
defparam \MAROUT6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MAROUT7~output (
	.i(\MAR|inst|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAROUT7),
	.obar());
// synopsys translate_off
defparam \MAROUT7~output .bus_hold = "false";
defparam \MAROUT7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT7~output (
	.i(\IR|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT7),
	.obar());
// synopsys translate_off
defparam \IROUT7~output .bus_hold = "false";
defparam \IROUT7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT6~output (
	.i(\IR|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT6),
	.obar());
// synopsys translate_off
defparam \IROUT6~output .bus_hold = "false";
defparam \IROUT6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT5~output (
	.i(\IR|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT5),
	.obar());
// synopsys translate_off
defparam \IROUT5~output .bus_hold = "false";
defparam \IROUT5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT4~output (
	.i(\IR|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT4),
	.obar());
// synopsys translate_off
defparam \IROUT4~output .bus_hold = "false";
defparam \IROUT4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT3~output (
	.i(\IR|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT3),
	.obar());
// synopsys translate_off
defparam \IROUT3~output .bus_hold = "false";
defparam \IROUT3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT2~output (
	.i(\IR|inst5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT2),
	.obar());
// synopsys translate_off
defparam \IROUT2~output .bus_hold = "false";
defparam \IROUT2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT1~output (
	.i(\IR|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT1),
	.obar());
// synopsys translate_off
defparam \IROUT1~output .bus_hold = "false";
defparam \IROUT1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IROUT0~output (
	.i(\IR|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IROUT0),
	.obar());
// synopsys translate_off
defparam \IROUT0~output .bus_hold = "false";
defparam \IROUT0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT4~output (
	.i(\uPC|inst|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT4),
	.obar());
// synopsys translate_off
defparam \uPCOUT4~output .bus_hold = "false";
defparam \uPCOUT4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT5~output (
	.i(\uPC|inst|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT5),
	.obar());
// synopsys translate_off
defparam \uPCOUT5~output .bus_hold = "false";
defparam \uPCOUT5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT6~output (
	.i(\uPC|inst|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT6),
	.obar());
// synopsys translate_off
defparam \uPCOUT6~output .bus_hold = "false";
defparam \uPCOUT6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT7~output (
	.i(\uPC|inst|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT7),
	.obar());
// synopsys translate_off
defparam \uPCOUT7~output .bus_hold = "false";
defparam \uPCOUT7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT0~output (
	.i(\uPC|inst1|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT0),
	.obar());
// synopsys translate_off
defparam \uPCOUT0~output .bus_hold = "false";
defparam \uPCOUT0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT1~output (
	.i(\uPC|inst1|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT1),
	.obar());
// synopsys translate_off
defparam \uPCOUT1~output .bus_hold = "false";
defparam \uPCOUT1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT2~output (
	.i(\uPC|inst1|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT2),
	.obar());
// synopsys translate_off
defparam \uPCOUT2~output .bus_hold = "false";
defparam \uPCOUT2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPCOUT3~output (
	.i(\uPC|inst1|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPCOUT3),
	.obar());
// synopsys translate_off
defparam \uPCOUT3~output .bus_hold = "false";
defparam \uPCOUT3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \M_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(M_d),
	.obar());
// synopsys translate_off
defparam \M_d~output .bus_hold = "false";
defparam \M_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \S1_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S1_d),
	.obar());
// synopsys translate_off
defparam \S1_d~output .bus_hold = "false";
defparam \S1_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \S0_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S0_d),
	.obar());
// synopsys translate_off
defparam \S0_d~output .bus_hold = "false";
defparam \S0_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \S3_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S3_d),
	.obar());
// synopsys translate_off
defparam \S3_d~output .bus_hold = "false";
defparam \S3_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \S2_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S2_d),
	.obar());
// synopsys translate_off
defparam \S2_d~output .bus_hold = "false";
defparam \S2_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C0_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(C0_d),
	.obar());
// synopsys translate_off
defparam \C0_d~output .bus_hold = "false";
defparam \C0_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPR0_d~output (
	.i(\inst9031|16~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPR0_d),
	.obar());
// synopsys translate_off
defparam \CPR0_d~output .bus_hold = "false";
defparam \CPR0_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPR1_d~output (
	.i(\inst9031|17~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPR1_d),
	.obar());
// synopsys translate_off
defparam \CPR1_d~output .bus_hold = "false";
defparam \CPR1_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPPC_d~output (
	.i(\inst9031|18~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPPC_d),
	.obar());
// synopsys translate_off
defparam \CPPC_d~output .bus_hold = "false";
defparam \CPPC_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPIR_d~output (
	.i(\inst9031|19~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPIR_d),
	.obar());
// synopsys translate_off
defparam \CPIR_d~output .bus_hold = "false";
defparam \CPIR_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPMAR_d~output (
	.i(\inst9031|20~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPMAR_d),
	.obar());
// synopsys translate_off
defparam \CPMAR_d~output .bus_hold = "false";
defparam \CPMAR_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPRAM_d~output (
	.i(\inst25~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPRAM_d),
	.obar());
// synopsys translate_off
defparam \CPRAM_d~output .bus_hold = "false";
defparam \CPRAM_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WRN_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WRN_d),
	.obar());
// synopsys translate_off
defparam \WRN_d~output .bus_hold = "false";
defparam \WRN_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \G_d~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_d),
	.obar());
// synopsys translate_off
defparam \G_d~output .bus_hold = "false";
defparam \G_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \G_d28~output (
	.i(\inst9034|18~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_d28),
	.obar());
// synopsys translate_off
defparam \G_d28~output .bus_hold = "false";
defparam \G_d28~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LDN_d~output (
	.i(\inst9034|16~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LDN_d),
	.obar());
// synopsys translate_off
defparam \LDN_d~output .bus_hold = "false";
defparam \LDN_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \JP0_d~output (
	.i(\inst9034|17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(JP0_d),
	.obar());
// synopsys translate_off
defparam \JP0_d~output .bus_hold = "false";
defparam \JP0_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB0~output (
	.i(\BSEL|inst8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB0),
	.obar());
// synopsys translate_off
defparam \SELB0~output .bus_hold = "false";
defparam \SELB0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB1~output (
	.i(\BSEL|inst9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB1),
	.obar());
// synopsys translate_off
defparam \SELB1~output .bus_hold = "false";
defparam \SELB1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB2~output (
	.i(\BSEL|inst10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB2),
	.obar());
// synopsys translate_off
defparam \SELB2~output .bus_hold = "false";
defparam \SELB2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB3~output (
	.i(\BSEL|inst11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB3),
	.obar());
// synopsys translate_off
defparam \SELB3~output .bus_hold = "false";
defparam \SELB3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB4~output (
	.i(\BSEL|inst12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB4),
	.obar());
// synopsys translate_off
defparam \SELB4~output .bus_hold = "false";
defparam \SELB4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB5~output (
	.i(\BSEL|inst13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB5),
	.obar());
// synopsys translate_off
defparam \SELB5~output .bus_hold = "false";
defparam \SELB5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB6~output (
	.i(\BSEL|inst14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB6),
	.obar());
// synopsys translate_off
defparam \SELB6~output .bus_hold = "false";
defparam \SELB6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB7~output (
	.i(\BSEL|inst15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB7),
	.obar());
// synopsys translate_off
defparam \SELB7~output .bus_hold = "false";
defparam \SELB7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA0~output (
	.i(\ASEL|inst8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA0),
	.obar());
// synopsys translate_off
defparam \SELA0~output .bus_hold = "false";
defparam \SELA0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA1~output (
	.i(\ASEL|inst9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA1),
	.obar());
// synopsys translate_off
defparam \SELA1~output .bus_hold = "false";
defparam \SELA1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA2~output (
	.i(\ASEL|inst10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA2),
	.obar());
// synopsys translate_off
defparam \SELA2~output .bus_hold = "false";
defparam \SELA2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA3~output (
	.i(\ASEL|inst11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA3),
	.obar());
// synopsys translate_off
defparam \SELA3~output .bus_hold = "false";
defparam \SELA3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA4~output (
	.i(\ASEL|inst12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA4),
	.obar());
// synopsys translate_off
defparam \SELA4~output .bus_hold = "false";
defparam \SELA4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA5~output (
	.i(\ASEL|inst13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA5),
	.obar());
// synopsys translate_off
defparam \SELA5~output .bus_hold = "false";
defparam \SELA5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA6~output (
	.i(\ASEL|inst14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA6),
	.obar());
// synopsys translate_off
defparam \SELA6~output .bus_hold = "false";
defparam \SELA6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA7~output (
	.i(\ASEL|inst15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA7),
	.obar());
// synopsys translate_off
defparam \SELA7~output .bus_hold = "false";
defparam \SELA7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELA_d~output (
	.i(!\inst11|instAnd2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELA_d),
	.obar());
// synopsys translate_off
defparam \SELA_d~output .bus_hold = "false";
defparam \SELA_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SELB_d~output (
	.i(!\inst10|instAnd2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELB_d),
	.obar());
// synopsys translate_off
defparam \SELB_d~output .bus_hold = "false";
defparam \SELB_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CU_CLK_d~output (
	.i(\inst8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CU_CLK_d),
	.obar());
// synopsys translate_off
defparam \CU_CLK_d~output .bus_hold = "false";
defparam \CU_CLK_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MSKNA_d~output (
	.i(\inst49~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MSKNA_d),
	.obar());
// synopsys translate_off
defparam \MSKNA_d~output .bus_hold = "false";
defparam \MSKNA_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MSKNB_d~output (
	.i(\inst50~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MSKNB_d),
	.obar());
// synopsys translate_off
defparam \MSKNB_d~output .bus_hold = "false";
defparam \MSKNB_d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD0d~output (
	.i(\inst902|inst19~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD0d),
	.obar());
// synopsys translate_off
defparam \upcD0d~output .bus_hold = "false";
defparam \upcD0d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD1d~output (
	.i(\inst902|inst17~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD1d),
	.obar());
// synopsys translate_off
defparam \upcD1d~output .bus_hold = "false";
defparam \upcD1d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD2d~output (
	.i(\inst902|inst11~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD2d),
	.obar());
// synopsys translate_off
defparam \upcD2d~output .bus_hold = "false";
defparam \upcD2d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD3d~output (
	.i(\inst902|inst9~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD3d),
	.obar());
// synopsys translate_off
defparam \upcD3d~output .bus_hold = "false";
defparam \upcD3d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD4d~output (
	.i(\inst902|2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD4d),
	.obar());
// synopsys translate_off
defparam \upcD4d~output .bus_hold = "false";
defparam \upcD4d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD5d~output (
	.i(\inst902|inst16~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD5d),
	.obar());
// synopsys translate_off
defparam \upcD5d~output .bus_hold = "false";
defparam \upcD5d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD6d~output (
	.i(\inst902|inst15~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD6d),
	.obar());
// synopsys translate_off
defparam \upcD6d~output .bus_hold = "false";
defparam \upcD6d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \upcD7d~output (
	.i(\inst902|1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(upcD7d),
	.obar());
// synopsys translate_off
defparam \upcD7d~output .bus_hold = "false";
defparam \upcD7d~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D7~output (
	.i(\R0|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D7),
	.obar());
// synopsys translate_off
defparam \R0D7~output .bus_hold = "false";
defparam \R0D7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D6~output (
	.i(\R0|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D6),
	.obar());
// synopsys translate_off
defparam \R0D6~output .bus_hold = "false";
defparam \R0D6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D5~output (
	.i(\R0|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D5),
	.obar());
// synopsys translate_off
defparam \R0D5~output .bus_hold = "false";
defparam \R0D5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D4~output (
	.i(\R0|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D4),
	.obar());
// synopsys translate_off
defparam \R0D4~output .bus_hold = "false";
defparam \R0D4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D3~output (
	.i(\R0|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D3),
	.obar());
// synopsys translate_off
defparam \R0D3~output .bus_hold = "false";
defparam \R0D3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D2~output (
	.i(\R0|inst5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D2),
	.obar());
// synopsys translate_off
defparam \R0D2~output .bus_hold = "false";
defparam \R0D2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D1~output (
	.i(\R0|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D1),
	.obar());
// synopsys translate_off
defparam \R0D1~output .bus_hold = "false";
defparam \R0D1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R0D0~output (
	.i(\R0|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0D0),
	.obar());
// synopsys translate_off
defparam \R0D0~output .bus_hold = "false";
defparam \R0D0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D7~output (
	.i(\R1|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D7),
	.obar());
// synopsys translate_off
defparam \R1D7~output .bus_hold = "false";
defparam \R1D7~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D6~output (
	.i(\R1|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D6),
	.obar());
// synopsys translate_off
defparam \R1D6~output .bus_hold = "false";
defparam \R1D6~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D5~output (
	.i(\R1|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D5),
	.obar());
// synopsys translate_off
defparam \R1D5~output .bus_hold = "false";
defparam \R1D5~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D4~output (
	.i(\R1|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D4),
	.obar());
// synopsys translate_off
defparam \R1D4~output .bus_hold = "false";
defparam \R1D4~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D3~output (
	.i(\R1|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D3),
	.obar());
// synopsys translate_off
defparam \R1D3~output .bus_hold = "false";
defparam \R1D3~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D2~output (
	.i(\R1|inst5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D2),
	.obar());
// synopsys translate_off
defparam \R1D2~output .bus_hold = "false";
defparam \R1D2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D1~output (
	.i(\R1|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D1),
	.obar());
// synopsys translate_off
defparam \R1D1~output .bus_hold = "false";
defparam \R1D1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \R1D0~output (
	.i(\R1|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1D0),
	.obar());
// synopsys translate_off
defparam \R1D0~output .bus_hold = "false";
defparam \R1D0~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[23]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[23]),
	.obar());
// synopsys translate_off
defparam \CMd[23]~output .bus_hold = "false";
defparam \CMd[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[22]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[22]),
	.obar());
// synopsys translate_off
defparam \CMd[22]~output .bus_hold = "false";
defparam \CMd[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[21]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[21]),
	.obar());
// synopsys translate_off
defparam \CMd[21]~output .bus_hold = "false";
defparam \CMd[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[20]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[20]),
	.obar());
// synopsys translate_off
defparam \CMd[20]~output .bus_hold = "false";
defparam \CMd[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[19]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[19]),
	.obar());
// synopsys translate_off
defparam \CMd[19]~output .bus_hold = "false";
defparam \CMd[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[18]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[18]),
	.obar());
// synopsys translate_off
defparam \CMd[18]~output .bus_hold = "false";
defparam \CMd[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[17]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[17]),
	.obar());
// synopsys translate_off
defparam \CMd[17]~output .bus_hold = "false";
defparam \CMd[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[16]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[16]),
	.obar());
// synopsys translate_off
defparam \CMd[16]~output .bus_hold = "false";
defparam \CMd[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[15]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[15]),
	.obar());
// synopsys translate_off
defparam \CMd[15]~output .bus_hold = "false";
defparam \CMd[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[14]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[14]),
	.obar());
// synopsys translate_off
defparam \CMd[14]~output .bus_hold = "false";
defparam \CMd[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[13]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[13]),
	.obar());
// synopsys translate_off
defparam \CMd[13]~output .bus_hold = "false";
defparam \CMd[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[12]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[12]),
	.obar());
// synopsys translate_off
defparam \CMd[12]~output .bus_hold = "false";
defparam \CMd[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[11]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[11]),
	.obar());
// synopsys translate_off
defparam \CMd[11]~output .bus_hold = "false";
defparam \CMd[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[10]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[10]),
	.obar());
// synopsys translate_off
defparam \CMd[10]~output .bus_hold = "false";
defparam \CMd[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[9]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[9]),
	.obar());
// synopsys translate_off
defparam \CMd[9]~output .bus_hold = "false";
defparam \CMd[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[8]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[8]),
	.obar());
// synopsys translate_off
defparam \CMd[8]~output .bus_hold = "false";
defparam \CMd[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[7]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[7]),
	.obar());
// synopsys translate_off
defparam \CMd[7]~output .bus_hold = "false";
defparam \CMd[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[6]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[6]),
	.obar());
// synopsys translate_off
defparam \CMd[6]~output .bus_hold = "false";
defparam \CMd[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[5]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[5]),
	.obar());
// synopsys translate_off
defparam \CMd[5]~output .bus_hold = "false";
defparam \CMd[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[4]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[4]),
	.obar());
// synopsys translate_off
defparam \CMd[4]~output .bus_hold = "false";
defparam \CMd[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[3]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[3]),
	.obar());
// synopsys translate_off
defparam \CMd[3]~output .bus_hold = "false";
defparam \CMd[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[2]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[2]),
	.obar());
// synopsys translate_off
defparam \CMd[2]~output .bus_hold = "false";
defparam \CMd[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[1]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[1]),
	.obar());
// synopsys translate_off
defparam \CMd[1]~output .bus_hold = "false";
defparam \CMd[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CMd[0]~output (
	.i(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMd[0]),
	.obar());
// synopsys translate_off
defparam \CMd[0]~output .bus_hold = "false";
defparam \CMd[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[7]~output (
	.i(\inst1|inst|77~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[7]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[7]~output .bus_hold = "false";
defparam \DBUS_d[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[6]~output (
	.i(\inst1|inst|82~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[6]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[6]~output .bus_hold = "false";
defparam \DBUS_d[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[5]~output (
	.i(\inst1|inst|81~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[5]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[5]~output .bus_hold = "false";
defparam \DBUS_d[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[4]~output (
	.i(\inst1|inst|80~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[4]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[4]~output .bus_hold = "false";
defparam \DBUS_d[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[3]~output (
	.i(\inst1|inst1|77~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[3]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[3]~output .bus_hold = "false";
defparam \DBUS_d[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[2]~output (
	.i(\inst1|inst1|82~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[2]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[2]~output .bus_hold = "false";
defparam \DBUS_d[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[1]~output (
	.i(\inst1|inst1|81~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[1]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[1]~output .bus_hold = "false";
defparam \DBUS_d[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DBUS_d[0]~output (
	.i(\inst1|inst1|80~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DBUS_d[0]),
	.obar());
// synopsys translate_off
defparam \DBUS_d[0]~output .bus_hold = "false";
defparam \DBUS_d[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[7]~output (
	.i(\uPC|inst|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[7]),
	.obar());
// synopsys translate_off
defparam \uPC_d[7]~output .bus_hold = "false";
defparam \uPC_d[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[6]~output (
	.i(\uPC|inst|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[6]),
	.obar());
// synopsys translate_off
defparam \uPC_d[6]~output .bus_hold = "false";
defparam \uPC_d[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[5]~output (
	.i(\uPC|inst|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[5]),
	.obar());
// synopsys translate_off
defparam \uPC_d[5]~output .bus_hold = "false";
defparam \uPC_d[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[4]~output (
	.i(\uPC|inst|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[4]),
	.obar());
// synopsys translate_off
defparam \uPC_d[4]~output .bus_hold = "false";
defparam \uPC_d[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[3]~output (
	.i(\uPC|inst1|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[3]),
	.obar());
// synopsys translate_off
defparam \uPC_d[3]~output .bus_hold = "false";
defparam \uPC_d[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[2]~output (
	.i(\uPC|inst1|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[2]),
	.obar());
// synopsys translate_off
defparam \uPC_d[2]~output .bus_hold = "false";
defparam \uPC_d[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[1]~output (
	.i(\uPC|inst1|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[1]),
	.obar());
// synopsys translate_off
defparam \uPC_d[1]~output .bus_hold = "false";
defparam \uPC_d[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \uPC_d[0]~output (
	.i(\uPC|inst1|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uPC_d[0]),
	.obar());
// synopsys translate_off
defparam \uPC_d[0]~output .bus_hold = "false";
defparam \uPC_d[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CPIN~input (
	.i(CPIN),
	.ibar(gnd),
	.o(\CPIN~input_o ));
// synopsys translate_off
defparam \CPIN~input .bus_hold = "false";
defparam \CPIN~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \ON_OFF~input (
	.i(ON_OFF),
	.ibar(gnd),
	.o(\ON_OFF~input_o ));
// synopsys translate_off
defparam \ON_OFF~input .bus_hold = "false";
defparam \ON_OFF~input .simulate_z_as = "z";
// synopsys translate_on

dffeas inst5(
	.clk(\DCLK~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(\ON_OFF~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst5.is_wysiwyg = "true";
defparam inst5.power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb inst8(
// Equation(s):
// \inst8~combout  = LCELL((\HLTIN~input_o  & (\CPIN~input_o  & (\inst5~q  & \ON_OFF~input_o ))))

	.dataa(\HLTIN~input_o ),
	.datab(\CPIN~input_o ),
	.datac(\inst5~q ),
	.datad(\ON_OFF~input_o ),
	.cin(gnd),
	.combout(\inst8~combout ),
	.cout());
// synopsys translate_off
defparam inst8.lut_mask = 16'h8000;
defparam inst8.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst1|inst~0 (
// Equation(s):
// \inst9|inst1|inst~0_combout  = !\inst9|inst1|inst3~q 

	.dataa(\inst9|inst1|inst3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|inst1|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst1|inst~0 .lut_mask = 16'h5555;
defparam \inst9|inst1|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \HLTIN~input (
	.i(HLTIN),
	.ibar(gnd),
	.o(\HLTIN~input_o ));
// synopsys translate_off
defparam \HLTIN~input .bus_hold = "false";
defparam \HLTIN~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|inst1|inst (
	.clk(\inst8~combout ),
	.d(\inst9|inst1|inst~0_combout ),
	.asdata(vcc),
	.clrn(\HLTIN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|inst .is_wysiwyg = "true";
defparam \inst9|inst1|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst1|inst1~0 (
// Equation(s):
// \inst9|inst1|inst1~0_combout  = !\inst9|inst1|inst~q 

	.dataa(\inst9|inst1|inst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|inst1|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst1|inst1~0 .lut_mask = 16'h5555;
defparam \inst9|inst1|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|inst1|inst1 (
	.clk(\inst8~combout ),
	.d(\inst9|inst1|inst1~0_combout ),
	.asdata(vcc),
	.clrn(\HLTIN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|inst1 .is_wysiwyg = "true";
defparam \inst9|inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst9|inst1|inst2 (
	.clk(\inst8~combout ),
	.d(\inst9|inst1|inst1~q ),
	.asdata(vcc),
	.clrn(\HLTIN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|inst2 .is_wysiwyg = "true";
defparam \inst9|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst9|inst1|inst3 (
	.clk(\inst8~combout ),
	.d(\inst9|inst1|inst2~q ),
	.asdata(vcc),
	.clrn(\HLTIN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|inst3 .is_wysiwyg = "true";
defparam \inst9|inst1|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hEEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'hEAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hEEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5755;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 .lut_mask = 16'hACCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hEEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h55AA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hEEEE;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h1511;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hEEEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'h7402;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'h6C6C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'h88A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h0088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 .lut_mask = 16'h0ACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hEEE2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'h88A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h55AA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .lut_mask = 16'hA50A;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .lut_mask = 16'hA50A;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .lut_mask = 16'h5A5F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .lut_mask = 16'hA50A;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .lut_mask = 16'h5A5A;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'h88A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'h8880;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08B8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h003F;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'h88FF;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'h88F8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'h88F8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 .lut_mask = 16'h88F8;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 .lut_mask = 16'hAAEA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hEEEE;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .lut_mask = 16'h88A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'hEEE2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAEE;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00AA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h1FFF;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h700F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h19AA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h1AAA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 .lut_mask = 16'hFEFE;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h2E22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h1511;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|104~0 (
// Equation(s):
// \uPC|inst1|sub|104~0_combout  = (\uPC|inst1|sub|9~q  & (\uPC|inst1|sub|87~q  & (\uPC|inst1|sub|99~q  & \uPC|inst1|sub|110~q )))

	.dataa(\uPC|inst1|sub|9~q ),
	.datab(\uPC|inst1|sub|87~q ),
	.datac(\uPC|inst1|sub|99~q ),
	.datad(\uPC|inst1|sub|110~q ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|104~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|104~0 .lut_mask = 16'h8000;
defparam \uPC|inst1|sub|104~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|75~0 (
// Equation(s):
// \uPC|inst|sub|75~0_combout  = (\inst9034|16~combout  & ((\uPC|inst|sub|9~q  $ (\uPC|inst1|sub|104~0_combout )))) # (!\inst9034|16~combout  & (\inst902|2~combout ))

	.dataa(\inst902|2~combout ),
	.datab(\inst9034|16~combout ),
	.datac(\uPC|inst|sub|9~q ),
	.datad(\uPC|inst1|sub|104~0_combout ),
	.cin(gnd),
	.combout(\uPC|inst|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|75~0 .lut_mask = 16'h2EE2;
defparam \uPC|inst|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst|sub|9 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst|sub|9 .is_wysiwyg = "true";
defparam \uPC|inst|sub|9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|89~0 (
// Equation(s):
// \uPC|inst|sub|89~0_combout  = (\uPC|inst|sub|9~q  & \uPC|inst1|sub|104~0_combout )

	.dataa(\uPC|inst|sub|9~q ),
	.datab(\uPC|inst1|sub|104~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uPC|inst|sub|89~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|89~0 .lut_mask = 16'h8888;
defparam \uPC|inst|sub|89~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|92~0 (
// Equation(s):
// \uPC|inst|sub|92~0_combout  = (\inst9034|16~combout  & ((\uPC|inst|sub|87~q  $ (\uPC|inst|sub|89~0_combout )))) # (!\inst9034|16~combout  & (\inst902|inst16~combout ))

	.dataa(\inst902|inst16~combout ),
	.datab(\inst9034|16~combout ),
	.datac(\uPC|inst|sub|87~q ),
	.datad(\uPC|inst|sub|89~0_combout ),
	.cin(gnd),
	.combout(\uPC|inst|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|92~0 .lut_mask = 16'h2EE2;
defparam \uPC|inst|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst|sub|87 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst|sub|87 .is_wysiwyg = "true";
defparam \uPC|inst|sub|87 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFFF0;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9034|18 (
// Equation(s):
// \inst9034|18~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst9034|18~combout ),
	.cout());
// synopsys translate_off
defparam \inst9034|18 .lut_mask = 16'h0088;
defparam \inst9034|18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|1 (
// Equation(s):
// \inst902|1~combout  = (\IR|inst~q  & ((\inst9034|18~combout ) # ((\inst9034|17~0_combout  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15])))) # (!\IR|inst~q  & (\inst9034|17~0_combout  & 
// (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15])))

	.dataa(\IR|inst~q ),
	.datab(\inst9034|17~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst9034|18~combout ),
	.cin(gnd),
	.combout(\inst902|1~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|1 .lut_mask = 16'hEAC0;
defparam \inst902|1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|109~0 (
// Equation(s):
// \uPC|inst|sub|109~0_combout  = (\inst9034|16~combout  & (\uPC|inst|sub|107~combout )) # (!\inst9034|16~combout  & ((\inst902|1~combout )))

	.dataa(\uPC|inst|sub|107~combout ),
	.datab(\inst902|1~combout ),
	.datac(gnd),
	.datad(\inst9034|16~combout ),
	.cin(gnd),
	.combout(\uPC|inst|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|109~0 .lut_mask = 16'hAACC;
defparam \uPC|inst|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst|sub|110 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst|sub|110 .is_wysiwyg = "true";
defparam \uPC|inst|sub|110 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst902|inst15 (
// Equation(s):
// \inst902|inst15~combout  = (\IR|inst1~q  & ((\inst9034|18~combout ) # ((\inst9034|17~0_combout  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14])))) # (!\IR|inst1~q  & (\inst9034|17~0_combout  & 
// (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14])))

	.dataa(\IR|inst1~q ),
	.datab(\inst9034|17~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\inst9034|18~combout ),
	.cin(gnd),
	.combout(\inst902|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|inst15 .lut_mask = 16'hEAC0;
defparam \inst902|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst|sub|102~0 (
// Equation(s):
// \uPC|inst|sub|102~0_combout  = (\inst9034|16~combout  & (\uPC|inst|sub|97~combout )) # (!\inst9034|16~combout  & ((\inst902|inst15~combout )))

	.dataa(\uPC|inst|sub|97~combout ),
	.datab(\inst902|inst15~combout ),
	.datac(gnd),
	.datad(\inst9034|16~combout ),
	.cin(gnd),
	.combout(\uPC|inst|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst|sub|102~0 .lut_mask = 16'hAACC;
defparam \uPC|inst|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst|sub|99 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst|sub|99 .is_wysiwyg = "true";
defparam \uPC|inst|sub|99 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|109~0 (
// Equation(s):
// \uPC|inst1|sub|109~0_combout  = (\inst9034|16~combout  & (\uPC|inst1|sub|107~combout )) # (!\inst9034|16~combout  & (((\inst9034|17~0_combout  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\uPC|inst1|sub|107~combout ),
	.datab(\inst9034|17~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(\inst9034|16~combout ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|109~0 .lut_mask = 16'hAAC0;
defparam \uPC|inst1|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst1|sub|110 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst1|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst1|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst1|sub|110 .is_wysiwyg = "true";
defparam \uPC|inst1|sub|110 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datab(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hAACC;
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9034|17~0 (
// Equation(s):
// \inst9034|17~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(gnd),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst9034|17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9034|17~0 .lut_mask = 16'h000A;
defparam \inst9034|17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|102~0 (
// Equation(s):
// \uPC|inst1|sub|102~0_combout  = (\inst9034|16~combout  & (\uPC|inst1|sub|97~combout )) # (!\inst9034|16~combout  & (((\inst9034|17~0_combout  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]))))

	.dataa(\uPC|inst1|sub|97~combout ),
	.datab(\inst9034|17~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\inst9034|16~combout ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|102~0 .lut_mask = 16'hAAC0;
defparam \uPC|inst1|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst1|sub|99 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst1|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst1|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst1|sub|99 .is_wysiwyg = "true";
defparam \uPC|inst1|sub|99 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9034|16 (
// Equation(s):
// \inst9034|16~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(gnd),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst9034|16~combout ),
	.cout());
// synopsys translate_off
defparam \inst9034|16 .lut_mask = 16'h000A;
defparam \inst9034|16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|92~0 (
// Equation(s):
// \uPC|inst1|sub|92~0_combout  = (\inst9034|16~combout  & ((\uPC|inst1|sub|9~q  $ (\uPC|inst1|sub|87~q )))) # (!\inst9034|16~combout  & (\inst902|inst17~combout ))

	.dataa(\inst902|inst17~combout ),
	.datab(\inst9034|16~combout ),
	.datac(\uPC|inst1|sub|9~q ),
	.datad(\uPC|inst1|sub|87~q ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|92~0 .lut_mask = 16'h2EE2;
defparam \uPC|inst1|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst1|sub|87 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst1|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst1|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst1|sub|87 .is_wysiwyg = "true";
defparam \uPC|inst1|sub|87 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uPC|inst1|sub|75~0 (
// Equation(s):
// \uPC|inst1|sub|75~0_combout  = (\inst9034|16~combout  & (((!\uPC|inst1|sub|9~q )))) # (!\inst9034|16~combout  & (\inst9034|17~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8])))

	.dataa(\inst9034|17~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(\inst9034|16~combout ),
	.datad(\uPC|inst1|sub|9~q ),
	.cin(gnd),
	.combout(\uPC|inst1|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \uPC|inst1|sub|75~0 .lut_mask = 16'h08F8;
defparam \uPC|inst1|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uPC|inst1|sub|9 (
	.clk(!\inst8~combout ),
	.d(\uPC|inst1|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uPC|inst1|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uPC|inst1|sub|9 .is_wysiwyg = "true";
defparam \uPC|inst1|sub|9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb inst25(
// Equation(s):
// \inst25~combout  = LCELL((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & !\inst8~combout ))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8~combout ),
	.cin(gnd),
	.combout(\inst25~combout ),
	.cout());
// synopsys translate_off
defparam inst25.lut_mask = 16'h00AA;
defparam inst25.sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC1|inst7 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst1|80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst7 .is_wysiwyg = "true";
defparam \PC1|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst8~0 (
// Equation(s):
// \BSEL|inst8~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst7~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst7~q  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [12]))))

	.dataa(\R1|inst7~q ),
	.datab(\PC1|inst7~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst8~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|46~0 (
// Equation(s):
// \inst1|inst1|46~0_combout  = (\ASEL|inst8~0_combout  & ((\BSEL|inst8~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst8~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst8~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst8~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|46~0 .lut_mask = 16'h88A0;
defparam \inst1|inst1|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|43~0 (
// Equation(s):
// \inst1|inst1|43~0_combout  = (\ASEL|inst8~0_combout ) # ((\BSEL|inst8~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst8~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst8~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst8~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|43~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst1|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|80~0 (
// Equation(s):
// \inst1|inst1|80~0_combout  = \inst1|inst1|46~0_combout  $ (\inst1|inst1|43~0_combout  $ (((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst1|inst1|46~0_combout ),
	.datad(\inst1|inst1|43~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|80~0 .lut_mask = 16'hD22D;
defparam \inst1|inst1|80~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|19 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst1|80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|19 .is_wysiwyg = "true";
defparam \MAR|inst|19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst2333|31~6 (
// Equation(s):
// \inst1|inst2333|31~6_combout  = (\inst1|inst1|43~0_combout  & ((\inst1|inst1|46~0_combout ) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst1|inst1|43~0_combout ),
	.datab(\inst1|inst1|46~0_combout ),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst1|inst2333|31~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2333|31~6 .lut_mask = 16'h88AA;
defparam \inst1|inst2333|31~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC1|inst6 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst1|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst6 .is_wysiwyg = "true";
defparam \PC1|inst6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst9~0 (
// Equation(s):
// \BSEL|inst9~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst6~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst6~q  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [12]))))

	.dataa(\R1|inst6~q ),
	.datab(\PC1|inst6~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst9~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|47~0 (
// Equation(s):
// \inst1|inst1|47~0_combout  = (\ASEL|inst9~0_combout  & ((\BSEL|inst9~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst9~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst9~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst9~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|47~0 .lut_mask = 16'h88A0;
defparam \inst1|inst1|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|44~0 (
// Equation(s):
// \inst1|inst1|44~0_combout  = (\ASEL|inst9~0_combout ) # ((\BSEL|inst9~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst9~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst9~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst9~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|44~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst1|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|81 (
// Equation(s):
// \inst1|inst1|81~combout  = \inst1|inst1|47~0_combout  $ (\inst1|inst1|44~0_combout  $ (((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst1|inst2333|31~6_combout ))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst1|inst2333|31~6_combout ),
	.datac(\inst1|inst1|47~0_combout ),
	.datad(\inst1|inst1|44~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|81~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|81 .lut_mask = 16'hE11E;
defparam \inst1|inst1|81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|18 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst1|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|18 .is_wysiwyg = "true";
defparam \MAR|inst|18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst2333|31~3 (
// Equation(s):
// \inst1|inst2333|31~3_combout  = (\inst1|inst1|44~0_combout  & (\inst1|inst1|43~0_combout  & ((\inst1|inst1|46~0_combout ) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst1|inst1|44~0_combout ),
	.datab(\inst1|inst1|43~0_combout ),
	.datac(\inst1|inst1|46~0_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst1|inst2333|31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2333|31~3 .lut_mask = 16'h8088;
defparam \inst1|inst2333|31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst2333|31~7 (
// Equation(s):
// \inst1|inst2333|31~7_combout  = (\inst1|inst2333|31~3_combout ) # ((\inst1|inst1|47~0_combout  & \inst1|inst1|44~0_combout ))

	.dataa(\inst1|inst1|47~0_combout ),
	.datab(\inst1|inst1|44~0_combout ),
	.datac(\inst1|inst2333|31~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst2333|31~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2333|31~7 .lut_mask = 16'hF8F8;
defparam \inst1|inst2333|31~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC1|inst5 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst1|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst5 .is_wysiwyg = "true";
defparam \PC1|inst5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst10~0 (
// Equation(s):
// \BSEL|inst10~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst5~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst5~q  & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\R1|inst5~q ),
	.datab(\PC1|inst5~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst10~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|48~0 (
// Equation(s):
// \inst1|inst1|48~0_combout  = (\ASEL|inst10~0_combout  & ((\BSEL|inst10~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst10~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst10~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst10~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|48~0 .lut_mask = 16'h88A0;
defparam \inst1|inst1|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|45~0 (
// Equation(s):
// \inst1|inst1|45~0_combout  = (\ASEL|inst10~0_combout ) # ((\BSEL|inst10~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst10~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst10~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst10~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|45~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst1|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|82 (
// Equation(s):
// \inst1|inst1|82~combout  = \inst1|inst1|48~0_combout  $ (\inst1|inst1|45~0_combout  $ (((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst1|inst2333|31~7_combout ))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst1|inst2333|31~7_combout ),
	.datac(\inst1|inst1|48~0_combout ),
	.datad(\inst1|inst1|45~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|82~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|82 .lut_mask = 16'hE11E;
defparam \inst1|inst1|82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|17 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst1|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|17 .is_wysiwyg = "true";
defparam \MAR|inst|17 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst2333|31~2 (
// Equation(s):
// \inst1|inst2333|31~2_combout  = (\inst1|inst1|47~0_combout  & \inst1|inst1|44~0_combout )

	.dataa(\inst1|inst1|47~0_combout ),
	.datab(\inst1|inst1|44~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst2333|31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2333|31~2 .lut_mask = 16'h8888;
defparam \inst1|inst2333|31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst2333|31~4 (
// Equation(s):
// \inst1|inst2333|31~4_combout  = (\inst1|inst1|45~0_combout  & ((\inst1|inst2333|31~2_combout ) # ((\inst1|inst2333|31~3_combout ) # (\inst1|inst1|48~0_combout ))))

	.dataa(\inst1|inst1|45~0_combout ),
	.datab(\inst1|inst2333|31~2_combout ),
	.datac(\inst1|inst2333|31~3_combout ),
	.datad(\inst1|inst1|48~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst2333|31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2333|31~4 .lut_mask = 16'hAAA8;
defparam \inst1|inst2333|31~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC1|inst4 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst1|77~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst4 .is_wysiwyg = "true";
defparam \PC1|inst4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst11~0 (
// Equation(s):
// \BSEL|inst11~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst4~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst4~q  & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\R1|inst4~q ),
	.datab(\PC1|inst4~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst11~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst11~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|52~0 (
// Equation(s):
// \inst1|inst1|52~0_combout  = (\ASEL|inst11~0_combout  & ((\BSEL|inst11~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst11~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst11~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst11~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|52~0 .lut_mask = 16'h88A0;
defparam \inst1|inst1|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|51~0 (
// Equation(s):
// \inst1|inst1|51~0_combout  = (\ASEL|inst11~0_combout ) # ((\BSEL|inst11~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst11~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst11~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst11~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|51~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst1|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst1|77 (
// Equation(s):
// \inst1|inst1|77~combout  = \inst1|inst1|52~0_combout  $ (\inst1|inst1|51~0_combout  $ (((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst1|inst2333|31~4_combout ))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst1|inst2333|31~4_combout ),
	.datac(\inst1|inst1|52~0_combout ),
	.datad(\inst1|inst1|51~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|77~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|77 .lut_mask = 16'hE11E;
defparam \inst1|inst1|77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|16 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst1|77~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|16 .is_wysiwyg = "true";
defparam \MAR|inst|16 .power_up = "low";
// synopsys translate_on

dffeas \PC1|inst3 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst|80~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst3 .is_wysiwyg = "true";
defparam \PC1|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst12~0 (
// Equation(s):
// \BSEL|inst12~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst3~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst3~q  & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\R1|inst3~q ),
	.datab(\PC1|inst3~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst12~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|43~0 (
// Equation(s):
// \inst1|inst|43~0_combout  = (\ASEL|inst12~0_combout ) # ((\BSEL|inst12~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst12~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst12~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst12~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|43~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst2333|31~5 (
// Equation(s):
// \inst1|inst2333|31~5_combout  = (\inst1|inst1|51~0_combout  & ((\inst1|inst2333|31~4_combout ) # (\inst1|inst1|52~0_combout )))

	.dataa(\inst1|inst1|51~0_combout ),
	.datab(\inst1|inst2333|31~4_combout ),
	.datac(\inst1|inst1|52~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst2333|31~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2333|31~5 .lut_mask = 16'hA8A8;
defparam \inst1|inst2333|31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|80 (
// Equation(s):
// \inst1|inst|80~combout  = \inst1|inst|46~0_combout  $ (\inst1|inst|43~0_combout  $ (((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst1|inst2333|31~5_combout ))))

	.dataa(\inst1|inst|46~0_combout ),
	.datab(\inst1|inst|43~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst1|inst2333|31~5_combout ),
	.cin(gnd),
	.combout(\inst1|inst|80~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|80 .lut_mask = 16'h9996;
defparam \inst1|inst|80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|15 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst|80~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|15 .is_wysiwyg = "true";
defparam \MAR|inst|15 .power_up = "low";
// synopsys translate_on

dffeas \PC1|inst2 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst2 .is_wysiwyg = "true";
defparam \PC1|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst13~0 (
// Equation(s):
// \BSEL|inst13~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst2~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst2~q  & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\R1|inst2~q ),
	.datab(\PC1|inst2~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst13~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|44~0 (
// Equation(s):
// \inst1|inst|44~0_combout  = (\ASEL|inst13~0_combout ) # ((\BSEL|inst13~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst13~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst13~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst13~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|44~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|46~0 (
// Equation(s):
// \inst1|inst|46~0_combout  = (\ASEL|inst12~0_combout  & ((\BSEL|inst12~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst12~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst12~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst12~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|46~0 .lut_mask = 16'h88A0;
defparam \inst1|inst|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|79 (
// Equation(s):
// \inst1|inst|79~combout  = (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((!\inst1|inst2333|31~5_combout  & !\inst1|inst|46~0_combout )) # (!\inst1|inst|43~0_combout )))

	.dataa(\inst1|inst2333|31~5_combout ),
	.datab(\inst1|inst|46~0_combout ),
	.datac(\inst1|inst|43~0_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst1|inst|79~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|79 .lut_mask = 16'h001F;
defparam \inst1|inst|79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|81 (
// Equation(s):
// \inst1|inst|81~combout  = \inst1|inst|47~0_combout  $ (\inst1|inst|44~0_combout  $ (!\inst1|inst|79~combout ))

	.dataa(\inst1|inst|47~0_combout ),
	.datab(\inst1|inst|44~0_combout ),
	.datac(\inst1|inst|79~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst|81~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|81 .lut_mask = 16'h6969;
defparam \inst1|inst|81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|14 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|14 .is_wysiwyg = "true";
defparam \MAR|inst|14 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|75~0 (
// Equation(s):
// \inst1|inst|75~0_combout  = (\inst1|inst|43~0_combout  & ((\inst1|inst|46~0_combout ) # (\inst1|inst2333|31~5_combout )))

	.dataa(\inst1|inst|43~0_combout ),
	.datab(\inst1|inst|46~0_combout ),
	.datac(\inst1|inst2333|31~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|75~0 .lut_mask = 16'hA8A8;
defparam \inst1|inst|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|75~1 (
// Equation(s):
// \inst1|inst|75~1_combout  = (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((!\inst1|inst|47~0_combout  & !\inst1|inst|75~0_combout )) # (!\inst1|inst|44~0_combout )))

	.dataa(\inst1|inst|47~0_combout ),
	.datab(\inst1|inst|44~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst1|inst|75~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|75~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|75~1 .lut_mask = 16'h0307;
defparam \inst1|inst|75~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC1|inst1 (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst1 .is_wysiwyg = "true";
defparam \PC1|inst1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst14~0 (
// Equation(s):
// \BSEL|inst14~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst1~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst1~q  & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\R1|inst1~q ),
	.datab(\PC1|inst1~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst14~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|45~0 (
// Equation(s):
// \inst1|inst|45~0_combout  = (\ASEL|inst14~0_combout ) # ((\BSEL|inst14~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\BSEL|inst14~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst14~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\BSEL|inst14~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|45~0 .lut_mask = 16'hEEFA;
defparam \inst1|inst|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|82 (
// Equation(s):
// \inst1|inst|82~combout  = \inst1|inst|48~0_combout  $ (\inst1|inst|75~1_combout  $ (!\inst1|inst|45~0_combout ))

	.dataa(\inst1|inst|48~0_combout ),
	.datab(\inst1|inst|75~1_combout ),
	.datac(\inst1|inst|45~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst|82~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|82 .lut_mask = 16'h6969;
defparam \inst1|inst|82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|13 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|13 .is_wysiwyg = "true";
defparam \MAR|inst|13 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|48~0 (
// Equation(s):
// \inst1|inst|48~0_combout  = (\ASEL|inst14~0_combout  & ((\BSEL|inst14~0_combout  & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\BSEL|inst14~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))))

	.dataa(\ASEL|inst14~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\BSEL|inst14~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|48~0 .lut_mask = 16'h88A0;
defparam \inst1|inst|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|77~0 (
// Equation(s):
// \inst1|inst|77~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst1|inst|48~0_combout ) # (!\inst1|inst|75~1_combout )))) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst1|inst|45~0_combout  
// & ((\inst1|inst|48~0_combout ) # (!\inst1|inst|75~1_combout ))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst1|inst|45~0_combout ),
	.datac(\inst1|inst|48~0_combout ),
	.datad(\inst1|inst|75~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|77~0 .lut_mask = 16'hE0EE;
defparam \inst1|inst|77~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC1|inst (
	.clk(\inst9031|18~combout ),
	.d(\inst1|inst|77~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|inst .is_wysiwyg = "true";
defparam \PC1|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \BSEL|inst15~0 (
// Equation(s):
// \BSEL|inst15~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\R1|inst~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (((\PC1|inst~q  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [12]))))

	.dataa(\R1|inst~q ),
	.datab(\PC1|inst~q ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\BSEL|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \BSEL|inst15~0 .lut_mask = 16'hAAC0;
defparam \BSEL|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|77~1 (
// Equation(s):
// \inst1|inst|77~1_combout  = (\ASEL|inst15~0_combout  & (((\BSEL|inst15~0_combout )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\ASEL|inst15~0_combout  & (((!\BSEL|inst15~0_combout  & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\ASEL|inst15~0_combout ),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\BSEL|inst15~0_combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst1|inst|77~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|77~1 .lut_mask = 16'hA7A2;
defparam \inst1|inst|77~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|77~2 (
// Equation(s):
// \inst1|inst|77~2_combout  = (\BSEL|inst15~0_combout  & ((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # (\inst1|inst|77~1_combout )))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\BSEL|inst15~0_combout ),
	.datac(\inst1|inst|77~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst|77~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|77~2 .lut_mask = 16'hC8C8;
defparam \inst1|inst|77~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst|77~3 (
// Equation(s):
// \inst1|inst|77~3_combout  = \inst1|inst|77~0_combout  $ (((\inst1|inst|77~1_combout  & ((!\inst1|inst|77~2_combout ) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst1|inst|77~1_combout  & ((\inst1|inst|77~2_combout )))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst1|inst|77~0_combout ),
	.datac(\inst1|inst|77~1_combout ),
	.datad(\inst1|inst|77~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst|77~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|77~3 .lut_mask = 16'h933C;
defparam \inst1|inst|77~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MAR|inst|12 (
	.clk(\inst9031|20~combout ),
	.d(\inst1|inst|77~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|inst|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|inst|12 .is_wysiwyg = "true";
defparam \MAR|inst|12 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .lut_mask = 16'hFFF5;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hAAAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|instCNTR|inst|9~0 (
// Equation(s):
// \inst9|instCNTR|inst|9~0_combout  = !\inst9|instCNTR|inst|9~q 

	.dataa(\inst9|instCNTR|inst|9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instCNTR|inst|9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instCNTR|inst|9~0 .lut_mask = 16'h5555;
defparam \inst9|instCNTR|inst|9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|instCNTR|inst|9 (
	.clk(!\inst9|inst1|inst~q ),
	.d(\inst9|instCNTR|inst|9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instCNTR|inst|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instCNTR|inst|9 .is_wysiwyg = "true";
defparam \inst9|instCNTR|inst|9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|instCNTR|inst|10~0 (
// Equation(s):
// \inst9|instCNTR|inst|10~0_combout  = \inst9|instCNTR|inst|9~q  $ (\inst9|instCNTR|inst|10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|instCNTR|inst|9~q ),
	.datad(\inst9|instCNTR|inst|10~q ),
	.cin(gnd),
	.combout(\inst9|instCNTR|inst|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instCNTR|inst|10~0 .lut_mask = 16'h0FF0;
defparam \inst9|instCNTR|inst|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|instCNTR|inst|10 (
	.clk(!\inst9|inst1|inst~q ),
	.d(\inst9|instCNTR|inst|10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instCNTR|inst|10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instCNTR|inst|10 .is_wysiwyg = "true";
defparam \inst9|instCNTR|inst|10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|33 (
// Equation(s):
// \inst9|inst|33~combout  = (\inst9|instCNTR|inst|9~q ) # (\inst9|instCNTR|inst|10~q )

	.dataa(\inst9|instCNTR|inst|9~q ),
	.datab(\inst9|instCNTR|inst|10~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|inst|33~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|33 .lut_mask = 16'hEEEE;
defparam \inst9|inst|33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|35~0 (
// Equation(s):
// \inst9|inst|35~0_combout  = (\inst9|instCNTR|inst|9~q  & !\inst9|instCNTR|inst|10~q )

	.dataa(\inst9|instCNTR|inst|9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instCNTR|inst|10~q ),
	.cin(gnd),
	.combout(\inst9|inst|35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|35~0 .lut_mask = 16'h00AA;
defparam \inst9|inst|35~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|35~1 (
// Equation(s):
// \inst9|inst|35~1_combout  = (\inst9|instCNTR|inst|10~q  & !\inst9|instCNTR|inst|9~q )

	.dataa(\inst9|instCNTR|inst|10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instCNTR|inst|9~q ),
	.cin(gnd),
	.combout(\inst9|inst|35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|35~1 .lut_mask = 16'h00AA;
defparam \inst9|inst|35~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|35~2 (
// Equation(s):
// \inst9|inst|35~2_combout  = (\inst9|instCNTR|inst|9~q  & \inst9|instCNTR|inst|10~q )

	.dataa(\inst9|instCNTR|inst|9~q ),
	.datab(\inst9|instCNTR|inst|10~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|inst|35~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|35~2 .lut_mask = 16'h8888;
defparam \inst9|inst|35~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9031|19 (
// Equation(s):
// \inst9031|19~combout  = LCELL((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11] & (!\inst8~combout  & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\inst8~combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst9031|19~combout ),
	.cout());
// synopsys translate_off
defparam \inst9031|19 .lut_mask = 16'h0002;
defparam \inst9031|19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR|inst (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst|77~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst .is_wysiwyg = "true";
defparam \IR|inst .power_up = "low";
// synopsys translate_on

dffeas \IR|inst1 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst1 .is_wysiwyg = "true";
defparam \IR|inst1 .power_up = "low";
// synopsys translate_on

dffeas \IR|inst2 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst2 .is_wysiwyg = "true";
defparam \IR|inst2 .power_up = "low";
// synopsys translate_on

dffeas \IR|inst3 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst|80~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst3 .is_wysiwyg = "true";
defparam \IR|inst3 .power_up = "low";
// synopsys translate_on

dffeas \IR|inst4 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst1|77~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst4 .is_wysiwyg = "true";
defparam \IR|inst4 .power_up = "low";
// synopsys translate_on

dffeas \IR|inst5 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst1|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst5 .is_wysiwyg = "true";
defparam \IR|inst5 .power_up = "low";
// synopsys translate_on

dffeas \IR|inst6 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst1|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst6 .is_wysiwyg = "true";
defparam \IR|inst6 .power_up = "low";
// synopsys translate_on

dffeas \IR|inst7 (
	.clk(\inst9031|19~combout ),
	.d(\inst1|inst1|80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR|inst7 .is_wysiwyg = "true";
defparam \IR|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9031|16 (
// Equation(s):
// \inst9031|16~combout  = LCELL((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst8~combout  & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst8~combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst9031|16~combout ),
	.cout());
// synopsys translate_off
defparam \inst9031|16 .lut_mask = 16'h0002;
defparam \inst9031|16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9031|17 (
// Equation(s):
// \inst9031|17~combout  = LCELL((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10] & (!\inst8~combout  & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(\inst8~combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst9031|17~combout ),
	.cout());
// synopsys translate_off
defparam \inst9031|17 .lut_mask = 16'h0002;
defparam \inst9031|17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9031|18 (
// Equation(s):
// \inst9031|18~combout  = LCELL((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10] & (!\inst8~combout  & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(\inst8~combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst9031|18~combout ),
	.cout());
// synopsys translate_off
defparam \inst9031|18 .lut_mask = 16'h0008;
defparam \inst9031|18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9031|20 (
// Equation(s):
// \inst9031|20~combout  = LCELL((\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11] & (!\inst8~combout  & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]))))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(\inst8~combout ),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst9031|20~combout ),
	.cout());
// synopsys translate_off
defparam \inst9031|20 .lut_mask = 16'h0008;
defparam \inst9031|20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst7 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst1|80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst7 .is_wysiwyg = "true";
defparam \R0|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst8~0 (
// Equation(s):
// \ASEL|inst8~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst7~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst7~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst8~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst6 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst1|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst6 .is_wysiwyg = "true";
defparam \R0|inst6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst9~0 (
// Equation(s):
// \ASEL|inst9~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst6~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst6~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst9~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst5 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst1|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst5 .is_wysiwyg = "true";
defparam \R0|inst5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst10~0 (
// Equation(s):
// \ASEL|inst10~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst5~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst5~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst10~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst4 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst1|77~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst4 .is_wysiwyg = "true";
defparam \R0|inst4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst11~0 (
// Equation(s):
// \ASEL|inst11~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst4~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst4~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst11~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst3 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst|80~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst3 .is_wysiwyg = "true";
defparam \R0|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst12~0 (
// Equation(s):
// \ASEL|inst12~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst3~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst3~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst12~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst2 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst2 .is_wysiwyg = "true";
defparam \R0|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst13~0 (
// Equation(s):
// \ASEL|inst13~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst2~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst2~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst13~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst1 (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst1 .is_wysiwyg = "true";
defparam \R0|inst1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst14~0 (
// Equation(s):
// \ASEL|inst14~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst1~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst1~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst14~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R0|inst (
	.clk(\inst9031|16~combout ),
	.d(\inst1|inst|77~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|inst .is_wysiwyg = "true";
defparam \R0|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ASEL|inst15~0 (
// Equation(s):
// \ASEL|inst15~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\R0|inst~q )) # (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [7] & 
// \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\R0|inst~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\ASEL|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASEL|inst15~0 .lut_mask = 16'hAAC0;
defparam \ASEL|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|instAnd2~0 (
// Equation(s):
// \inst11|instAnd2~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14])

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\inst11|instAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|instAnd2~0 .lut_mask = 16'h00AA;
defparam \inst11|instAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|instAnd2~0 (
// Equation(s):
// \inst10|instAnd2~0_combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12] & !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13])

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\inst10|instAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|instAnd2~0 .lut_mask = 16'h00AA;
defparam \inst10|instAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb inst49(
// Equation(s):
// \inst49~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]) # (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15])

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst49~combout ),
	.cout());
// synopsys translate_off
defparam inst49.lut_mask = 16'hEEEE;
defparam inst49.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb inst50(
// Equation(s):
// \inst50~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]) # (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12])

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst50~combout ),
	.cout());
// synopsys translate_off
defparam inst50.lut_mask = 16'hEEEE;
defparam inst50.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|inst19 (
// Equation(s):
// \inst902|inst19~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst902|inst19~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|inst19 .lut_mask = 16'h0008;
defparam \inst902|inst19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|inst17 (
// Equation(s):
// \inst902|inst17~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst902|inst17~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|inst17 .lut_mask = 16'h0008;
defparam \inst902|inst17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|inst11 (
// Equation(s):
// \inst902|inst11~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10] & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst902|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|inst11 .lut_mask = 16'h0008;
defparam \inst902|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|inst9 (
// Equation(s):
// \inst902|inst9~combout  = (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11] & (!\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// !\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst902|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|inst9 .lut_mask = 16'h0008;
defparam \inst902|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|2 (
// Equation(s):
// \inst902|2~combout  = (\IR|inst3~q  & ((\inst9034|18~combout ) # ((\inst9034|17~0_combout  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12])))) # (!\IR|inst3~q  & (\inst9034|17~0_combout  & 
// (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12])))

	.dataa(\IR|inst3~q ),
	.datab(\inst9034|17~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\inst9034|18~combout ),
	.cin(gnd),
	.combout(\inst902|2~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|2 .lut_mask = 16'hEAC0;
defparam \inst902|2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst902|inst16 (
// Equation(s):
// \inst902|inst16~combout  = (\IR|inst2~q  & ((\inst9034|18~combout ) # ((\inst9034|17~0_combout  & \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13])))) # (!\IR|inst2~q  & (\inst9034|17~0_combout  & 
// (\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13])))

	.dataa(\IR|inst2~q ),
	.datab(\inst9034|17~0_combout ),
	.datac(\CROM1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst9034|18~combout ),
	.cin(gnd),
	.combout(\inst902|inst16~combout ),
	.cout());
// synopsys translate_off
defparam \inst902|inst16 .lut_mask = 16'hEAC0;
defparam \inst902|inst16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \R1|inst (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst|77~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst .is_wysiwyg = "true";
defparam \R1|inst .power_up = "low";
// synopsys translate_on

dffeas \R1|inst1 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst1 .is_wysiwyg = "true";
defparam \R1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \R1|inst2 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst2 .is_wysiwyg = "true";
defparam \R1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \R1|inst3 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst|80~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst3 .is_wysiwyg = "true";
defparam \R1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \R1|inst4 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst1|77~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst4 .is_wysiwyg = "true";
defparam \R1|inst4 .power_up = "low";
// synopsys translate_on

dffeas \R1|inst5 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst1|82~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst5 .is_wysiwyg = "true";
defparam \R1|inst5 .power_up = "low";
// synopsys translate_on

dffeas \R1|inst6 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst1|81~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst6 .is_wysiwyg = "true";
defparam \R1|inst6 .power_up = "low";
// synopsys translate_on

dffeas \R1|inst7 (
	.clk(\inst9031|17~combout ),
	.d(\inst1|inst1|80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|inst7 .is_wysiwyg = "true";
defparam \R1|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
