<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1085 ns  Iteration: 14  Process: /apatb_dda_top/AESL_inst_dda/dda_dadd_64ns_64ng8j_U13/dda_ap_dadd_4_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2018.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;1145000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1185 ns : File &quot;/home/herreral/Code/SystemC/HLSLinearGPU/HLS/LineAlgorithms/lineAlgorithms/dda/sim/verilog/dda.autotb.v&quot; Line 525&#xA;## quit" projectName="lineAlgorithms" solutionName="dda" date="2018-08-22T22:24:05.392-0600" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1085 ns  Iteration: 14  Process: /apatb_dda_top/AESL_inst_dda/dda_dadd_64ns_64ng8j_U12/dda_ap_dadd_4_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2018.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="lineAlgorithms" solutionName="dda" date="2018-08-22T22:24:02.529-0600" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
