{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1649783711759 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uk101_41kRAM 10CL006YU256C8G " "Selected device 10CL006YU256C8G for design \"uk101_41kRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649783711800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649783711853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649783711853 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VideoClk_XVGA_1024x768:pll\|altpll:altpll_component\|VideoClk_XVGA_1024x768_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"VideoClk_XVGA_1024x768:pll\|altpll:altpll_component\|VideoClk_XVGA_1024x768_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VideoClk_XVGA_1024x768:pll\|altpll:altpll_component\|VideoClk_XVGA_1024x768_altpll:auto_generated\|wire_pll1_clk\[0\] 13 10 0 0 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for VideoClk_XVGA_1024x768:pll\|altpll:altpll_component\|VideoClk_XVGA_1024x768_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/videoclk_xvga_1024x768_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/db/videoclk_xvga_1024x768_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1649783711921 ""}  } { { "db/videoclk_xvga_1024x768_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/db/videoclk_xvga_1024x768_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1649783711921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649783712012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649783712019 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649783712081 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649783712081 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649783712081 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649783712081 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 5494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649783712091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 5496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649783712091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649783712091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 5500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649783712091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649783712091 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649783712091 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649783712098 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649783712160 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649783713423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101_41kRAM.sdc " "Synopsys Design Constraints File file not found: 'uk101_41kRAM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649783713426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649783713427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649783713433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649783713464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649783713465 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649783713485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713834 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 5485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VideoClk_XVGA_1024x768:pll\|altpll:altpll_component\|VideoClk_XVGA_1024x768_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VideoClk_XVGA_1024x768:pll\|altpll:altpll_component\|VideoClk_XVGA_1024x768_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713834 ""}  } { { "db/videoclk_xvga_1024x768_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/db/videoclk_xvga_1024x768_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[0\] " "Destination node T65:u1\|MCycle\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 530 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[1\] " "Destination node T65:u1\|MCycle\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 530 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[2\] " "Destination node T65:u1\|MCycle\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 530 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[0\] " "Destination node T65:u1\|DL\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[1\] " "Destination node T65:u1\|DL\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[2\] " "Destination node T65:u1\|DL\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[3\] " "Destination node T65:u1\|DL\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[4\] " "Destination node T65:u1\|DL\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[5\] " "Destination node T65:u1\|DL\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[6\] " "Destination node T65:u1\|DL\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1649783713834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649783713834 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClock  " "Automatically promoted node serialClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713835 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713836 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|reset " "Destination node bufferedUART:u5\|reset" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|rxBuffer~15 " "Destination node bufferedUART:u5\|rxBuffer~15" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|txBuffer\[0\]~0 " "Destination node bufferedUART:u5\|txBuffer\[0\]~0" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|rxCurrentByteBuffer\[0\]~1 " "Destination node bufferedUART:u5\|rxCurrentByteBuffer\[0\]~1" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 4733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649783713836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649783713836 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_2~0  " "Automatically promoted node process_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649783713836 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 4334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649783713836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649783714550 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649783714552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649783714553 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649783714556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649783714559 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649783714563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649783714563 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649783714565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649783714778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649783714780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649783714780 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649783715056 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649783715081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649783715912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649783716827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649783716867 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649783721794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649783721794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649783722858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649783727734 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649783727734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649783742242 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649783742242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649783742250 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649783742502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649783742535 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649783743094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649783743096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649783743937 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649783744983 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "77 Cyclone 10 LP " "77 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[3\] 3.3-V LVTTL T10 " "Pin IO_PIN\[3\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[4\] 3.3-V LVTTL R10 " "Pin IO_PIN\[4\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[5\] 3.3-V LVTTL T11 " "Pin IO_PIN\[5\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[6\] 3.3-V LVTTL R11 " "Pin IO_PIN\[6\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[7\] 3.3-V LVTTL T12 " "Pin IO_PIN\[7\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[8\] 3.3-V LVTTL R12 " "Pin IO_PIN\[8\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[9\] 3.3-V LVTTL M9 " "Pin IO_PIN\[9\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[10\] 3.3-V LVTTL N9 " "Pin IO_PIN\[10\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[10\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[11\] 3.3-V LVTTL P9 " "Pin IO_PIN\[11\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[12\] 3.3-V LVTTL M10 " "Pin IO_PIN\[12\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[13\] 3.3-V LVTTL N11 " "Pin IO_PIN\[13\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[14\] 3.3-V LVTTL P11 " "Pin IO_PIN\[14\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[15\] 3.3-V LVTTL T13 " "Pin IO_PIN\[15\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[16\] 3.3-V LVTTL R13 " "Pin IO_PIN\[16\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[17\] 3.3-V LVTTL T14 " "Pin IO_PIN\[17\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[17\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[18\] 3.3-V LVTTL T15 " "Pin IO_PIN\[18\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[18\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[19\] 3.3-V LVTTL M11 " "Pin IO_PIN\[19\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[19\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[20\] 3.3-V LVTTL N12 " "Pin IO_PIN\[20\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[20\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[21\] 3.3-V LVTTL N13 " "Pin IO_PIN\[21\] uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[21\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[22\] 3.3-V LVTTL R14 " "Pin IO_PIN\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[22\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[23\] 3.3-V LVTTL P14 " "Pin IO_PIN\[23\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[23\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[24\] 3.3-V LVTTL N14 " "Pin IO_PIN\[24\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[24\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[25\] 3.3-V LVTTL R16 " "Pin IO_PIN\[25\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[25\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[26\] 3.3-V LVTTL P16 " "Pin IO_PIN\[26\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[26\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[27\] 3.3-V LVTTL N15 " "Pin IO_PIN\[27\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[27\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[28\] 3.3-V LVTTL N16 " "Pin IO_PIN\[28\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[28\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[29\] 3.3-V LVTTL M15 " "Pin IO_PIN\[29\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[29\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[30\] 3.3-V LVTTL M16 " "Pin IO_PIN\[30\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[30\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[31\] 3.3-V LVTTL L15 " "Pin IO_PIN\[31\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[31\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[32\] 3.3-V LVTTL L16 " "Pin IO_PIN\[32\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[32\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[33\] 3.3-V LVTTL M12 " "Pin IO_PIN\[33\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[33\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[34\] 3.3-V LVTTL P15 " "Pin IO_PIN\[34\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[34\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[35\] 3.3-V LVTTL L13 " "Pin IO_PIN\[35\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[35\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[36\] 3.3-V LVTTL L14 " "Pin IO_PIN\[36\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[36] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[36\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[37\] 3.3-V LVTTL K15 " "Pin IO_PIN\[37\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[37] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[37\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[38\] 3.3-V LVTTL K16 " "Pin IO_PIN\[38\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[38] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[38\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[39\] 3.3-V LVTTL J12 " "Pin IO_PIN\[39\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[39] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[39\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[40\] 3.3-V LVTTL K12 " "Pin IO_PIN\[40\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[40] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[40\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[41\] 3.3-V LVTTL J13 " "Pin IO_PIN\[41\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[41] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[41\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[42\] 3.3-V LVTTL J14 " "Pin IO_PIN\[42\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[42] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[42\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[43\] 3.3-V LVTTL J11 " "Pin IO_PIN\[43\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[43] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[43\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[44\] 3.3-V LVTTL K11 " "Pin IO_PIN\[44\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[44] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[44\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[45\] 3.3-V LVTTL F11 " "Pin IO_PIN\[45\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[45] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[45\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[46\] 3.3-V LVTTL G11 " "Pin IO_PIN\[46\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[46] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[46\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[47\] 3.3-V LVTTL F14 " "Pin IO_PIN\[47\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[47] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[47\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[48\] 3.3-V LVTTL F13 " "Pin IO_PIN\[48\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[48] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[48\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[0\] 3.3-V LVTTL K5 " "Pin sdRamData\[0\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[1\] 3.3-V LVTTL L3 " "Pin sdRamData\[1\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[2\] 3.3-V LVTTL L4 " "Pin sdRamData\[2\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[3\] 3.3-V LVTTL K6 " "Pin sdRamData\[3\] uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[4\] 3.3-V LVTTL N3 " "Pin sdRamData\[4\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[5\] 3.3-V LVTTL M6 " "Pin sdRamData\[5\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[6\] 3.3-V LVTTL P3 " "Pin sdRamData\[6\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[7\] 3.3-V LVTTL N5 " "Pin sdRamData\[7\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[8\] 3.3-V LVTTL N2 " "Pin sdRamData\[8\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[9\] 3.3-V LVTTL N1 " "Pin sdRamData\[9\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[10\] 3.3-V LVTTL L1 " "Pin sdRamData\[10\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[10\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[11\] 3.3-V LVTTL L2 " "Pin sdRamData\[11\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[12\] 3.3-V LVTTL K1 " "Pin sdRamData\[12\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[13\] 3.3-V LVTTL K2 " "Pin sdRamData\[13\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[14\] 3.3-V LVTTL J1 " "Pin sdRamData\[14\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[15\] 3.3-V LVTTL J2 " "Pin sdRamData\[15\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdMISO 3.3-V LVTTL C15 " "Pin sdMISO uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdMISO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdMISO" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[0\] 3.3-V LVTTL D4 " "Pin sramData\[0\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[1\] 3.3-V LVTTL C6 " "Pin sramData\[1\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[2\] 3.3-V LVTTL B5 " "Pin sramData\[2\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[3\] 3.3-V LVTTL B6 " "Pin sramData\[3\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[4\] 3.3-V LVTTL A5 " "Pin sramData\[4\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[5\] 3.3-V LVTTL D6 " "Pin sramData\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[6\] 3.3-V LVTTL E6 " "Pin sramData\[6\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[7\] 3.3-V LVTTL A2 " "Pin sramData\[7\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_reset 3.3-V LVTTL J6 " "Pin n_reset uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { n_reset } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpgaCts 3.3-V LVTTL D11 " "Pin fpgaCts uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpgaCts } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpgaCts" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpgaRx 3.3-V LVTTL D12 " "Pin fpgaRx uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpgaRx } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpgaRx" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Data 3.3-V LVTTL G2 " "Pin ps2Data uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ps2Data } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Clk 3.3-V LVTTL G1 " "Pin ps2Clk uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ps2Clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/uk101_41kRAM.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649783745515 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1649783745515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/output_files/uk101_41kRAM.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_Cyclone10/UK101_41K/output_files/uk101_41kRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649783745771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5508 " "Peak virtual memory: 5508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649783747042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 13:15:47 2022 " "Processing ended: Tue Apr 12 13:15:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649783747042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649783747042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649783747042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649783747042 ""}
