module top_module (
    input clk,
    input enable,
    input S,
    input A, B, C,
    output Z ); 
    
    reg [0:7] Q = 8'h0;
    
    always @(posedge clk)
        begin
            if (enable)
            begin
                Q <= {S, Q[0:6]};
				/*
                for (int i = 0; i < 7; i = i+1)
                    Q[i+1] <= Q[i];
                Q[0] <= S; */
            end
            
            
            
            
        end
	
    assign Z = Q[{A, B, C}];

endmodule
