{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698030572371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698030572372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 00:09:32 2023 " "Processing started: Mon Oct 23 00:09:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698030572372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698030572372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fibonacci_project -c fibonacci_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fibonacci_project -c fibonacci_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698030572372 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698030572587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_6_1200mv_85c_slow.vo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_6_1200mv_85c_slow.vo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572592 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698030572605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_6_1200mv_0c_slow.vo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_6_1200mv_0c_slow.vo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572610 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698030572621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_min_1200mv_0c_fast.vo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_min_1200mv_0c_fast.vo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572625 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698030572638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top.vo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top.vo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_6_1200mv_85c_v_slow.sdo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_6_1200mv_85c_v_slow.sdo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_6_1200mv_0c_v_slow.sdo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_6_1200mv_0c_v_slow.sdo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_min_1200mv_0c_v_fast.sdo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_min_1200mv_0c_v_fast.sdo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fibonacci_top_v.sdo D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/ simulation " "Generated file fibonacci_top_v.sdo in folder \"D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698030572701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698030572747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 00:09:32 2023 " "Processing ended: Mon Oct 23 00:09:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698030572747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698030572747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698030572747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698030572747 ""}
