// Seed: 739219404
module module_0 (
    input supply1 id_0
    , id_2
);
  wire id_3;
  always @(posedge 1'd0) $signed(97);
  ;
  assign module_1.id_7 = 0;
  parameter id_4 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    inout tri id_6,
    output logic id_7
);
  assign id_6 = id_2;
  always @(*) id_7 = id_1;
  module_0 modCall_1 (id_2);
  logic [-1 : 1] id_9 = -1;
  parameter id_10 = -1;
endmodule
