[INF:CM0023] Creating log file ../../build/tests/HierPathSelect/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/HierPathSelect/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/HierPathSelect/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<69> s<68> l<1:1>
n<> u<1> t<Module_keyword> p<6> s<2> l<1:1> el<1:7>
n<dut2> u<2> t<StringConst> p<6> s<3> l<1:8> el<1:12>
n<> u<3> t<Parameter_port_list> p<6> s<5> l<1:13> el<1:16>
n<> u<4> t<Port> p<5> l<1:18> el<1:18>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:17> el<1:19>
n<> u<6> t<Module_nonansi_header> p<66> c<1> s<36> l<1:1> el<1:20>
n<> u<7> t<Struct_keyword> p<8> l<3:9> el<3:15>
n<> u<8> t<Struct_union> p<27> c<7> s<9> l<3:9> el<3:15>
n<> u<9> t<Packed_keyword> p<27> s<26> l<3:16> el<3:22>
n<> u<10> t<IntVec_TypeLogic> p<21> s<20> l<4:3> el<4:8>
n<5> u<11> t<IntConst> p<12> l<4:10> el<4:11>
n<> u<12> t<Primary_literal> p<13> c<11> l<4:10> el<4:11>
n<> u<13> t<Constant_primary> p<14> c<12> l<4:10> el<4:11>
n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<4:10> el<4:11>
n<0> u<15> t<IntConst> p<16> l<4:12> el<4:13>
n<> u<16> t<Primary_literal> p<17> c<15> l<4:12> el<4:13>
n<> u<17> t<Constant_primary> p<18> c<16> l<4:12> el<4:13>
n<> u<18> t<Constant_expression> p<19> c<17> l<4:12> el<4:13>
n<> u<19> t<Constant_range> p<20> c<14> l<4:10> el<4:13>
n<> u<20> t<Packed_dimension> p<21> c<19> l<4:9> el<4:14>
n<> u<21> t<Data_type> p<22> c<10> l<4:3> el<4:14>
n<> u<22> t<Data_type_or_void> p<26> c<21> s<25> l<4:3> el<4:14>
n<q> u<23> t<StringConst> p<24> l<4:15> el<4:16>
n<> u<24> t<Variable_decl_assignment> p<25> c<23> l<4:15> el<4:16>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<4:15> el<4:16>
n<> u<26> t<Struct_union_member> p<27> c<22> l<4:3> el<4:17>
n<> u<27> t<Data_type> p<29> c<8> s<28> l<3:9> el<5:2>
n<struct_typedef> u<28> t<StringConst> p<29> l<5:3> el<5:17>
n<> u<29> t<Type_declaration> p<30> c<27> l<3:1> el<5:18>
n<> u<30> t<Data_declaration> p<31> c<29> l<3:1> el<5:18>
n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<3:1> el<5:18>
n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<3:1> el<5:18>
n<> u<33> t<Module_common_item> p<34> c<32> l<3:1> el<5:18>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<3:1> el<5:18>
n<> u<35> t<Non_port_module_item> p<36> c<34> l<3:1> el<5:18>
n<> u<36> t<Module_item> p<66> c<35> s<44> l<3:1> el<5:18>
n<struct_typedef> u<37> t<StringConst> p<38> l<6:1> el<6:15>
n<> u<38> t<Interface_identifier> p<42> c<37> s<41> l<6:1> el<6:15>
n<read_buf> u<39> t<StringConst> p<40> l<6:16> el<6:24>
n<> u<40> t<Interface_identifier> p<41> c<39> l<6:16> el<6:24>
n<> u<41> t<List_of_interface_identifiers> p<42> c<40> l<6:16> el<6:24>
n<> u<42> t<Interface_port_declaration> p<43> c<38> l<6:1> el<6:24>
n<> u<43> t<Port_declaration> p<44> c<42> l<6:1> el<6:24>
n<> u<44> t<Module_item> p<66> c<43> s<65> l<6:1> el<6:25>
n<read_buf> u<45> t<StringConst> p<46> l<8:8> el<8:16>
n<> u<46> t<Ps_or_hierarchical_identifier> p<54> c<45> s<53> l<8:8> el<8:16>
n<q> u<47> t<StringConst> p<53> s<52> l<8:17> el<8:18>
n<1> u<48> t<IntConst> p<49> l<8:19> el<8:20>
n<> u<49> t<Primary_literal> p<50> c<48> l<8:19> el<8:20>
n<> u<50> t<Constant_primary> p<51> c<49> l<8:19> el<8:20>
n<> u<51> t<Constant_expression> p<52> c<50> l<8:19> el<8:20>
n<> u<52> t<Constant_bit_select> p<53> c<51> l<8:18> el<8:21>
n<> u<53> t<Constant_select> p<54> c<47> l<8:16> el<8:21>
n<> u<54> t<Net_lvalue> p<59> c<46> s<58> l<8:8> el<8:21>
n<> u<55> t<Number_1Tickb1> p<56> l<8:24> el<8:28>
n<> u<56> t<Primary_literal> p<57> c<55> l<8:24> el<8:28>
n<> u<57> t<Primary> p<58> c<56> l<8:24> el<8:28>
n<> u<58> t<Expression> p<59> c<57> l<8:24> el<8:28>
n<> u<59> t<Net_assignment> p<60> c<54> l<8:8> el<8:28>
n<> u<60> t<List_of_net_assignments> p<61> c<59> l<8:8> el<8:28>
n<> u<61> t<Continuous_assign> p<62> c<60> l<8:1> el<8:29>
n<> u<62> t<Module_common_item> p<63> c<61> l<8:1> el<8:29>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<8:1> el<8:29>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<8:1> el<8:29>
n<> u<65> t<Module_item> p<66> c<64> l<8:1> el<8:29>
n<> u<66> t<Module_declaration> p<67> c<6> l<1:1> el<10:10>
n<> u<67> t<Description> p<68> c<66> l<1:1> el<10:10>
n<> u<68> t<Source_text> p<69> c<67> l<1:1> el<10:10>
n<> u<69> t<Top_level_rule> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut2".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/HierPathSelect/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/HierPathSelect/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/HierPathSelect/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@dut2)
|vpiName:work@dut2
|vpiElaborated:1
|uhdmallModules:
\_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
  |vpiDefName:work@dut2
  |vpiFullName:work@dut2
  |vpiContAssign:
  \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
    |vpiRhs:
    \_constant: , line:8:24, endln:8:28
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_hier_path: (read_buf.q[1]), line:8:8, endln:8:16
      |vpiName:read_buf.q[1]
      |vpiActual:
      \_ref_obj: (read_buf)
        |vpiName:read_buf
      |vpiActual:
      \_bit_select: (q[1]), line:8:17, endln:8:18
        |vpiName:q[1]
        |vpiIndex:
        \_constant: , line:8:19, endln:8:20
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
  |vpiNet:
  \_logic_net: (work@dut2.read_buf), line:6:16, parent:work@dut2
    |vpiName:read_buf
    |vpiFullName:work@dut2.read_buf
  |vpiTypedef:
  \_struct_typespec: (struct_typedef), line:3:9, endln:3:15
    |vpiPacked:1
    |vpiName:struct_typedef
    |vpiTypespecMember:
    \_typespec_member: (q), line:4:15, endln:4:16
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:8
        |vpiRange:
        \_range: , line:4:10, endln:4:13, parent:struct_typedef
          |vpiLeftRange:
          \_constant: , line:4:10, endln:4:11
            |vpiConstType:9
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
          |vpiRightRange:
          \_constant: , line:4:12, endln:4:13
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
|uhdmtopModules:
\_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
  |vpiDefName:work@dut2
  |vpiName:work@dut2
  |vpiContAssign:
  \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
    |vpiRhs:
    \_constant: , line:8:24, endln:8:28
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_hier_path: (read_buf.q[1]), line:8:8, endln:8:16
      |vpiName:read_buf.q[1]
      |vpiActual:
      \_ref_obj: (read_buf), parent:read_buf.q[1]
        |vpiName:read_buf
        |vpiActual:
        \_struct_net: (work@dut2.read_buf), line:6:16, endln:6:24, parent:work@dut2
          |vpiName:read_buf
          |vpiFullName:work@dut2.read_buf
          |vpiTypespec:
          \_struct_typespec: (struct_typedef), line:3:9, endln:3:15
            |vpiPacked:1
            |vpiName:struct_typedef
            |vpiTypespecMember:
            \_typespec_member: (q), line:4:15, endln:4:16
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:4:3, endln:4:8
                |vpiRange:
                \_range: , line:4:10, endln:4:13, parent:struct_typedef
                  |vpiLeftRange:
                  \_constant: , line:4:10, endln:4:11
                    |vpiConstType:9
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                  |vpiRightRange:
                  \_constant: , line:4:12, endln:4:13
                    |vpiConstType:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
      |vpiActual:
      \_bit_select: (q[1]), line:8:17, endln:8:18, parent:read_buf.q[1]
        |vpiName:q[1]
        |vpiIndex:
        \_constant: , line:8:19, endln:8:20
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
  |vpiNet:
  \_struct_net: (work@dut2.read_buf), line:6:16, endln:6:24, parent:work@dut2
  |vpiTypedef:
  \_struct_typespec: (struct_typedef), line:3:9, endln:3:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

