#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Feb 21 00:17:51 2014
# Process ID: 11696
# Log file: C:/Users/nikc/Desktop/jenkins/project_step_high/workspace/vivado.log
# Journal file: C:/Users/nikc/Desktop/jenkins/project_step_high/workspace\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source {C:\Users\nikc\Desktop\jenkins\project_step_high\run.tcl}
# lappend ::auto_path [ file normalize C:/Users/nikc/tcl/XilinxTclStore/tclapp/ ]
# package require ::tclapp::xilinx::junit
# namespace import ::tclapp::xilinx::junit::*
# file delete [ glob ./* ]
# set_report ./report.xml
# add_files [ glob ../../src/* ]
# update_compile_order
# run_step {synth_design -top ff_replicator -part xc7vx485tffg1157-1}
Command: synth_design -top ff_replicator -part xc7vx485tffg1157-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 234.629 ; gain = 88.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ff_replicator' [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter STAGES bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ff_ce_sync_rst' [C:/Users/nikc/Desktop/jenkins/src/ff_ce_sync_rst.v:1]
	Parameter INIT_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ff_ce_sync_rst' (1#1) [C:/Users/nikc/Desktop/jenkins/src/ff_ce_sync_rst.v:1]
INFO: [Synth 8-256] done synthesizing module 'ff_replicator' (2#1) [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 268.855 ; gain = 122.504
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1157/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
Finished Parsing XDC File [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/nikc/Desktop/jenkins/project_step_high/workspace/.Xil/ff_replicator_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/Users/nikc/Desktop/jenkins/project_step_high/workspace/.Xil/ff_replicator_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 617.234 ; gain = 470.883
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 617.234 ; gain = 470.883
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 669.012 ; gain = 522.660
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 100   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ff_replicator 
Detailed RTL Component Info : 
Module ff_ce_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 679.781 ; gain = 533.430
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 680.301 ; gain = 533.949
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 680.301 ; gain = 533.949
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 680.301 ; gain = 533.949
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 689.793 ; gain = 543.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 689.793 ; gain = 543.441
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 689.793 ; gain = 543.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 689.793 ; gain = 543.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |   100|
|3     |IBUF |    13|
|4     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------+------+
|      |Instance                         |Module            |Cells |
+------+---------------------------------+------------------+------+
|1     |top                              |                  |   124|
|2     |  \ff_stage[7].ff_channel[6].ff  |ff_ce_sync_rst    |     1|
|3     |  \ff_stage[5].ff_channel[9].ff  |ff_ce_sync_rst_0  |     1|
|4     |  \ff_stage[6].ff_channel[6].ff  |ff_ce_sync_rst_1  |     1|
|5     |  \ff_stage[4].ff_channel[9].ff  |ff_ce_sync_rst_2  |     1|
|6     |  \ff_stage[5].ff_channel[6].ff  |ff_ce_sync_rst_3  |     1|
|7     |  \ff_stage[6].ff_channel[3].ff  |ff_ce_sync_rst_4  |     1|
|8     |  \ff_stage[4].ff_channel[6].ff  |ff_ce_sync_rst_5  |     1|
|9     |  \ff_stage[5].ff_channel[3].ff  |ff_ce_sync_rst_6  |     1|
|10    |  \ff_stage[3].ff_channel[6].ff  |ff_ce_sync_rst_7  |     1|
|11    |  \ff_stage[4].ff_channel[3].ff  |ff_ce_sync_rst_8  |     1|
|12    |  \ff_stage[5].ff_channel[0].ff  |ff_ce_sync_rst_9  |     1|
|13    |  \ff_stage[3].ff_channel[3].ff  |ff_ce_sync_rst_10 |     1|
|14    |  \ff_stage[4].ff_channel[0].ff  |ff_ce_sync_rst_11 |     1|
|15    |  \ff_stage[2].ff_channel[3].ff  |ff_ce_sync_rst_12 |     1|
|16    |  \ff_stage[9].ff_channel[1].ff  |ff_ce_sync_rst_13 |     1|
|17    |  \ff_stage[3].ff_channel[0].ff  |ff_ce_sync_rst_14 |     1|
|18    |  \ff_stage[2].ff_channel[0].ff  |ff_ce_sync_rst_15 |     1|
|19    |  \ff_stage[1].ff_channel[0].ff  |ff_ce_sync_rst_16 |     1|
|20    |  \ff_stage[5].ff_channel[7].ff  |ff_ce_sync_rst_17 |     1|
|21    |  \ff_stage[4].ff_channel[7].ff  |ff_ce_sync_rst_18 |     1|
|22    |  \ff_stage[3].ff_channel[7].ff  |ff_ce_sync_rst_19 |     1|
|23    |  \ff_stage[4].ff_channel[4].ff  |ff_ce_sync_rst_20 |     1|
|24    |  \ff_stage[2].ff_channel[7].ff  |ff_ce_sync_rst_21 |     1|
|25    |  \ff_stage[9].ff_channel[5].ff  |ff_ce_sync_rst_22 |     1|
|26    |  \ff_stage[3].ff_channel[4].ff  |ff_ce_sync_rst_23 |     1|
|27    |  \ff_stage[1].ff_channel[7].ff  |ff_ce_sync_rst_24 |     1|
|28    |  \ff_stage[2].ff_channel[4].ff  |ff_ce_sync_rst_25 |     1|
|29    |  \ff_stage[9].ff_channel[2].ff  |ff_ce_sync_rst_26 |     1|
|30    |  \ff_stage[3].ff_channel[1].ff  |ff_ce_sync_rst_27 |     1|
|31    |  \ff_stage[1].ff_channel[4].ff  |ff_ce_sync_rst_28 |     1|
|32    |  \ff_stage[2].ff_channel[1].ff  |ff_ce_sync_rst_29 |     1|
|33    |  \ff_stage[8].ff_channel[2].ff  |ff_ce_sync_rst_30 |     1|
|34    |  \ff_stage[0].ff_channel[4].ff  |ff_ce_sync_rst_31 |     1|
|35    |  \ff_stage[1].ff_channel[1].ff  |ff_ce_sync_rst_32 |     1|
|36    |  \ff_stage[0].ff_channel[1].ff  |ff_ce_sync_rst_33 |     1|
|37    |  \ff_stage[4].ff_channel[8].ff  |ff_ce_sync_rst_34 |     1|
|38    |  \ff_stage[9].ff_channel[9].ff  |ff_ce_sync_rst_35 |     1|
|39    |  \ff_stage[3].ff_channel[8].ff  |ff_ce_sync_rst_36 |     1|
|40    |  \ff_stage[2].ff_channel[8].ff  |ff_ce_sync_rst_37 |     1|
|41    |  \ff_stage[9].ff_channel[6].ff  |ff_ce_sync_rst_38 |     1|
|42    |  \ff_stage[3].ff_channel[5].ff  |ff_ce_sync_rst_39 |     1|
|43    |  \ff_stage[1].ff_channel[8].ff  |ff_ce_sync_rst_40 |     1|
|44    |  \ff_stage[8].ff_channel[6].ff  |ff_ce_sync_rst_41 |     1|
|45    |  \ff_stage[2].ff_channel[5].ff  |ff_ce_sync_rst_42 |     1|
|46    |  \ff_stage[9].ff_channel[3].ff  |ff_ce_sync_rst_43 |     1|
|47    |  \ff_stage[0].ff_channel[8].ff  |ff_ce_sync_rst_44 |     1|
|48    |  \ff_stage[1].ff_channel[5].ff  |ff_ce_sync_rst_45 |     1|
|49    |  \ff_stage[8].ff_channel[3].ff  |ff_ce_sync_rst_46 |     1|
|50    |  \ff_stage[2].ff_channel[2].ff  |ff_ce_sync_rst_47 |     1|
|51    |  \ff_stage[0].ff_channel[5].ff  |ff_ce_sync_rst_48 |     1|
|52    |  \ff_stage[9].ff_channel[0].ff  |ff_ce_sync_rst_49 |     1|
|53    |  \ff_stage[7].ff_channel[3].ff  |ff_ce_sync_rst_50 |     1|
|54    |  \ff_stage[1].ff_channel[2].ff  |ff_ce_sync_rst_51 |     1|
|55    |  \ff_stage[8].ff_channel[0].ff  |ff_ce_sync_rst_52 |     1|
|56    |  \ff_stage[0].ff_channel[2].ff  |ff_ce_sync_rst_53 |     1|
|57    |  \ff_stage[7].ff_channel[0].ff  |ff_ce_sync_rst_54 |     1|
|58    |  \ff_stage[6].ff_channel[0].ff  |ff_ce_sync_rst_55 |     1|
|59    |  \ff_stage[3].ff_channel[9].ff  |ff_ce_sync_rst_56 |     1|
|60    |  \ff_stage[2].ff_channel[9].ff  |ff_ce_sync_rst_57 |     1|
|61    |  \ff_stage[9].ff_channel[7].ff  |ff_ce_sync_rst_58 |     1|
|62    |  \ff_stage[1].ff_channel[9].ff  |ff_ce_sync_rst_59 |     1|
|63    |  \ff_stage[8].ff_channel[7].ff  |ff_ce_sync_rst_60 |     1|
|64    |  \ff_stage[2].ff_channel[6].ff  |ff_ce_sync_rst_61 |     1|
|65    |  \ff_stage[9].ff_channel[4].ff  |ff_ce_sync_rst_62 |     1|
|66    |  \ff_stage[0].ff_channel[9].ff  |ff_ce_sync_rst_63 |     1|
|67    |  \ff_stage[7].ff_channel[7].ff  |ff_ce_sync_rst_64 |     1|
|68    |  \ff_stage[1].ff_channel[6].ff  |ff_ce_sync_rst_65 |     1|
|69    |  \ff_stage[8].ff_channel[4].ff  |ff_ce_sync_rst_66 |     1|
|70    |  \ff_stage[6].ff_channel[7].ff  |ff_ce_sync_rst_67 |     1|
|71    |  \ff_stage[0].ff_channel[6].ff  |ff_ce_sync_rst_68 |     1|
|72    |  \ff_stage[7].ff_channel[4].ff  |ff_ce_sync_rst_69 |     1|
|73    |  \ff_stage[1].ff_channel[3].ff  |ff_ce_sync_rst_70 |     1|
|74    |  \ff_stage[8].ff_channel[1].ff  |ff_ce_sync_rst_71 |     1|
|75    |  \ff_stage[6].ff_channel[4].ff  |ff_ce_sync_rst_72 |     1|
|76    |  \ff_stage[0].ff_channel[3].ff  |ff_ce_sync_rst_73 |     1|
|77    |  \ff_stage[7].ff_channel[1].ff  |ff_ce_sync_rst_74 |     1|
|78    |  \ff_stage[5].ff_channel[4].ff  |ff_ce_sync_rst_75 |     1|
|79    |  \ff_stage[6].ff_channel[1].ff  |ff_ce_sync_rst_76 |     1|
|80    |  \ff_stage[0].ff_channel[0].ff  |ff_ce_sync_rst_77 |     1|
|81    |  \ff_stage[5].ff_channel[1].ff  |ff_ce_sync_rst_78 |     1|
|82    |  \ff_stage[4].ff_channel[1].ff  |ff_ce_sync_rst_79 |     1|
|83    |  \ff_stage[9].ff_channel[8].ff  |ff_ce_sync_rst_80 |     1|
|84    |  \ff_stage[8].ff_channel[8].ff  |ff_ce_sync_rst_81 |     1|
|85    |  \ff_stage[7].ff_channel[8].ff  |ff_ce_sync_rst_82 |     1|
|86    |  \ff_stage[8].ff_channel[5].ff  |ff_ce_sync_rst_83 |     1|
|87    |  \ff_stage[6].ff_channel[8].ff  |ff_ce_sync_rst_84 |     1|
|88    |  \ff_stage[0].ff_channel[7].ff  |ff_ce_sync_rst_85 |     1|
|89    |  \ff_stage[7].ff_channel[5].ff  |ff_ce_sync_rst_86 |     1|
|90    |  \ff_stage[5].ff_channel[8].ff  |ff_ce_sync_rst_87 |     1|
|91    |  \ff_stage[6].ff_channel[5].ff  |ff_ce_sync_rst_88 |     1|
|92    |  \ff_stage[7].ff_channel[2].ff  |ff_ce_sync_rst_89 |     1|
|93    |  \ff_stage[5].ff_channel[5].ff  |ff_ce_sync_rst_90 |     1|
|94    |  \ff_stage[6].ff_channel[2].ff  |ff_ce_sync_rst_91 |     1|
|95    |  \ff_stage[4].ff_channel[5].ff  |ff_ce_sync_rst_92 |     1|
|96    |  \ff_stage[5].ff_channel[2].ff  |ff_ce_sync_rst_93 |     1|
|97    |  \ff_stage[4].ff_channel[2].ff  |ff_ce_sync_rst_94 |     1|
|98    |  \ff_stage[3].ff_channel[2].ff  |ff_ce_sync_rst_95 |     1|
|99    |  \ff_stage[8].ff_channel[9].ff  |ff_ce_sync_rst_96 |     1|
|100   |  \ff_stage[7].ff_channel[9].ff  |ff_ce_sync_rst_97 |     1|
|101   |  \ff_stage[6].ff_channel[9].ff  |ff_ce_sync_rst_98 |     1|
+------+---------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 689.793 ; gain = 543.441
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 689.793 ; gain = 543.441
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance clk_IBUF_inst can not be placed in INBUF_DCIEN of site IOB_X0Y78 because the bel is occupied by ce_IBUF_inst. This could be caused by bel constraint conflict [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc:24]
Finished Parsing XDC File [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1210.523 ; gain = 1025.203
INFO: [Drc 23-27] Running DRC with 2 threads
# write_checkpoint synthesis.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1325.047 ; gain = 0.000
# validate_timing "Post synth_design"
# validate_logic "Post synth_design"
INFO: [Drc 23-27] Running DRC with 2 threads
# run_step {opt_design}
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1325.047 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 279ed319b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1325.047 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 279ed319b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1325.047 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 279ed319b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1325.047 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 279ed319b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1325.047 ; gain = 0.000
Implement Debug Cores | Checksum: 279ed319b
Logic Optimization | Checksum: 279ed319b

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 279ed319b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Drc 23-27] Running DRC with 2 threads
# write_checkpoint opt_design.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1338.547 ; gain = 0.000
# validate_timing "Post opt_design"
# validate_logic "Post opt_design"
INFO: [Drc 23-27] Running DRC with 2 threads
# run_step {place_design}
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 136db8ad4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 136db8ad4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 136db8ad4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1df08bdf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1df08bdf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1df08bdf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 160d1579d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 20099bf59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 18b63f6c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 18b63f6c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 18b63f6c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 18b63f6c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 18b63f6c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18b63f6c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 1e609a40a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 2 Global Placement | Checksum: 218ffb382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218ffb382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 227d4b2d9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24338ffc9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 198d5659e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1f68b71af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f68b71af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f68b71af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1f68b71af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 21a1d4976

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 21a1d4976

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 21a1d4976

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 21a1d4976

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=4.347  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24c40ebf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
Ending Placer Task | Checksum: 1ae306f93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.547 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
# write_checkpoint place_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1345.707 ; gain = 0.000
# validate_timing "Post place_design"
# validate_logic "Post place_design"
INFO: [Drc 23-27] Running DRC with 2 threads
# run_step {phys_opt_design}
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Drc 23-27] Running DRC with 2 threads
# write_checkpoint phys_opt_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1350.660 ; gain = 0.000
# validate_timing "Post phys_opt_design"
# validate_logic "Post phys_opt_design"
INFO: [Drc 23-27] Running DRC with 2 threads
# run_step {route_design}
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
