# UARTDesign
This is an UART designed in SystemVerilog.
