module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_6;
  logic id_7;
  always @(posedge id_4 or id_4[id_5]) begin
    if (id_6) begin
    end else begin
    end
  end
endmodule
