#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 28 12:01:18 2016
# Process ID: 19045
# Current directory: /home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.runs/synth_1
# Command line: vivado -log Counter_Wrapper.vds -mode batch -messageDb vivado.pb -notrace -source Counter_Wrapper.tcl
# Log file: /home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.runs/synth_1/Counter_Wrapper.vds
# Journal file: /home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Counter_Wrapper.tcl -notrace
Command: synth_design -top Counter_Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19049 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.117 ; gain = 128.137 ; free physical = 1431 ; free virtual = 22924
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter_Wrapper' [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd:41]
INFO: [Synth 8-3491] module 'Binary_to_BCD' declared at '/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd:23' bound to instance 'BCD_Converter' of component 'Binary_to_BCD' [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Binary_to_BCD' [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Binary_to_BCD' (1#1) [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd:33]
INFO: [Synth 8-3491] module 'Bin2Hex' declared at '/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd:12' bound to instance 'SSEG_Output' of component 'Bin2Hex' [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Bin2Hex' [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd:23]
INFO: [Synth 8-226] default block is never used [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd:77]
WARNING: [Synth 8-614] signal 'cen' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd:74]
WARNING: [Synth 8-614] signal 'bin_in' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Bin2Hex' (2#1) [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Counter_Wrapper' (3#1) [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd:41]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[11]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[10]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[9]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[8]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[7]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[6]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[5]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[4]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[3]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[2]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[1]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.555 ; gain = 168.574 ; free physical = 1390 ; free virtual = 22882
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.555 ; gain = 168.574 ; free physical = 1390 ; free virtual = 22882
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/Bin2Hex_Const.xdc]
Finished Parsing XDC File [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/Bin2Hex_Const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/Bin2Hex_Const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Counter_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Counter_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.812 ; gain = 0.000 ; free physical = 940 ; free virtual = 22433
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 790 ; free virtual = 22316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 790 ; free virtual = 22316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 790 ; free virtual = 22316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'SSEG_AN_tmp_reg' in module 'Bin2Hex'
INFO: [Synth 8-5545] ROM "binary_counter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                            00001 |                             1111
                  iSTATE |                            00010 |                             1110
                 iSTATE0 |                            00100 |                             1101
                 iSTATE3 |                            01000 |                             1011
*
                 iSTATE2 |                            10000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SSEG_AN_tmp_reg' using encoding 'one-hot' in module 'Bin2Hex'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 809 ; free virtual = 22323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module Bin2Hex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 808 ; free virtual = 22322
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "SSEG_Output/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "binary_counter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Counter_Wrapper has port hex_out[0] driven by constant 1
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[11]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[10]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[9]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[8]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[7]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[6]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[5]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[4]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[3]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[2]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[1]
WARNING: [Synth 8-3331] design Counter_Wrapper has unconnected port binary_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 808 ; free virtual = 22322
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 808 ; free virtual = 22322

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 808 ; free virtual = 22322
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 808 ; free virtual = 22322

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 840 ; free virtual = 22346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 839 ; free virtual = 22346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 840 ; free virtual = 22346
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 840 ; free virtual = 22346

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 840 ; free virtual = 22346
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    60|
|4     |LUT2   |     4|
|5     |LUT3   |     3|
|6     |LUT4   |    32|
|7     |LUT5   |    20|
|8     |LUT6   |    11|
|9     |FDRE   |    95|
|10    |FDSE   |     4|
|11    |IBUF   |     1|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   259|
|2     |  BCD_Converter |Binary_to_BCD |    70|
|3     |  SSEG_Output   |Bin2Hex       |    75|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.812 ; gain = 459.832 ; free physical = 834 ; free virtual = 22340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1351.812 ; gain = 81.434 ; free physical = 834 ; free virtual = 22340
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.820 ; gain = 459.840 ; free physical = 834 ; free virtual = 22340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.820 ; gain = 385.285 ; free physical = 815 ; free virtual = 22322
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1383.828 ; gain = 0.000 ; free physical = 813 ; free virtual = 22320
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 12:01:47 2016...
