RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************
All DPS connected
Before burn the die id info, checking the efuse data 

*********************read_efuse*********************
Efuse Address (hex) : c | dec: 12
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001100
DR_data Sending : 001100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0


*********************read_efuse*********************
Efuse Address (hex) : d | dec: 13
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001101
DR_data Sending : 101100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0


*********************read_efuse*********************
Efuse Address (hex) : e | dec: 14
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001110
DR_data Sending : 011100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

~~~~~Register's are empty, Efuse write die info Execution is started~~~~~

Write info -->lot id : PEQ0K00C00  | X : 10 | Y : 7 | waf_no : 6 | owner : T

C -> C0 |  0 -> 30 |  K -> 4B |  0 -> 30 |  0 -> 30 |  C -> 43 |  0 -> 30 |  0 -> 30 |  || C0K00C00(BAAAAAAA) -> C0304B3030433030

**********************write_efuse********************
Efuse Address (hex) : 12 | dec: 18
Efuse Data          : C0304B3030433030
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow50x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow120x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow130x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000010000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000010000000000000000
DR_data Sending : 000000000000000010000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow160x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 17 | sb_data: 00000000000000100000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000100000000000000000
DR_data Sending : 000000000000000001000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow170x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow220x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow280x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow290x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh40x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh50x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh80x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh90x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh110x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh140x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh200x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh210x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  P -> 50 |  E -> 45 |  Q -> 51 |  || C0000PEQ(BFFFFAAA) -> C000000000504551

**********************write_efuse********************
Efuse Address (hex) : 13 | dec: 19
Efuse Data          : C000000000504551
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow00x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow60x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow80x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000010000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000010000000000
DR_data Sending : 000000000010000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow100x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow140x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow200x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow220x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 0 |  6 -> 6 |  0 -> 0 |  A -> A |  0 -> 0 |  7 -> 7 |  T -> 54 |  || C000060A07T(BFFFDDDDDDA) -> C0000000060A0754

**********************write_efuse********************
Efuse Address (hex) : 14 | dec: 20
Efuse Data          : C0000000060A0754
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow20x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow60x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow80x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow90x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000010000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000010000000000
DR_data Sending : 000000000010000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow100x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000100000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000100000000000000000
DR_data Sending : 000000000000000001000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow170x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000010000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000010000000000000000000
DR_data Sending : 000000000000000000010000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow190x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow250x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000100000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000100000000000000000000000000
DR_data Sending : 000000000000000000000000001000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow260x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

~~~~~die id burn is completed~~~~~

~~~~~Efuse read die info execution is started~~~~~

Read info -->lot id : PEQ0K00C00  | X : 10 | Y : 7 | waf_no : 6 | owner : T

C -> C0 |  0 -> 30 |  K -> 4B |  0 -> 30 |  0 -> 30 |  C -> 43 |  0 -> 30 |  0 -> 30 |  || C0K00C00(BAAAAAAA) -> C0304B3030433030

*********************read_efuse*********************
Efuse Address (hex) : 12 | dec: 18
Efuse Data          : C0304B3030433030
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 30433030 || Actual : 0
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 30433030 || Actual = 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0304B30 || Actual : 0
ERROR>>> bad JTAG Response - Bus miscompare
Expected = C0304B30 || Actual = 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

----Register is empty----
>>>--> Read address : 0x12: 0000000000000000 | 0000000000000000

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  P -> 50 |  E -> 45 |  Q -> 51 |  || C0000PEQ(BFFFFAAA) -> C000000000504551

*********************read_efuse*********************
Efuse Address (hex) : 13 | dec: 19
Efuse Data          : C000000000504551
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 504551 || Actual : 0
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 504551 || Actual = 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : 0
ERROR>>> bad JTAG Response - Bus miscompare
Expected = C0000000 || Actual = 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

----Register is empty----
>>>--> Read address : 0x13: 0000000000000000 | 0000000000000000

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 0 |  6 -> 6 |  0 -> 0 |  A -> A |  0 -> 0 |  7 -> 7 |  T -> 54 |  || C000060A07T(BFFFDDDDDDA) -> C0000000060A0754

*********************read_efuse*********************
Efuse Address (hex) : 14 | dec: 20
Efuse Data          : C0000000060A0754
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 60A0754 || Actual : 0
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 60A0754 || Actual = 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : 0
ERROR>>> bad JTAG Response - Bus miscompare
Expected = C0000000 || Actual = 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

----Register is empty----
>>>--> Read address : 0x14: 0000000000000000 | 0000000000000000

~~~~~die info read execution is completed~~~~~

Written data                       Read data
>>> Lot_id  :  PEQ0K00C00 | 000000000000000--> nomatch
>>> owner   :  T          | 0         --> nomatch
>>> waf_no  :  6          | 0         --> nomatch
>>> xCOORD  :  10         | 0         --> nomatch
>>> yCOORD  :  7          | 0         --> nomatch
Testsuite: Efuse_wr_rd FAILED on site 1
All DPS connected
Before burn the die id info, checking the efuse data 

*********************read_efuse*********************
Efuse Address (hex) : C | dec: 12
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001100
DR_data Sending : 001100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0


*********************read_efuse*********************
Efuse Address (hex) : D | dec: 13
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001101
DR_data Sending : 101100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0


*********************read_efuse*********************
Efuse Address (hex) : E | dec: 14
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001110
DR_data Sending : 011100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

~~~~~Register's are empty, Efuse write die info Execution is started~~~~~

Write info -->lot id : PEQ0K00C00  | X : 10 | Y : 7 | waf_no : 6 | owner : T

C -> C0 |  0 -> 30 |  K -> 4B |  0 -> 30 |  0 -> 30 |  C -> 43 |  0 -> 30 |  0 -> 30 |  || C0K00C00(BAAAAAAA) -> C0304B3030433030

**********************write_efuse********************
Efuse Address (hex) : 12 | dec: 18
Efuse Data          : C0304B3030433030
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow50x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow120x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow130x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000010000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000010000000000000000
DR_data Sending : 000000000000000010000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow160x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 17 | sb_data: 00000000000000100000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000100000000000000000
DR_data Sending : 000000000000000001000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow170x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow220x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow280x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow290x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh40x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh50x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh80x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh90x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh110x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh140x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh200x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh210x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  P -> 50 |  E -> 45 |  Q -> 51 |  || C0000PEQ(BFFFFAAA) -> C000000000504551

**********************write_efuse********************
Efuse Address (hex) : 13 | dec: 19
Efuse Data          : C000000000504551
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow00x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow60x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow80x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000010000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000010000000000
DR_data Sending : 000000000010000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow100x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow140x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow200x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow220x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 0 |  6 -> 6 |  0 -> 0 |  A -> A |  0 -> 0 |  7 -> 7 |  T -> 54 |  || C000060A07T(BFFFDDDDDDA) -> C0000000060A0754

**********************write_efuse********************
Efuse Address (hex) : 14 | dec: 20
Efuse Data          : C0000000060A0754
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow20x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow60x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow80x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow90x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000010000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000010000000000
DR_data Sending : 000000000010000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow100x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000100000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000100000000000000000
DR_data Sending : 000000000000000001000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow170x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000010000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000010000000000000000000
DR_data Sending : 000000000000000000010000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow190x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow250x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000100000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000100000000000000000000000000
DR_data Sending : 000000000000000000000000001000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow260x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

~~~~~die id burn is completed~~~~~

~~~~~Efuse read die info execution is started~~~~~

Read info -->lot id : PEQ0K00C00  | X : 10 | Y : 7 | waf_no : 6 | owner : T

C -> C0 |  0 -> 30 |  K -> 4B |  0 -> 30 |  0 -> 30 |  C -> 43 |  0 -> 30 |  0 -> 30 |  || C0K00C00(BAAAAAAA) -> C0304B3030433030

*********************read_efuse*********************
Efuse Address (hex) : 12 | dec: 18
Efuse Data          : C0304B3030433030
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	1,	1,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000110000010000110011000000110000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 30433030 || Actual : 30433030
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	1,	1,	0,	0,	1,	1,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000001100000100101100110000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0304B30 || Actual : C0304B30
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

>>>--> Read address : 0x12: C0304B3030433030 | C0K00C00

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  P -> 50 |  E -> 45 |  Q -> 51 |  || C0000PEQ(BFFFFAAA) -> C000000000504551

*********************read_efuse*********************
Efuse Address (hex) : 13 | dec: 19
Efuse Data          : C000000000504551
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	1,	0,	1,	0,	1,	0,	1,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000010100000100010101010001
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 504551 || Actual : 504551
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

>>>--> Read address : 0x13: C000000000504551 | C0000PEQ

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 0 |  6 -> 6 |  0 -> 0 |  A -> A |  0 -> 0 |  7 -> 7 |  T -> 54 |  || C000060A07T(BFFFDDDDDDA) -> C0000000060A0754

*********************read_efuse*********************
Efuse Address (hex) : 14 | dec: 20
Efuse Data          : C0000000060A0754
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	1,	0,	1,	0,	1,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000110000010100000011101010100
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 60A0754 || Actual : 60A0754
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

>>>--> Read address : 0x14: C0000000060A0754 | C000060A07T

~~~~~die info read execution is completed~~~~~

Written data                       Read data
>>> Lot_id  :  PEQ0K00C00 | PEQ0K00C00--> match
>>> owner   :  T          | T         --> match
>>> waf_no  :  6          | 6         --> match
>>> xCOORD  :  10         | 10        --> match
>>> yCOORD  :  7          | 7         --> match
Testsuite: Efuse_wr_rd PASSED on site 1
****** production report begin ******
  Started at: 20250307 105426
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf


External Utility Supply powered On.
ERROR: MEAS - Can't activate set 1001001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: PPMU_RELAY::execute()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Up". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Up": exception happened during testmethod execution.
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Mar_07_10h54m27s_STDF
  Ended at: 20250307 105430
******** end testflow report data  *******
****** production report begin ******
  Started at: 20250307 105431
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf


External Utility Supply powered On.
All DPS disconnected
All DPS connected
ERROR:[1] Some Changes are detected from last TM execution. If some testflow variable or testsuite parameter or other setup are changed in GUI, please "Build TM" or "Terminate TM" to enable the changed environments.In getLEGOStaticRLYObj().
ERROR:[1] If this message still happen after "Build/Terminate TM", Please check if you missed RDI_UNIT_INIT() in your runtime branch or in loop.
ERROR:[1] Error!      FILE:../Common_Utilities.cpp  LINE:537
ERROR: Exception occured during execution of testsuite "Device_Power_Up". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Up": exception happened during testmethod execution.
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Mar_07_10h54m33s_STDF
  Ended at: 20250307 105435
******** end testflow report data  *******
****** production report begin ******
  Started at: 20250307 105436
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0204589  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0335554  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0268781  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.000891426  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.0125257  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : 0.0103338  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.0100627  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0203683  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0239114  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.00458819  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : 0.00337019  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0894326  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.113091  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 812.627	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.73997  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.739816  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.739919  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.739976  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.740026  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.739978  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.286723  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.739999  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.740227  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.286576  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.286565  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.73993  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.740096  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.7401  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.287135  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.739756  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.740153  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.287316  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.739978  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.286762  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.286297  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.288488  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.739985  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.739813  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.289156  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.286689  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.287516  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.287759  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.739733  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.739864  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.287823  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.739859  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.740171  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.740221  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.740002  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.740034  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.739974  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.739783  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.739829  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.287338  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.288967  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.739842  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.740131  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.739945  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.73992  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.739871  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.739897  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.739928  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.7398  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.287969  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.288417  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.287371  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.286738  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.286909  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.740188  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.739943  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.288366  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.288809  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.286499  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.286659  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.289356  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.739766  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.739983  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.739888  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.739652  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.739555  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.288683  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.286802  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.735103  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.740048  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.739937  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.289211  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.739812  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.287164  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.739856  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.740016  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.739959  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.286538  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.286772  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.286873  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.28773  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.288324  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.739975  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.739927  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.739887  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.739921  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.740018  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.739875  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.739961  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.740301  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.739916  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.287537  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.740188  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.739743  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.739601  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.288168  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.288019  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.287369  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.739928  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.739905  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.739766  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.288139  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.287364  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.740221  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.739774  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.289226  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.289056  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.739726  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.739812  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.286039  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.739754  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.739913  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.739873  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.739816  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.739925  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.287078  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.74021  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.28731  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.739967  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.739823  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.287993  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.740001  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.740002  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.739875  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.739991  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.73987  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.740046  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.739726  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.287477  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.287601  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.286322  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.740164  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.739831  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.286732  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.73992  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.73988  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.287763  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.739709  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.739652  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.288821  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.287527  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.288623  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.289283  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.740073  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.739845  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.739976  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.28961  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.288438  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.73993  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.739942  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.287145  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.28816  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.740026  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.739887  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.739959  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.740073  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.286917  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.286324  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.739733  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.740096  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.740032  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.288495  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.739999  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.287242  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.739928  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.286797  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.287919  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.739961  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.739977  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.286569  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.287772  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.739989  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.740114  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.739846  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.740074  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.740244  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.739944  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.739991  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.739991  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.739692  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.287535  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.287086  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.288687  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.289591  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.739802  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.739875  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.74001  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.739994  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.740031  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.739755  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.739928  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.739772  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.286311  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.2885  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.740069  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.740002  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.740128  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.739652  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.739831  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.739983  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.285778  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.289299  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.739863  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.739766  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.739888  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.739863  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.288923  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.287478  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.287735  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.689055  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.740014  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.287171  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.739933  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.739977  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.733013  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.73275  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.732723  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.732744  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.733091  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.732905  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.281361  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.732631  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.732745  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.282409  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.281832  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.732806  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.732668  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.732751  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.281084  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.732294  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.732595  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.281945  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.732734  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.28219  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.28223  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.281418  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.732555  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.732671  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.277492  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.281155  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.281694  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.281546  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.73277  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.732584  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.28173  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.732525  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.732434  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.732589  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.732555  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.732476  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.732511  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.732852  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.732752  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.282263  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.281673  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.732219  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.732646  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.732705  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.732536  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.73242  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.732625  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.732705  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.732873  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.281261  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.280749  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.281569  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.281114  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.280309  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.73276  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.732886  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.28109  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.281147  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.281123  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.281356  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.280333  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.732557  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.732545  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.732783  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.732422  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.732852  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.281212  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.281804  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.729554  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.732583  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.732784  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.277228  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.732716  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.282437  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.732843  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.733121  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.732609  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.280609  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.282494  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.281682  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.281108  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.280791  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.73288  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.732785  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.732827  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.732677  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.73277  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.732468  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.732848  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.732512  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.73224  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.281823  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.732817  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.732682  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.732659  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.281796  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.279782  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.281824  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.732705  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.732897  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.732795  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.281936  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.281691  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.732781  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.732762  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.282531  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.280976  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.732909  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.732638  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.28056  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.732368  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.732863  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.732543  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.732977  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.73244  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.281938  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.732631  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.282051  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.732692  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.732604  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.281375  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.733076  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.732441  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.732525  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.732433  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.732521  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.732545  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.732433  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.281864  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.281253  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.280212  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.732703  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.732648  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.281276  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.732629  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.732703  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.281178  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.732557  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.732479  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.280577  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.282207  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.281512  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.282531  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.732894  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.732552  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.732687  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.281007  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.28302  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.732884  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.732688  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.28262  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.281312  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.732714  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.732749  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.732781  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.73288  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.281717  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.28119  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.732656  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.732595  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.732823  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.280458  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.732652  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.283362  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.732534  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.282457  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.281133  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.732905  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.732455  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.281774  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.281839  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.732695  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.732341  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.732419  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.732476  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.732589  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.732692  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.732454  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.73266  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.732661  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.280325  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.281634  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.280731  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.280154  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.732447  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.732447  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.732707  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.732646  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.732469  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.732659  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.732819  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.73285  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.281917  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.281466  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.732618  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.732591  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.732355  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.732386  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.732498  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.732659  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.282829  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.28152  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.732707  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.732764  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.732705  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.73265  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.2804  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.282878  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.281936  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.732355  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.73264  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.281917  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.733121  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.73265  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.738252 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.738309 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.738309 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.738537 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.738537 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.738423 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.738366 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.738537 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.738537 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.73848 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.738594 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200094 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.738236 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.738349 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.738236 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.738463 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.738463 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.738349 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.73852 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.738236 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.738236 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.738349 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.738349 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.738577 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.73852 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.738406 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.738463 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.738349 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.738292 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.738463 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.199919 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.73859 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.738419 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.738476 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.738476 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.738533 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.73859 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.738419 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.738533 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.738533 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.73859 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.73859 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.738533 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.738476 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.738533 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.738476 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.738419 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.738476 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.738703 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.738533 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.73859 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.738703 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.738647 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.73859 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.738647 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200205 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.738663 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.738663 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.738606 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.73872 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.738663 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.738663 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.20038 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.738168 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.738168 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.738566 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.738396 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.199929 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.738208 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.738208 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.738493 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.738606 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.288149 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.738208 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.738322 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200323 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.738265 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.738208 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.738493 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.738436 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.738549 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.738436 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.738322 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.738379 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.738322 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200095 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.738225 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.738225 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.738168 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.738225 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.738225 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.738282 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.738566 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.738566 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.738282 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.738566 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.738509 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.738566 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.738396 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.738452 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.738339 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200498 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.287229 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.287912 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.288311 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.287286 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.288197 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.287514 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.288482 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.288766 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.287514 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.287457 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.287628 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.28814 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.287855 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.288026 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.287514 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.287286 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.28683 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.287798 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.287855 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.287684 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.287912 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.288709 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.286944 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.287628 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.287172 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.289506 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.28814 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.287741 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.288994 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.289791 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.288197 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200057 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.287192 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.288615 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.287476 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.28833 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.287818 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.287533 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.287704 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.287989 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.287818 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.288103 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.287419 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.287761 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.287419 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.287818 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.286281 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.287818 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.289982 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.287647 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.289014 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.287135 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.288046 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.287249 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.286907 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.286907 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.287704 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.286793 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.286907 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.287078 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.286964 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.287021 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.287192 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.199957 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.28883 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.28826 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.288147 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.288773 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.289627 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.287919 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.286723 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.286438 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.287691 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.287805 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.287463 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.287634 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.288203 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.286894 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.287862 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.288033 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.287292 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.287349 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.286951 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.287919 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.287862 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.287748 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.287008 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.287805 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.287577 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.287235 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.287179 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.287748 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.287406 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.287235 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.287122 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.199834 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.287016 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.288553 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.287016 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.287642 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.289577 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.286618 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.28696 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.287984 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.288325 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.287187 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.28787 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.288098 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.287301 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.288553 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.287586 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.287187 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.287529 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.289634 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.28787 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.287472 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.288781 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.287586 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.288269 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.287016 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.287301 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200458 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.28856 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.288218 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.288161 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.288901 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.287649 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.289925 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.289925 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.28856 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.287706 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.288901 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.28856 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.288446 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.287706 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.19995 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.288389 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.288503 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.289072 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.289243 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.288844 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.287478 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.288161 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.288161 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.289641 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.288332 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.289129 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.288617 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.289527 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.288503 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.289072 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.287251 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.289243 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.289356 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.288617 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.28873 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.288844 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.288503 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.289925 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.19995 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.288161 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.286169 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.286625 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.289982 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.289299 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.289982 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.289413 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.289812 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.28782 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.287194 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.287706 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.288617 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.286625 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.289755 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.289299 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200178 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.288395 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.287656 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.288168 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.288054 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.288339 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.286347 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.288225 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.28794 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.287883 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.288168 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.287371 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.287997 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.288737 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.288339 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.287485 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.287086 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.28794 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.288111 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.288566 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.289135 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.288452 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.288908 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.28794 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.287086 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.287428 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.287485 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.287883 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.289078 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.286916 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.287485 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.286802 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200011 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.288724 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.28787 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.289122 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.28861 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.288895 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.289008 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.288212 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.287984 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.287301 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.28713 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.28696 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.288382 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.290716 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.289407 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.287813 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.288041 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.289236 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.289976 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.288212 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.288098 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.287415 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.287415 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.289919 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.289122 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.288439 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.289464 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.287073 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.28787 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.200344 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.731383 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.731098 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.731041 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.731269 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.731098 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.73087 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.731041 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.73144 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.73144 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.731098 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.731098 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.73144 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.731496 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.731326 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.731496 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.731326 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.731383 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.731269 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.731269 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199846 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.731326 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.730984 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.731326 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.731383 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.731098 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.731383 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.731269 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.731041 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.731041 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.731041 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.730927 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.731269 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.731212 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.731383 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.731326 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.731269 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.731155 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.731041 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.731098 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199447 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.731386 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.731329 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.7315 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.731329 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.199477 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.730646 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.731329 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.731386 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.19959 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.731215 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.731329 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.731329 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.731329 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199761 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.731159 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.730988 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.281896 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.731272 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.73076 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.19959 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.731102 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.730988 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199534 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.730988 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.73076 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.731045 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.730874 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.730931 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.730817 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199704 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.282223 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.282792 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.281938 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.282906 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.281824 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.282394 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.282679 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.281654 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.282622 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.283533 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.283362 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.282622 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.282565 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.282337 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.282508 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.282337 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.282109 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.281938 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.282166 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.282394 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.281426 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.281483 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.282166 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.28359 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.282792 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.281084 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.282166 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.282735 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.282735 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.280686 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.282109 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.20017 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.281491 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.282345 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.281548 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.28263 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.281434 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.282174 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.2828 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.28206 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.2828 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.282345 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.282743 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.282687 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.282231 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.281889 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.281719 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.283598 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.28075 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.281775 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.281719 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.282971 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.281605 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.281889 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.282003 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.282516 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.281946 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.281946 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.28132 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.280694 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.28206 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.28337 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.281832 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199607 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.282378 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.282662 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.282435 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.282549 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.280328 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.282947 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.282947 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.282492 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.282549 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.283061 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.281353 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.281979 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.282036 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.282378 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.281979 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.282207 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.281979 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.281638 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.281694 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.284029 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.282492 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.281751 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.281979 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.281011 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.282093 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.282036 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.282605 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.281638 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.282833 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.282605 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.282776 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.200045 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.281065 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.282374 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.281463 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.280382 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.281235 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.283284 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.281406 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.282601 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.280837 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.282203 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.281122 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.282601 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.282829 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.281804 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.282487 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.281918 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.282089 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.282772 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.282886 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.282146 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.281463 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.28004 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.281918 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.282829 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.281065 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199908 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.280894 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.281861 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.281861 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.282032 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.281122 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.281122 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.28243 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.282544 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.281577 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.280268 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.28243 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.282772 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.282487 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.281065 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.281918 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.281975 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.281349 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.282601 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.28226 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.282374 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.282317 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.282203 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.282146 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.281918 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.281691 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.281463 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199681 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.282081 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.28191 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.281455 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.281284 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.283162 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.282195 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.283276 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.282536 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.28265 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.281398 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.282138 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.281341 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.281 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.283105 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.281853 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.282366 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.282764 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.281455 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.281796 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.282593 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.283105 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.282309 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.283333 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.282536 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.280658 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.281796 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.283333 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.281967 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.282309 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.281512 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.281398 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199618 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.281406 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.281975 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.281861 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.282032 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.283398 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.282317 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.283113 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.280325 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.281122 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.281577 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.282089 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.280723 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.281748 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.281691 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.283341 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.282203 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.282146 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.282374 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.282089 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.282146 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.281463 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.283057 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.282715 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.282487 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.280154 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.282146 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.282374 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199567 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.2813 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.281528 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.282552 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.281756 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.281471 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.282439 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.281528 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.282439 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.281585 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.281186 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.283406 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.282268 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.282268 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.282154 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.282951 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.282439 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.282609 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.282097 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.28204 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.281528 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.28204 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.280959 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.282951 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.281983 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.282552 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.283121 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.281812 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.281471 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.282211 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.281414 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.282723 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199572 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.282032 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.281804 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.281122 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.281975 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.281406 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.282146 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.281748 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.282374 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.282203 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.28152 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.283284 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.281804 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.280552 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.281065 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.282943 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.281861 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.281804 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.281349 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.283 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.282658 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.283341 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.281691 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.282317 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.281235 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.281463 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.282487 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.280495 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.283057 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.28226 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200876 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Mar_07_10h54m38s_STDF
  Ended at: 20250307 105445
******** end testflow report data  *******
****** production report begin ******
  Started at: 20250307 105446
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Mar_07_10h54m47s_STDF
  Ended at: 20250307 105450
******** end testflow report data  *******
All DPS connected
Before burn the die id info, checking the efuse data 

*********************read_efuse*********************
Efuse Address (hex) : C | dec: 12
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001100
DR_data Sending : 001100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xc
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0


*********************read_efuse*********************
Efuse Address (hex) : D | dec: 13
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001101
DR_data Sending : 101100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xd
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0


*********************read_efuse*********************
Efuse Address (hex) : E | dec: 14
Efuse Data          : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001110
DR_data Sending : 011100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0xe
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

~~~~~Register's are empty, Efuse write die info Execution is started~~~~~

Write info -->lot id : QWERTYU  | X : 0 | Y : 3 | waf_no : 25 | owner : I

C -> C0 |  Q -> 51 |  W -> 57 |  E -> 45 |  R -> 52 |  T -> 54 |  Y -> 59 |  U -> 55 |  || CQWERTYU(BAAAAAAA) -> C051574552545955

**********************write_efuse********************
Efuse Address (hex) : 12 | dec: 18
Efuse Data          : C051574552545955
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow00x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow20x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow40x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow60x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow80x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow110x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow120x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow140x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow180x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow200x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow220x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow250x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow280x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow300x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh00x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh20x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh60x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh80x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh90x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000010000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000010000000000
DR_data Sending : 000000000010000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh100x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh120x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh140x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000010000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000010000000000000000
DR_data Sending : 000000000000000010000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh160x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh200x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh220x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  || C0000000(BFFFFFFF) -> C000000000000000

**********************write_efuse********************
Efuse Address (hex) : 13 | dec: 19
Efuse Data          : C000000000000000
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  1 -> 1 |  9 -> 9 |  0 -> 0 |  0 -> 0 |  0 -> 0 |  3 -> 3 |  I -> 49 |  || C000190003I(BFFFDDDDDDA) -> C000000019000349

**********************write_efuse********************
Efuse Address (hex) : 14 | dec: 20
Efuse Data          : C000000019000349
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
------------------->>>> id : read_efuse_ctrl_reg0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow00x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000001000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow30x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow60x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow80x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow90x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000001000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001000000000000000000000000
DR_data Sending : 000000000000000000000000100000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow240x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow270x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionLow280x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh300x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : WriteCompletionHigh310x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0

~~~~~die id burn is completed~~~~~

~~~~~Efuse read die info execution is started~~~~~

Read info -->lot id : QWERTYU  | X : 0 | Y : 3 | waf_no : 25 | owner : I

C -> C0 |  Q -> 51 |  W -> 57 |  E -> 45 |  R -> 52 |  T -> 54 |  Y -> 59 |  U -> 55 |  || CQWERTYU(BAAAAAAA) -> C051574552545955

*********************read_efuse*********************
Efuse Address (hex) : 12 | dec: 18
Efuse Data          : C051574552545955
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	1,	0,	1,	0,	0,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000001010010010101000101100101010101
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 52545955 || Actual : 52545955
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x12
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	0,	0,	0,	1,	0,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000010100010101011101000101
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0515745 || Actual : C0515745
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

>>>--> Read address : 0x12: C051574552545955 | CQWERTYU

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  || C0000000(BFFFFFFF) -> C000000000000000

*********************read_efuse*********************
Efuse Address (hex) : 13 | dec: 19
Efuse Data          : C000000000000000
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x13
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

>>>--> Read address : 0x13: C000000000000000 | C0000000

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  1 -> 1 |  9 -> 9 |  0 -> 0 |  0 -> 0 |  0 -> 0 |  3 -> 3 |  I -> 49 |  || C000190003I(BFFFDDDDDDA) -> C000000019000349

*********************read_efuse*********************
Efuse Address (hex) : 14 | dec: 20
Efuse Data          : C000000019000349
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
------------------->>>> id : ReadCompletion:0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
------------------->>>> id : ReadLow0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000011001000000000000001101001001
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 19000349 || Actual : 19000349
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
------------------->>>> id : ReadHigh0x14
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

>>>--> Read address : 0x14: C000000019000349 | C000190003I

~~~~~die info read execution is completed~~~~~

Written data                       Read data
>>> Lot_id  :  QWERTYU    | QWERTYU   --> match
>>> owner   :  I          | I         --> match
>>> waf_no  :  25         | 25        --> match
>>> xCOORD  :  0          | 0         --> match
>>> yCOORD  :  3          | 3         --> match
Testsuite: Efuse_wr_rd PASSED on site 1
