Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 04:44:11 2024
| Host         : Nicks-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file perceptron_timing_summary_routed.rpt -pb perceptron_timing_summary_routed.pb -rpx perceptron_timing_summary_routed.rpx -warn_on_violation
| Design       : perceptron
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (15)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.527ns  (logic 2.817ns (62.224%)  route 1.710ns (37.776%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  y_valid_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  y_valid_reg/Q
                         net (fo=1, routed)           1.710     2.058    y_valid_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.469     4.527 r  y_valid_OBUF_inst/O
                         net (fo=0)                   0.000     4.527    y_valid
    N17                                                               r  y_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.422ns  (logic 2.839ns (64.193%)  route 1.583ns (35.807%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[7]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  sum_reg[7]/Q
                         net (fo=1, routed)           1.583     1.931    sum_OBUF[7]
    P18                  OBUF (Prop_obuf_I_O)         2.491     4.422 r  sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.422    sum[7]
    P18                                                               r  sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.398ns  (logic 2.823ns (64.186%)  route 1.575ns (35.814%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[6]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  sum_reg[6]/Q
                         net (fo=1, routed)           1.575     1.923    sum_OBUF[6]
    R18                  OBUF (Prop_obuf_I_O)         2.475     4.398 r  sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.398    sum[6]
    R18                                                               r  sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 2.834ns (64.708%)  route 1.545ns (35.292%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[4]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  sum_reg[4]/Q
                         net (fo=1, routed)           1.545     1.893    sum_OBUF[4]
    V19                  OBUF (Prop_obuf_I_O)         2.486     4.379 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.379    sum[4]
    V19                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.371ns  (logic 2.823ns (64.573%)  route 1.549ns (35.427%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[5]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  sum_reg[5]/Q
                         net (fo=1, routed)           1.549     1.897    sum_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         2.475     4.371 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.371    sum[5]
    U19                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 2.715ns (63.265%)  route 1.577ns (36.735%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  y_reg/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  y_reg/Q
                         net (fo=1, routed)           1.577     1.956    y_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.336     4.292 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     4.292    y
    P17                                                               r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.263ns  (logic 2.725ns (63.908%)  route 1.539ns (36.092%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  sum_reg[2]/Q
                         net (fo=1, routed)           1.539     1.918    sum_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.346     4.263 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.263    sum[2]
    W19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.255ns  (logic 2.727ns (64.087%)  route 1.528ns (35.913%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  sum_reg[3]/Q
                         net (fo=1, routed)           1.528     1.907    sum_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         2.348     4.255 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.255    sum[3]
    W18                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.228ns  (logic 2.725ns (64.434%)  route 1.504ns (35.566%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[1]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  sum_reg[1]/Q
                         net (fo=1, routed)           1.504     1.883    sum_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.346     4.228 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.228    sum[1]
    T17                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.106ns  (logic 2.727ns (66.424%)  route 1.379ns (33.576%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  sum_reg[0]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  sum_reg[0]/Q
                         net (fo=1, routed)           1.379     1.758    sum_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         2.348     4.106 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.106    sum[0]
    T18                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  valid_reg_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  valid_reg_reg/Q
                         net (fo=5, routed)           0.066     0.207    valid_reg_reg_n_0
    SLICE_X1Y14          FDCE                                         r  y_valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.478%)  route 0.104ns (42.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  s_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_reg[2]/Q
                         net (fo=1, routed)           0.104     0.245    s_reg_n_0_[2]
    SLICE_X1Y13          FDRE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.500%)  route 0.144ns (50.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  valid_reg_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  valid_reg_reg/Q
                         net (fo=5, routed)           0.144     0.285    valid_reg_reg_n_0
    SLICE_X0Y14          FDCE                                         r  y_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.630%)  route 0.149ns (51.370%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  valid_reg_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  valid_reg_reg/Q
                         net (fo=5, routed)           0.149     0.290    valid_reg_reg_n_0
    SLICE_X0Y14          FDCE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.287%)  route 0.157ns (52.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  s_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_reg[1]/Q
                         net (fo=1, routed)           0.157     0.298    s_reg_n_0_[1]
    SLICE_X1Y13          FDRE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  s_reg[5]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_reg[5]/Q
                         net (fo=1, routed)           0.169     0.310    s_reg_n_0_[5]
    SLICE_X1Y13          FDRE                                         r  sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.574%)  route 0.175ns (55.426%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  s_reg[6]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_reg[6]/Q
                         net (fo=1, routed)           0.175     0.316    s_reg_n_0_[6]
    SLICE_X1Y13          FDRE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.628%)  route 0.198ns (58.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  s_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_reg[0]/Q
                         net (fo=1, routed)           0.198     0.339    s_reg_n_0_[0]
    SLICE_X1Y13          FDRE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            valid_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  valid_reg_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  valid_reg_reg/Q
                         net (fo=5, routed)           0.166     0.307    valid_reg_reg_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.352 r  valid_reg_i_1/O
                         net (fo=1, routed)           0.000     0.352    valid_reg_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.597%)  route 0.224ns (61.403%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  s_reg[3]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_reg[3]/Q
                         net (fo=1, routed)           0.224     0.365    s_reg_n_0_[3]
    SLICE_X1Y13          FDRE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------





