/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_2.H $       */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_2_H_
#define __p10_scom_proc_2_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


static const uint64_t INT_CQ_PMC_0 = 0x02010828ull;

static const uint32_t INT_CQ_PMC_0_INT_CQ_PMC_0_COUNT_47 = 16;
static const uint32_t INT_CQ_PMC_0_INT_CQ_PMC_0_COUNT_47_LEN = 48;
// proc/reg00009.H

static const uint64_t INT_CQ_TTT_0 = 0x02010804ull;

static const uint32_t INT_CQ_TTT_0_VALID_0_7 = 0;
static const uint32_t INT_CQ_TTT_0_VALID_0_7_LEN = 8;
static const uint32_t INT_CQ_TTT_0_ENTRY_0_3 = 8;
static const uint32_t INT_CQ_TTT_0_ENTRY_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_1_0_3 = 12;
static const uint32_t INT_CQ_TTT_0_ENTRY_1_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_2_0_3 = 16;
static const uint32_t INT_CQ_TTT_0_ENTRY_2_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_3_0 = 20;
static const uint32_t INT_CQ_TTT_0_ENTRY_3_0_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_4_0_3 = 24;
static const uint32_t INT_CQ_TTT_0_ENTRY_4_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_5_0_3 = 28;
static const uint32_t INT_CQ_TTT_0_ENTRY_5_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_6_0_3 = 32;
static const uint32_t INT_CQ_TTT_0_ENTRY_6_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_7_0_3 = 36;
static const uint32_t INT_CQ_TTT_0_ENTRY_7_0_3_LEN = 4;
// proc/reg00009.H

static const uint64_t INT_PC_NXC_REGS_WATCH0_DATA0 = 0x02010aa4ull;
// proc/reg00009.H

static const uint64_t INT_PC_REGS_NRQ_CFG = 0x02010a1cull;

static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_CORE_PUSH_EN = 0;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_1_2 = 1;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_1_2_LEN = 2;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_NCKO_LD = 3;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_NCKO_LD_LEN = 5;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_8_10 = 8;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_8_10_LEN = 3;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_CHKO_LD = 11;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_CHKO_LD_LEN = 5;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_16_18 = 16;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_16_18_LEN = 3;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_NCKI_ST = 19;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_NCKI_ST_LEN = 5;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_24_28 = 24;
static const uint32_t INT_PC_REGS_NRQ_CFG_RESERVED_24_28_LEN = 5;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_RMT_QUEUE_SIZE_NCKI_ST = 29;
static const uint32_t INT_PC_REGS_NRQ_CFG_CFG_NRQ_RMT_QUEUE_SIZE_NCKI_ST_LEN = 3;
// proc/reg00009.H

static const uint64_t INT_PC_REGS_NVC_BLOCK_MODE = 0x02010a0eull;

static const uint32_t INT_PC_REGS_NVC_BLOCK_MODE_INT_PC_NVC_BLOCK_MODE = 0;
static const uint32_t INT_PC_REGS_NVC_BLOCK_MODE_INT_PC_NVC_BLOCK_MODE_LEN = 32;
// proc/reg00009.H

static const uint64_t INT_PC_REGS_TCTXT_EN0_SET = 0x02010b02ull;
// proc/reg00009.H

static const uint64_t INT_PC_REGS_TCTXT_EN1_SET = 0x02010b06ull;
// proc/reg00009.H

static const uint64_t INT_PC_REGS_TCTXT_TRACK = 0x02010b29ull;

static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_TRACK_EN = 0;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_TRACK_RESET = 1;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_RESERVED_2_3 = 2;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_RESERVED_2_3_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_FILTER_EN = 4;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_FILTER_REGS_EN = 5;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_RESERVED_6_9 = 6;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_RESERVED_6_9_LEN = 4;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_RESET_DELAY = 10;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_RESET_DELAY_LEN = 6;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_EN_VEC = 48;
static const uint32_t INT_PC_REGS_TCTXT_TRACK_CFG_BLOCK_EN_VEC_LEN = 16;
// proc/reg00009.H

static const uint64_t INT_VC_DBG_ATX_ORDER_ENDC = 0x0201093aull;
// proc/reg00009.H

static const uint64_t INT_VC_EASC_ADDITIONAL_PERF = 0x0201097bull;

static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_P0_IS_IDLE = 0;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_P1_IS_IDLE = 1;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_2_7 = 2;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_2_7_LEN = 6;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_MAX_PTAG_IN_USE = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_MAX_PTAG_IN_USE_LEN = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_16_23 = 16;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_16_23_LEN = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_MAX_UNLOCK_IN_FIFO = 24;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_MAX_UNLOCK_IN_FIFO_LEN = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_HIGHIEST_SELECTED_WAY = 32;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_HIGHIEST_SELECTED_WAY_LEN = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_40_47 = 40;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_40_47_LEN = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_MAX_OUTSTANDING_EAS_FETCH = 48;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_MAX_OUTSTANDING_EAS_FETCH_LEN = 8;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_56_63 = 56;
static const uint32_t INT_VC_EASC_ADDITIONAL_PERF_RESERVED_56_63_LEN = 8;
// proc/reg00009.H

static const uint64_t INT_VC_EASC_HASH_1 = 0x02010969ull;

static const uint32_t INT_VC_EASC_HASH_1_0 = 0;
static const uint32_t INT_VC_EASC_HASH_1_0_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_1 = 8;
static const uint32_t INT_VC_EASC_HASH_1_1_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_2 = 16;
static const uint32_t INT_VC_EASC_HASH_1_2_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_3 = 24;
static const uint32_t INT_VC_EASC_HASH_1_3_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_4 = 32;
static const uint32_t INT_VC_EASC_HASH_1_4_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_5 = 40;
static const uint32_t INT_VC_EASC_HASH_1_5_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_6 = 48;
static const uint32_t INT_VC_EASC_HASH_1_6_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_1_7 = 56;
static const uint32_t INT_VC_EASC_HASH_1_7_LEN = 8;
// proc/reg00009.H

static const uint64_t INT_VC_ENDC_DBG = 0x02010994ull;

static const uint32_t INT_VC_ENDC_DBG_RESERVED_0_17 = 0;
static const uint32_t INT_VC_ENDC_DBG_RESERVED_0_17_LEN = 18;
static const uint32_t INT_VC_ENDC_DBG_WAY_DISABLE = 18;
static const uint32_t INT_VC_ENDC_DBG_WAY_DISABLE_LEN = 6;
static const uint32_t INT_VC_ENDC_DBG_RESERVED_24_25 = 24;
static const uint32_t INT_VC_ENDC_DBG_RESERVED_24_25_LEN = 2;
static const uint32_t INT_VC_ENDC_DBG_DIS_WATCH_ECC_CORRECTION = 26;
static const uint32_t INT_VC_ENDC_DBG_DIS_ARX_ECC_CORRECTION = 27;
static const uint32_t INT_VC_ENDC_DBG_DIS_TAG_ECC_CORRECTION = 28;
static const uint32_t INT_VC_ENDC_DBG_DIS_TAG_ECC_CORRECTION_LEN = 12;
static const uint32_t INT_VC_ENDC_DBG_DIS_STATE_ECC_CORRECTION = 40;
static const uint32_t INT_VC_ENDC_DBG_DIS_STATE_ECC_CORRECTION_LEN = 2;
static const uint32_t INT_VC_ENDC_DBG_DIS_CTRLBUF_ECC_CORRECTION = 42;
static const uint32_t INT_VC_ENDC_DBG_DIS_DATA_ECC_CORRECTION = 43;
static const uint32_t INT_VC_ENDC_DBG_DIS_DATA_ECC_CORRECTION_LEN = 6;
static const uint32_t INT_VC_ENDC_DBG_FORCE_SINGLE_BIT_ECC_ERR = 49;
static const uint32_t INT_VC_ENDC_DBG_FORCE_DOUBLE_BIT_ECC_ERR = 50;
static const uint32_t INT_VC_ENDC_DBG_ECC_ERR_INJ_ARRAY_SEL = 51;
static const uint32_t INT_VC_ENDC_DBG_ECC_ERR_INJ_ARRAY_SEL_LEN = 6;
static const uint32_t INT_VC_ENDC_DBG_TRACE_ENABLE = 57;
static const uint32_t INT_VC_ENDC_DBG_RESERVED_58_63 = 58;
static const uint32_t INT_VC_ENDC_DBG_RESERVED_58_63_LEN = 6;
// proc/reg00009.H

static const uint64_t INT_VC_ENDC_WATCH3_DATA2 = 0x020109beull;
// proc/reg00009.H

static const uint64_t INT_VC_ERQ_CFG_CMD_LIMIT = 0x02010922ull;

static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_RESERVED_0_17 = 0;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_RESERVED_0_17_LEN = 18;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_MAX_ERQ_DMA_READ = 18;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_MAX_ERQ_DMA_READ_LEN = 6;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_RESERVED_24_25 = 24;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_RESERVED_24_25_LEN = 2;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_MAX_ERQ_DMA_WRITE = 26;
static const uint32_t INT_VC_ERQ_CFG_CMD_LIMIT_MAX_ERQ_DMA_WRITE_LEN = 6;
// proc/reg00009.H

static const uint64_t INT_VC_IQA_CFG = 0x0201091full;

static const uint32_t INT_VC_IQA_CFG_RESERVED_0 = 0;
static const uint32_t INT_VC_IQA_CFG_IPI_QUEUE_PRIORITY = 1;
static const uint32_t INT_VC_IQA_CFG_IPI_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_4 = 4;
static const uint32_t INT_VC_IQA_CFG_HWD_QUEUE_PRIORITY = 5;
static const uint32_t INT_VC_IQA_CFG_HWD_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_8 = 8;
static const uint32_t INT_VC_IQA_CFG_NXC_QUEUE_PRIORITY = 9;
static const uint32_t INT_VC_IQA_CFG_NXC_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_12 = 12;
static const uint32_t INT_VC_IQA_CFG_INT_QUEUE_PRIORITY = 13;
static const uint32_t INT_VC_IQA_CFG_INT_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_16 = 16;
static const uint32_t INT_VC_IQA_CFG_OS_QUEUE_PRIORITY = 17;
static const uint32_t INT_VC_IQA_CFG_OS_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_20 = 20;
static const uint32_t INT_VC_IQA_CFG_POOL_QUEUE_PRIORITY = 21;
static const uint32_t INT_VC_IQA_CFG_POOL_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_24 = 24;
static const uint32_t INT_VC_IQA_CFG_HARD_QUEUE_PRIORITY = 25;
static const uint32_t INT_VC_IQA_CFG_HARD_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_28 = 28;
static const uint32_t INT_VC_IQA_CFG_LOCAL_QUEUE_PRIORITY = 29;
static const uint32_t INT_VC_IQA_CFG_LOCAL_QUEUE_PRIORITY_LEN = 3;
static const uint32_t INT_VC_IQA_CFG_RESERVED_32_33 = 32;
static const uint32_t INT_VC_IQA_CFG_RESERVED_32_33_LEN = 2;
static const uint32_t INT_VC_IQA_CFG_MAX_OUTSTANDING_ESBC_DEM = 34;
static const uint32_t INT_VC_IQA_CFG_MAX_OUTSTANDING_ESBC_DEM_LEN = 6;
static const uint32_t INT_VC_IQA_CFG_RESERVED_40_41 = 40;
static const uint32_t INT_VC_IQA_CFG_RESERVED_40_41_LEN = 2;
static const uint32_t INT_VC_IQA_CFG_MAX_OUTSTANDING_EASC_DEM = 42;
static const uint32_t INT_VC_IQA_CFG_MAX_OUTSTANDING_EASC_DEM_LEN = 6;
static const uint32_t INT_VC_IQA_CFG_RESERVED_48_55 = 48;
static const uint32_t INT_VC_IQA_CFG_RESERVED_48_55_LEN = 8;
// proc/reg00009.H

static const uint64_t INT_VC_QUEUES_PERF_EVENT_SEL_4 = 0x0201092aull;

static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_FROM_AIB = 0;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_FROM_AIB_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IRQ_TO_IQA = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IRQ_TO_IQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IQA_TO_DPS = 8;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IQA_TO_DPS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IQA_TO_IQS = 12;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IQA_TO_IQS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IQS_TO_EQA = 16;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_IQS_TO_EQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_EQA_TO_ERQ = 20;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_EQA_TO_ERQ_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_EQA_TO_ATX = 24;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_EQA_TO_ATX_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_EQA_TO_ENDC = 28;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_4_EQA_TO_ENDC_LEN = 4;
// proc/reg00009.H

static const uint64_t INT_VC_VSD_TABLE_ADDR = 0x02010900ull;

static const uint32_t INT_VC_VSD_TABLE_ADDR_AUTO_INCREMENT = 0;
static const uint32_t INT_VC_VSD_TABLE_ADDR_TABLE_SELECT = 12;
static const uint32_t INT_VC_VSD_TABLE_ADDR_TABLE_SELECT_LEN = 4;
static const uint32_t INT_VC_VSD_TABLE_ADDR_RESERVED_16_27 = 16;
static const uint32_t INT_VC_VSD_TABLE_ADDR_RESERVED_16_27_LEN = 12;
static const uint32_t INT_VC_VSD_TABLE_ADDR_TABLE_ADDRESS = 28;
static const uint32_t INT_VC_VSD_TABLE_ADDR_TABLE_ADDRESS_LEN = 4;
// proc/reg00009.H

static const uint64_t MCD_BANK0_CMD = 0x0301080eull;

static const uint32_t MCD_BANK0_CMD_CHECK_CMDS = 0;
static const uint32_t MCD_BANK0_CMD_CHECK_CMDS_LEN = 19;
static const uint32_t MCD_BANK0_CMD_CHECK_CMDS_EN = 31;
static const uint32_t MCD_BANK0_CMD_SET_CMDS = 32;
static const uint32_t MCD_BANK0_CMD_SET_CMDS_LEN = 19;
static const uint32_t MCD_BANK0_CMD_SET_CMDS_EN = 63;
// proc/reg00009.H

static const uint64_t NX_DBG_DMA_ENG_FIR_RW = 0x02011100ull;
static const uint64_t NX_DBG_DMA_ENG_FIR_WO_AND = 0x02011101ull;
static const uint64_t NX_DBG_DMA_ENG_FIR_WO_OR = 0x02011102ull;

static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_HANG_TIMER_FIR = 0;
static const uint32_t NX_DBG_DMA_ENG_FIR_SHM_INVALID_STATE_FIR = 1;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_02_FIR = 2;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_03_FIR = 3;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH0_842_ECC_CE_FIR = 4;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH0_842_ECC_UE_FIR = 5;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH1_842_ECC_CE_FIR = 6;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH1_842_ECC_UE_FIR = 7;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_NONZERO_CSB_CC_FIR = 8;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_ECC_CE_FIR = 9;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_OUTWR_INRD_ECC_CE_FIR = 10;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH4_GZIP_ECC_CE_FIR = 11;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH4_GZIP_ECC_UE_FIR = 12;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH4_GZIP_PE_FIR = 13;
static const uint32_t NX_DBG_DMA_ENG_FIR_OTHER_SCOM_SAT_FIR = 14;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_INVALID_STATE_UNRECOV_FIR = 15;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_INVALID_STATE_RECOV_FIR = 16;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_ECC_UE_FIR = 17;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_OUTWR_INRD_ECC_UE_FIR = 18;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_INRD_DONE_ERR_FIR = 19;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH0_842_INVALID_STATE_FIR = 20;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH1_842_INVALID_STATE_FIR = 21;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH2_SYM_INVALID_STATE_FIR = 22;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH3_SYM_INVALID_STATE_FIR = 23;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH4_GZIP_INVALID_STATE_FIR = 24;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_25_FIR = 25;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_26_FIR = 26;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_27_FIR = 27;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_28_FIR = 28;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_29_FIR = 29;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_30_FIR = 30;
static const uint32_t NX_DBG_DMA_ENG_FIR_CRB_ECC_UE_FIR = 31;
static const uint32_t NX_DBG_DMA_ENG_FIR_CRB_ECC_SUE_FIR = 32;
static const uint32_t NX_DBG_DMA_ENG_FIR_DMA_OUTWR_INRD_ECC_SUE_FIR = 33;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH0_842_WATCHDOG_FIR = 34;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH1_842_WATCHDOG_FIR = 35;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH2_SYM_WATCHDOG_FIR = 36;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH3_SYM_WATCHDOG_FIR = 37;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_38_FIR = 38;
static const uint32_t NX_DBG_DMA_ENG_FIR_CH4_GZIP_WATCHDOG_FIR = 39;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_40_FIR = 40;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_41_FIR = 41;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_42_FIR = 42;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_43_FIR = 43;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_44_FIR = 44;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_45_FIR = 45;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_46_FIR = 46;
static const uint32_t NX_DBG_DMA_ENG_FIR_RESERVED_47_FIR = 47;
// proc/reg00009.H

static const uint64_t NX_DMA_SU_CH4_ABORT_CSB = 0x0201104bull;
// proc/reg00009.H

static const uint64_t NX_DMA_SU_ENGINE_ENABLE = 0x02011041ull;

static const uint32_t NX_DMA_SU_ENGINE_ENABLE_ALLOW_CRYPTO = 0;
static const uint32_t NX_DMA_SU_ENGINE_ENABLE_CH3_SYM_ENABLE = 57;
static const uint32_t NX_DMA_SU_ENGINE_ENABLE_CH2_SYM_ENABLE = 58;
static const uint32_t NX_DMA_SU_ENGINE_ENABLE_CH4_GZIP_ENABLE = 61;
static const uint32_t NX_DMA_SU_ENGINE_ENABLE_CH1_EFT_ENABLE = 62;
static const uint32_t NX_DMA_SU_ENGINE_ENABLE_CH0_EFT_ENABLE = 63;
// proc/reg00009.H

static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG = 0x020110a6ull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_ENABLE = 0;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_FREEZE = 1;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_RESET = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_DIS_GLOB_SCOM = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL0 = 4;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL0_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL1 = 6;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL1_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL2 = 8;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL2_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL3 = 10;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_PRESCALAR_SEL3_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT0_PAIR_OP = 12;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT0_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT1_PAIR_OP = 14;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT1_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT2_PAIR_OP = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT2_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT3_PAIR_OP = 18;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT3_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT0_MUX_SEL = 20;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT0_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT1_MUX_SEL = 23;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT1_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT2_MUX_SEL = 26;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT2_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT3_MUX_SEL = 29;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CNT3_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_FREEZE_ON_OVERFLOW = 32;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CASCADE = 33;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_CONTROL_REG_CASCADE_LEN = 3;
// proc/reg00009.H

static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG = 0x020110a7ull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_0 = 0;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_0_LEN = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_1 = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_1_LEN = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_2 = 32;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_2_LEN = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_3 = 48;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU0_COUNTER_REG_3_LEN = 16;
// proc/reg00009.H

static const uint64_t NX_PBI_UMAC_SU_ERROR_RPT = 0x020110d3ull;

static const uint32_t NX_PBI_UMAC_SU_ERROR_RPT_0 = 0;
static const uint32_t NX_PBI_UMAC_SU_ERROR_RPT_0_LEN = 19;
static const uint32_t NX_PBI_UMAC_SU_ERROR_RPT_1 = 33;
static const uint32_t NX_PBI_UMAC_SU_ERROR_RPT_1_LEN = 23;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA = 0x0301125bull;

static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTYPE_EN2 = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTYPE_EN2_LEN = 7;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTYPE_MASK_EN2 = 7;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTYPE_MASK_EN2_LEN = 7;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TSIZE_EN2 = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TSIZE_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TSIZE_MASK_EN2 = 22;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TSIZE_MASK_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTAG_EN2 = 30;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTAG_EN2_LEN = 10;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTAG_MASK_EN2 = 40;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_TTAG_MASK_EN2_LEN = 10;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_CRESP_EN2 = 50;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_CRESP_EN2_LEN = 5;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_CRESP_MASK_EN2 = 55;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_CRESP_MASK_EN2_LEN = 5;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_CRESP_POLARITY_EN2 = 60;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_SCOPE_EN2 = 61;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPA_SCOPE_EN2_LEN = 3;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX = 0x0301125dull;

static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_A_SCOPE_MASK_EN2 = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_A_SCOPE_MASK_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_A_PRESP_EN2 = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_A_PRESP_EN2_LEN = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_A_PRESP_MASK_EN2 = 17;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_A_PRESP_MASK_EN2_LEN = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_B_SCOPE_MASK_EN2 = 32;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_B_SCOPE_MASK_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_B_PRESP_EN2 = 35;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_B_PRESP_EN2_LEN = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_B_PRESP_MASK_EN2 = 49;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_B_PRESP_MASK_EN2_LEN = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_COMPX_AB_LPC_D_MODE_EN2 = 63;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR = 0x0301128eull;

static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_0_EN_CURR_EN3 = 0;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_1_EN_CURR_EN3 = 1;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_2_EN_CURR_EN3 = 2;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_3_EN_CURR_EN3 = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_4_EN_CURR_EN3 = 4;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_5_EN_CURR_EN3 = 5;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_6_EN_CURR_EN3 = 6;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_7_EN_CURR_EN3 = 7;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_0_ADDR_DIS_CURR_EN3 = 8;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_1_ADDR_DIS_CURR_EN3 = 9;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_2_ADDR_DIS_CURR_EN3 = 10;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_3_ADDR_DIS_CURR_EN3 = 11;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_4_ADDR_DIS_CURR_EN3 = 12;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_5_ADDR_DIS_CURR_EN3 = 13;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_6_ADDR_DIS_CURR_EN3 = 14;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_7_ADDR_DIS_CURR_EN3 = 15;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_0_MODE_CURR_EN3 = 16;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_0_ID_CURR_EN3 = 17;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_0_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_1_MODE_CURR_EN3 = 20;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_1_ID_CURR_EN3 = 21;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_1_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_2_MODE_CURR_EN3 = 24;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_2_ID_CURR_EN3 = 25;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_2_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_3_MODE_CURR_EN3 = 28;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_3_ID_CURR_EN3 = 29;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_3_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_4_MODE_CURR_EN3 = 32;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_4_ID_CURR_EN3 = 33;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_4_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_5_MODE_CURR_EN3 = 36;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_5_ID_CURR_EN3 = 37;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_5_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_6_MODE_CURR_EN3 = 40;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_6_ID_CURR_EN3 = 41;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_6_ID_CURR_EN3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_7_MODE_CURR_EN3 = 44;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_7_ID_CURR_EN3 = 45;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE2_CURR_7_ID_CURR_EN3_LEN = 3;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA = 0x030112dbull;

static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTYPE_EN4 = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTYPE_EN4_LEN = 7;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTYPE_MASK_EN4 = 7;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTYPE_MASK_EN4_LEN = 7;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TSIZE_EN4 = 14;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TSIZE_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TSIZE_MASK_EN4 = 22;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TSIZE_MASK_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTAG_EN4 = 30;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTAG_EN4_LEN = 10;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTAG_MASK_EN4 = 40;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_TTAG_MASK_EN4_LEN = 10;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_CRESP_EN4 = 50;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_CRESP_EN4_LEN = 5;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_CRESP_MASK_EN4 = 55;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_CRESP_MASK_EN4_LEN = 5;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_CRESP_POLARITY_EN4 = 60;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_SCOPE_EN4 = 61;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPA_SCOPE_EN4_LEN = 3;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX = 0x030112ddull;

static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_A_SCOPE_MASK_EN4 = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_A_SCOPE_MASK_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_A_PRESP_EN4 = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_A_PRESP_EN4_LEN = 14;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_A_PRESP_MASK_EN4 = 17;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_A_PRESP_MASK_EN4_LEN = 14;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_B_SCOPE_MASK_EN4 = 32;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_B_SCOPE_MASK_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_B_PRESP_EN4 = 35;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_B_PRESP_EN4_LEN = 14;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_B_PRESP_MASK_EN4 = 49;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_B_PRESP_MASK_EN4_LEN = 14;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_COMPX_AB_LPC_D_MODE_EN4 = 63;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_RW = 0x03011031ull;
static const uint64_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_WO_AND = 0x03011032ull;
static const uint64_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_WO_OR = 0x03011033ull;

static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_0_FIR_ERR_MASK = 0;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_1_FIR_ERR_MASK = 1;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_2_FIR_ERR_MASK = 2;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_3_FIR_ERR_MASK = 3;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_4_FIR_ERR_MASK = 4;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_5_FIR_ERR_MASK = 5;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_6_FIR_ERR_MASK = 6;
static const uint32_t PB_COM_SCOM_EQ0_EXTFIR_MASK_REG_7_FIR_ERR_MASK = 7;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR = 0x0301108cull;

static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_MASTER_CHIP_CURR_EQ2 = 0;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_TM_MASTER_CURR_EQ2 = 1;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_CHG_RATE_GP_MASTER_CURR_EQ2 = 2;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_CHG_RATE_SP_MASTER_CURR_EQ2 = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_NP_CMD_RATE_CURR_EQ2 = 8;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_NP_CMD_RATE_CURR_EQ2_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_G_AGGREGATE_CURR_EQ2 = 16;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_G_INDIRECT_EN_CURR_EQ2 = 17;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_G_GATHER_ENABLE_CURR_EQ2 = 18;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_MIN_G_CMD_RATE_CURR_EQ2 = 24;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_MIN_G_CMD_RATE_CURR_EQ2_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_R_AGGREGATE_CURR_EQ2 = 32;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_R_INDIRECT_EN_CURR_EQ2 = 33;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_R_GATHER_ENABLE_CURR_EQ2 = 34;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_MIN_R_CMD_RATE_CURR_EQ2 = 40;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE1_CURR_MIN_R_CMD_RATE_CURR_EQ2_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_MODE = 0x0301114aull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_HOP_MODE_EQ5 = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_PUMP_MODE_EQ5 = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_REPRO_MODE_EQ5 = 6;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SL_DOMAIN_SIZE_EQ5 = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_REQ_GATHER_ENABLE_EQ5 = 10;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_NHTM_EVENT_COMP_EN_EQ5 = 11;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SWITCH_OPTION_AB_EQ5 = 12;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SW_AB_WAIT_EQ5 = 13;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SW_AB_WAIT_EQ5_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SP_HW_MARK_EQ5 = 16;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SP_HW_MARK_EQ5_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_GP_HW_MARK_EQ5 = 23;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_GP_HW_MARK_EQ5_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_NP_HW_MARK_EQ5 = 30;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_NP_HW_MARK_EQ5_LEN = 6;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_MCA_RATIO_OVERRIDE_EQ5 = 36;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_MCA_RATIO_OVERRIDE_EQ5_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_MCA_RATIO_SEL_EQ5 = 42;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_MCA_RATIO_SEL_EQ5_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_PAU_STEP_OVERRIDE_EQ5 = 44;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_PAU_STEP_SEL_EQ5 = 45;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_PAU_STEP_SEL_EQ5_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_SWITCH_CD_GATE_ENABLE_EQ5 = 47;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_OP2_OVERLAP_DISABLE_EQ5 = 52;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_SERIES_ID_DISABLE_EQ5 = 53;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_TOKEN_ID_RANGE_EQ5 = 54;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_MAX_TLBI_TOKENS_EQ5 = 55;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_MAX_TLBI_TOKENS_EQ5_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_MAX_SLBI_TOKENS_EQ5 = 59;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_TMGR_MAX_SLBI_TOKENS_EQ5_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_MODE_RESET_ERROR_CAPTURE_EQ5 = 63;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ6_STATION_CR_ERROR = 0x030111acull;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR = 0x0301118eull;

static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_0_EN_CURR_EQ6 = 0;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_1_EN_CURR_EQ6 = 1;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_2_EN_CURR_EQ6 = 2;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_3_EN_CURR_EQ6 = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_4_EN_CURR_EQ6 = 4;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_5_EN_CURR_EQ6 = 5;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_6_EN_CURR_EQ6 = 6;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_7_EN_CURR_EQ6 = 7;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_0_ADDR_DIS_CURR_EQ6 = 8;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_1_ADDR_DIS_CURR_EQ6 = 9;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_2_ADDR_DIS_CURR_EQ6 = 10;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_3_ADDR_DIS_CURR_EQ6 = 11;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_4_ADDR_DIS_CURR_EQ6 = 12;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_5_ADDR_DIS_CURR_EQ6 = 13;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_6_ADDR_DIS_CURR_EQ6 = 14;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_7_ADDR_DIS_CURR_EQ6 = 15;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_0_MODE_CURR_EQ6 = 16;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_0_ID_CURR_EQ6 = 17;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_0_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_1_MODE_CURR_EQ6 = 20;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_1_ID_CURR_EQ6 = 21;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_1_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_2_MODE_CURR_EQ6 = 24;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_2_ID_CURR_EQ6 = 25;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_2_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_3_MODE_CURR_EQ6 = 28;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_3_ID_CURR_EQ6 = 29;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_3_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_4_MODE_CURR_EQ6 = 32;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_4_ID_CURR_EQ6 = 33;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_4_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_5_MODE_CURR_EQ6 = 36;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_5_ID_CURR_EQ6 = 37;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_5_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_6_MODE_CURR_EQ6 = 40;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_6_ID_CURR_EQ6 = 41;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_6_ID_CURR_EQ6_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_7_MODE_CURR_EQ6 = 44;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_7_ID_CURR_EQ6 = 45;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE2_CURR_7_ID_CURR_EQ6_LEN = 3;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ7_EXTFIR_ACTION0_REG = 0x030111f4ull;

static const uint32_t PB_COM_SCOM_EQ7_EXTFIR_ACTION0_REG_EXTFIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_EQ7_EXTFIR_ACTION0_REG_EXTFIR_ACTION0_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_EQ7_EXTFIR_ACTION1_REG = 0x030111f5ull;

static const uint32_t PB_COM_SCOM_EQ7_EXTFIR_ACTION1_REG_EXTFIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_EQ7_EXTFIR_ACTION1_REG_EXTFIR_ACTION1_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_RW = 0x03011331ull;
static const uint64_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_WO_AND = 0x03011332ull;
static const uint64_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_WO_OR = 0x03011333ull;

static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_0_FIR_ERR_MASK = 0;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_1_FIR_ERR_MASK = 1;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_2_FIR_ERR_MASK = 2;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_3_FIR_ERR_MASK = 3;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_4_FIR_ERR_MASK = 4;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_5_FIR_ERR_MASK = 5;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_6_FIR_ERR_MASK = 6;
static const uint32_t PB_COM_SCOM_ES1_EXTFIR_MASK_REG_7_FIR_ERR_MASK = 7;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT = 0x0301134bull;

static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_MASTER_CHIP_NEXT_ES2 = 0;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_TM_MASTER_NEXT_ES2 = 1;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_CHG_RATE_GP_MASTER_NEXT_ES2 = 2;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_CHG_RATE_SP_MASTER_NEXT_ES2 = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_NP_CMD_RATE_NEXT_ES2 = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_NP_CMD_RATE_NEXT_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_G_AGGREGATE_NEXT_ES2 = 16;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_G_INDIRECT_EN_NEXT_ES2 = 17;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_G_GATHER_ENABLE_NEXT_ES2 = 18;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_MIN_G_CMD_RATE_NEXT_ES2 = 24;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_MIN_G_CMD_RATE_NEXT_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_R_AGGREGATE_NEXT_ES2 = 32;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_R_INDIRECT_EN_NEXT_ES2 = 33;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_R_GATHER_ENABLE_NEXT_ES2 = 34;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_MIN_R_CMD_RATE_NEXT_ES2 = 40;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE1_NEXT_MIN_R_CMD_RATE_NEXT_ES2_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE = 0x0301136bull;

static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_0_ES2 = 0;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_0_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_1_ES2 = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_1_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_2_ES2 = 16;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_2_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_3_ES2 = 24;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_3_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_4_ES2 = 32;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_4_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_5_ES2 = 40;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_5_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_6_ES2 = 48;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_6_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_7_ES2 = 56;
static const uint32_t PB_COM_SCOM_ES2_STATION_SP_CMD_RATE_7_ES2_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES3_EXTFIR_REG_RW = 0x030113aeull;
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_REG_WO_AND = 0x030113afull;
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_REG_WO_OR = 0x030113b0ull;

static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_0_FIR_ERR = 0;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_1_FIR_ERR = 1;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_2_FIR_ERR = 2;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_3_FIR_ERR = 3;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_4_FIR_ERR = 4;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_5_FIR_ERR = 5;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_6_FIR_ERR = 6;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_7_FIR_ERR = 7;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_ACTION0_REG = 0x03011386ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0_LEN = 22;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_ACTION1_REG = 0x03011387ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1_LEN = 22;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES4_STATION_MODE = 0x030113caull;

static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_HOP_MODE_ES4 = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_PUMP_MODE_ES4 = 5;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_REPRO_MODE_ES4 = 6;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SL_DOMAIN_SIZE_ES4 = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_REQ_GATHER_ENABLE_ES4 = 10;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_NHTM_EVENT_COMP_EN_ES4 = 11;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SWITCH_OPTION_AB_ES4 = 12;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SW_AB_WAIT_ES4 = 13;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SW_AB_WAIT_ES4_LEN = 3;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SP_HW_MARK_ES4 = 16;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SP_HW_MARK_ES4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_GP_HW_MARK_ES4 = 23;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_GP_HW_MARK_ES4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_NP_HW_MARK_ES4 = 30;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_NP_HW_MARK_ES4_LEN = 6;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_MCA_RATIO_OVERRIDE_ES4 = 36;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_MCA_RATIO_OVERRIDE_ES4_LEN = 3;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_MCA_RATIO_SEL_ES4 = 42;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_MCA_RATIO_SEL_ES4_LEN = 2;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_PAU_STEP_OVERRIDE_ES4 = 44;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_PAU_STEP_SEL_ES4 = 45;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_PAU_STEP_SEL_ES4_LEN = 2;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_SWITCH_CD_GATE_ENABLE_ES4 = 47;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_OP2_OVERLAP_DISABLE_ES4 = 52;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_SERIES_ID_DISABLE_ES4 = 53;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_TOKEN_ID_RANGE_ES4 = 54;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_MAX_TLBI_TOKENS_ES4 = 55;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_MAX_TLBI_TOKENS_ES4_LEN = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_MAX_SLBI_TOKENS_ES4 = 59;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_TMGR_MAX_SLBI_TOKENS_ES4_LEN = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_MODE_RESET_ERROR_CAPTURE_ES4 = 63;
// proc/reg00009.H

static const uint64_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE = 0x030113ebull;

static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_0_ES4 = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_0_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_1_ES4 = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_1_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_2_ES4 = 16;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_2_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_3_ES4 = 24;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_3_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_4_ES4 = 32;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_4_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_5_ES4 = 40;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_5_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_6_ES4 = 48;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_6_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_7_ES4 = 56;
static const uint32_t PB_COM_SCOM_ES4_STATION_SP_CMD_RATE_7_ES4_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM10_PMU1_TLPM_COUNTER = 0x1001181cull;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM23_CFG_TLPM_REG = 0x1101181aull;

static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_EN = 0;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_RESET_MODE = 1;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_COUNTER_MODE = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_GLOBAL_PMISC_DIS = 3;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_GLOBAL_PMISC_MODE = 4;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_EXTERNAL_FREEZE = 5;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_0_1_OP = 6;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_0_1_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_2_3_OP = 8;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_2_3_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_4_5_OP = 10;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_4_5_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_6_7_OP = 12;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_6_7_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_8_9_OP = 14;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_8_9_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_10_11_OP = 16;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_10_11_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_12_13_OP = 18;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_12_13_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_14_15_OP = 20;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_14_15_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_16_17_OP = 22;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_16_17_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_18_19_OP = 24;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_18_19_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_20_21_OP = 26;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_20_21_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_22_23_OP = 28;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_22_23_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_24_25_OP = 30;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_24_25_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_26_27_OP = 32;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_26_27_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_28_29_OP = 34;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_28_29_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_30_31_OP = 36;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_30_31_OP_LEN = 2;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU0 = 38;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU0_LEN = 3;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU1 = 41;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU1_LEN = 3;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU2 = 44;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU2_LEN = 3;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU3 = 47;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_CASCADE_PMU3_LEN = 3;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_SPARE = 50;
static const uint32_t PB_PTLSCOM23_CFG_TLPM_REG_SPARE_LEN = 6;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM23_CNPM_PMU_PRESCALER = 0x11011820ull;

static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0 = 0;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1 = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2 = 4;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3 = 6;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0 = 8;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1 = 10;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2 = 12;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3 = 14;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0 = 16;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1 = 18;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2 = 20;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3 = 22;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0 = 24;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1 = 26;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2 = 28;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3 = 30;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0 = 32;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1 = 34;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2 = 36;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3 = 38;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0 = 40;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1 = 42;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2 = 44;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3 = 46;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0 = 48;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1 = 50;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2 = 52;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3 = 54;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0 = 56;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1 = 58;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2 = 60;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3 = 62;
static const uint32_t PB_PTLSCOM23_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3_LEN = 2;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM23_PMU3_TLPM_COUNTER = 0x1101181eull;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM23_PSAVE01_MODE_CFG = 0x11011814ull;

static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_MODE = 0;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_MODE_LEN = 2;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_WIDTH = 2;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_WIDTH_LEN = 3;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_SPARE = 5;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_MIN_RAND_UC = 8;
static const uint32_t PB_PTLSCOM23_PSAVE01_MODE_CFG_MIN_RAND_UC_LEN = 8;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM23_TL_LINK_DLY_0123_REG = 0x1101180eull;
// proc/reg00009.H

static const uint64_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG = 0x11011819ull;

static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_01_RT_DELAY_CTL_SET = 0;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_01_RT_DELAY_CTL_SET_LEN = 2;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_23_RT_DELAY_CTL_SET = 2;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_23_RT_DELAY_CTL_SET_LEN = 2;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_01_RT_DELAY_CTL_STAT = 4;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_01_RT_DELAY_CTL_STAT_LEN = 2;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_23_RT_DELAY_CTL_STAT = 6;
static const uint32_t PB_PTLSCOM23_TL_LINK_RT_DELAY_CTL_REG_23_RT_DELAY_CTL_STAT_LEN = 2;
// proc/reg00010.H

static const uint64_t PB_PTLSCOM45_TL_LINK_SYN_01_REG = 0x12011812ull;
// proc/reg00010.H

static const uint64_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG = 0x1301182cull;

static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_0 = 0;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_0_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_1 = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_1_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_2 = 14;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_2_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_3 = 21;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_3_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_4 = 28;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_4_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_5 = 35;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_5_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_6 = 42;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_6_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_7 = 49;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_7_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_8 = 56;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_LINK_EVENT_8_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX1_REG_ALT_EVENTS = 63;
// proc/reg00010.H

static const uint64_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG = 0x1301182dull;

static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_9 = 0;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_9_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_10 = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_10_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_11 = 14;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_11_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_12 = 21;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_12_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_13 = 28;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_13_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_14 = 35;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_14_LEN = 7;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_15 = 42;
static const uint32_t PB_PTLSCOM67_CFG_TLPM_MUX2_REG_15_LEN = 7;
// proc/reg00010.H

static const uint64_t PB_PTLSCOM67_EN_DOB_ECC_ERR_REG = 0x13011818ull;
// proc/reg00010.H

static const uint64_t PB_PTLSCOM67_PERFTRACE_CFG_REG = 0x1301182bull;

static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_HI_ENABLE = 0;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_HI_FIXED_WINDOW_MODE = 1;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_HI_PRESCALE_MODE = 2;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_TSPARE6 = 3;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_LO_ENABLE = 4;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_LO_FIXED_WINDOW_MODE = 5;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_LO_PRESCALE_MODE = 6;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_TSPARE7 = 7;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_HI_SELECT = 8;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_HI_SELECT_LEN = 2;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_LO_SELECT = 10;
static const uint32_t PB_PTLSCOM67_PERFTRACE_CFG_REG_ERFTRACE_LO_SELECT_LEN = 2;
// proc/reg00010.H

static const uint64_t PB_BRIDGE_HCA_FIR_DATA_RW = 0x03011d40ull;
static const uint64_t PB_BRIDGE_HCA_FIR_DATA_WO_AND = 0x03011d41ull;
static const uint64_t PB_BRIDGE_HCA_FIR_DATA_WO_OR = 0x03011d42ull;

static const uint32_t PB_BRIDGE_HCA_FIR_DATA_FIR_DATA_BITS = 0;
static const uint32_t PB_BRIDGE_HCA_FIR_DATA_FIR_DATA_BITS_LEN = 28;
// proc/reg00010.H

static const uint64_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM = 0x03011cc1ull;

static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_ALLOC = 0;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SCOPE = 1;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SCOPE_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_PRIORITY = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SIZE_SMALL = 5;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SPARE67 = 6;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SPARE67_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_BASE = 8;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_BASE_LEN = 32;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SIZE = 40;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MEM_SIZE_LEN = 9;
// proc/reg00010.H

static const uint64_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT = 0x03011cc2ull;

static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_SPARE = 0;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_SPARE_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_CRESP_OV = 2;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_REPAIR = 3;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_BUF_WAIT = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_STATUS_TRIG_DROPPED_Q = 5;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_ADDR_ERROR = 6;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_STATUS_REC_DROPPED_Q = 7;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_INIT = 8;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_PREREQ = 9;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_READY = 10;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_TRACING = 11;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_PAUSED = 12;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_FLUSH = 13;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_COMPLETE = 14;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_ENABLE = 15;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_HTMCO_STATUS_STAMP = 16;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_STATUS_SCOM_ERROR = 17;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_STATUS_PARITY_ERROR = 18;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_STAT_STATUS_INVALID_CRESP = 19;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_CLK_REGION = 0x02030006ull;

static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_CMD = 0;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_CMD_LEN = 2;
static const uint32_t TP_TCN0_N0_CLK_REGION_SLAVE_MODE = 2;
static const uint32_t TP_TCN0_N0_CLK_REGION_MASTER_MODE = 3;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_PERV = 4;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT1 = 5;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT2 = 6;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT3 = 7;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT4 = 8;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT5 = 9;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT6 = 10;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT7 = 11;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT8 = 12;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT9 = 13;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT10 = 14;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT11 = 15;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT12 = 16;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT13 = 17;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_REGION_UNIT14 = 18;
static const uint32_t TP_TCN0_N0_CLK_REGION_SEL_THOLD_SL = 48;
static const uint32_t TP_TCN0_N0_CLK_REGION_SEL_THOLD_NSL = 49;
static const uint32_t TP_TCN0_N0_CLK_REGION_SEL_THOLD_ARY = 50;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_PULSE_USE_EVEN = 52;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_START_RUNN_SUPPR_FIRST_CLK = 53;
static const uint32_t TP_TCN0_N0_CLK_REGION_CLOCK_STOP_RUNN_SUPPR_LAST_CLK = 54;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_CPLT_CONF0_RW = 0x02000008ull;
static const uint64_t TP_TCN0_N0_CPLT_CONF0_WO_CLEAR = 0x02000028ull;
static const uint64_t TP_TCN0_N0_CPLT_CONF0_WO_OR = 0x02000018ull;

static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE0_SEL_DC = 0;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE0_SEL_DC_LEN = 6;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_6G = 6;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_7G = 7;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE1_SEL_DC = 8;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE1_SEL_DC_LEN = 6;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_14G = 14;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_15G = 15;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE2_SEL_DC = 16;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE2_SEL_DC_LEN = 6;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_22G = 22;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_23G = 23;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE3_SEL_DC = 24;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_PROBE3_SEL_DC_LEN = 6;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_30G = 30;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_31G = 31;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_MISC_OFLOW_FEH_SEL_DC = 32;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_CC_SCAN_PROTECT_DC = 33;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_CC_SDIS_DC_N = 34;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_CC_SCAN_DIAG_DC = 35;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_TEST_CONTROL_36G = 36;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_TEST_CONTROL_37G = 37;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_TEST_CONTROL_38G = 38;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_TEST_CONTROL_39G = 39;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_EPS_MASK_VITL_PCB_ERR_DC = 40;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_CTRL_CC_MASK_VITL_SCAN_OPCG_ERR_DC = 41;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_42G = 42;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_43G = 43;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_TC_PCB_DBG_GLB_BRCST_EN = 44;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_RESERVED_45G = 45;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_TC_SKIT_CANARY_MODE_DC = 46;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_47G = 47;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_TC_TOPOLOGY_ID_DC = 48;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_TC_TOPOLOGY_ID_DC_LEN = 4;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_TC_TOPOLOGY_MODE_DC = 52;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_53G = 53;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_54G = 54;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_55G = 55;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_56G = 56;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_57G = 57;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_58G = 58;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_59G = 59;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_60G = 60;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_61G = 61;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_62G = 62;
static const uint32_t TP_TCN0_N0_CPLT_CONF0_FREE_USAGE_63G = 63;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_CPLT_CTRL0_RW = 0x02000000ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL0_WO_CLEAR = 0x02000020ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL0_WO_OR = 0x02000010ull;

static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_CC_ABSTCLK_MUXSEL_DC = 0;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_UNIT_SYNCCLK_MUXSEL_DC = 1;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_CC_FLUSHMODE_INH = 2;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_CC_FORCE_ALIGN = 3;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_UNIT_ARY_WRT_THRU_DC = 4;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_VITL_PROTECTION = 6;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_CC_ABIST_RECOV_DISABLE_DC = 8;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_11A = 11;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_SKIT_MODE_BIST_DC = 12;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_UNIT_DETERMINISTIC_TEST_ENA_DC = 13;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_UNIT_CONSTRAIN_SAFESCAN_DC = 14;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_UNIT_RRFA_TEST_ENA_DC = 15;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_18A = 18;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_19A = 19;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_PSRO_SEL_DC = 20;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_TC_PSRO_SEL_DC_LEN = 8;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_32A = 32;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_33A = 33;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_34A = 34;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_35A = 35;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_38A = 38;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_39A = 39;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_MISC_CLKDIV_SEL_DC = 40;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_MISC_CLKDIV_SEL_DC_LEN = 2;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_42A = 42;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_RESERVED_43A = 43;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_CTRL_CC_PIN_LBIST_DC = 47;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_48A = 48;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_49A = 49;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_50A = 50;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_51A = 51;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_52A = 52;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_53A = 53;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_54A = 54;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_55A = 55;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_56A = 56;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_57A = 57;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_58A = 58;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_59A = 59;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_60A = 60;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_61A = 61;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_62A = 62;
static const uint32_t TP_TCN0_N0_CPLT_CTRL0_FREE_USAGE_63A = 63;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1 = 0x020107ceull;

static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_DO = 0;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_DO_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_DO = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_DO_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_DO = 4;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_DO_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_DO = 6;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_DO_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_DO = 8;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_DO_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_DO = 10;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_DO_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_WAITN = 24;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_WAITN = 25;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_WAITN = 26;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_WAITN = 27;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_WAITN = 28;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_WAITN = 29;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_BANK = 36;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_BANK = 37;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_BANK = 38;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_BANK = 39;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_BANK = 40;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_BANK = 41;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_LT = 48;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_LT_LEN = 3;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_SELECTOR = 51;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_LT = 52;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_LT_LEN = 3;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_SELECTOR = 55;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2 = 0x02040109ull;

static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_00 = 0;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_01 = 1;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_02 = 2;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_03 = 3;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_04 = 4;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_05 = 5;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_06 = 6;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_07 = 7;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_08 = 8;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_09 = 9;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_10 = 10;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_11 = 11;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_12 = 12;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_13 = 13;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_14 = 14;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_15 = 15;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_16 = 16;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_17 = 17;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_18 = 18;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_19 = 19;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_20 = 20;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_21 = 21;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_22 = 22;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_23 = 23;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_24 = 24;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_25 = 25;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_26 = 26;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_27 = 27;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_28 = 28;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_29 = 29;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_30 = 30;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_31 = 31;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_32 = 32;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_33 = 33;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_34 = 34;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_35 = 35;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_36 = 36;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_37 = 37;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_38 = 38;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_39 = 39;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_40 = 40;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_41 = 41;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_42 = 42;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_43 = 43;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_44 = 44;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_45 = 45;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_46 = 46;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_47 = 47;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_48 = 48;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_49 = 49;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_50 = 50;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_51 = 51;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_52 = 52;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_53 = 53;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_54 = 54;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_55 = 55;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_56 = 56;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_57 = 57;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_58 = 58;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_59 = 59;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_60 = 60;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_61 = 61;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_62 = 62;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION2_63 = 63;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_EPS_THERM_WSUB_INJECT_REG = 0x02050011ull;

static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_INJECT_REG_TRIP = 0;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_INJECT_REG_TRIP_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_INJECT_REG_MODE = 2;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_INJECT_REG_MODE_LEN = 2;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_HOSTATTN_MASK_RW = 0x02040044ull;
static const uint64_t TP_TCN0_N0_HOSTATTN_MASK_WO_CLEAR = 0x02040064ull;
static const uint64_t TP_TCN0_N0_HOSTATTN_MASK_WO_OR = 0x02040054ull;

static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_01 = 1;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_02 = 2;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_03 = 3;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_04 = 4;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_05 = 5;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_06 = 6;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_07 = 7;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_08 = 8;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_09 = 9;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_10 = 10;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_11 = 11;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_12 = 12;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_13 = 13;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_14 = 14;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_15 = 15;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_16 = 16;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_17 = 17;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_18 = 18;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_19 = 19;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_20 = 20;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_21 = 21;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_22 = 22;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_23 = 23;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_24 = 24;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_25 = 25;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_26 = 26;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_27 = 27;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_28 = 28;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_29 = 29;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_30 = 30;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_31 = 31;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_32 = 32;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_33 = 33;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_34 = 34;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_35 = 35;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_36 = 36;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_37 = 37;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_38 = 38;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_39 = 39;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_40 = 40;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_41 = 41;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_42 = 42;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_43 = 43;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_44 = 44;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_45 = 45;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_46 = 46;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_47 = 47;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_48 = 48;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_49 = 49;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_50 = 50;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_51 = 51;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_52 = 52;
static const uint32_t TP_TCN0_N0_HOSTATTN_MASK_53 = 53;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_OPCG_ALIGN = 0x02030001ull;

static const uint32_t TP_TCN0_N0_OPCG_ALIGN_INOP_ALIGN = 0;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_INOP_ALIGN_LEN = 4;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SNOP_ALIGN = 4;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SNOP_ALIGN_LEN = 4;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ENOP_ALIGN = 8;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ENOP_ALIGN_LEN = 4;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_INOP_WAIT = 12;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_INOP_WAIT_LEN = 8;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SNOP_WAIT = 20;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SNOP_WAIT_LEN = 12;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ENOP_WAIT = 32;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ENOP_WAIT_LEN = 8;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_INOP_FORCE_SG = 40;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SNOP_FORCE_SG = 41;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ENOP_FORCE_SG = 42;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_NO_WAIT_ON_CLK_CMD = 43;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ALIGN_SOURCE_SELECT = 44;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_ALIGN_SOURCE_SELECT_LEN = 2;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SCAN_RATIO = 47;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_SCAN_RATIO_LEN = 5;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_OPCG_WAIT_CYCLES = 52;
static const uint32_t TP_TCN0_N0_OPCG_ALIGN_OPCG_WAIT_CYCLES_LEN = 12;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_SCAN_REGION_TYPE = 0x02030005ull;

static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SYSTEM_FAST_INIT = 0;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_PARALLEL_SCAN = 1;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_PARALLEL_SCAN_AND_NOTOR = 2;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_VITL = 3;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_PERV = 4;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT1 = 5;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT2 = 6;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT3 = 7;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT4 = 8;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT5 = 9;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT6 = 10;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT7 = 11;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT8 = 12;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT9 = 13;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT10 = 14;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT11 = 15;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT12 = 16;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT13 = 17;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_REGION_UNIT14 = 18;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_FUNC = 48;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_CFG = 49;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_CCFG_GPTR = 50;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_REGF = 51;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_LBIST = 52;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_ABIST = 53;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_REPR = 54;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_TIME = 55;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_BNDY = 56;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_FARR = 57;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_CMSK = 58;
static const uint32_t TP_TCN0_N0_SCAN_REGION_TYPE_SCAN_TYPE_INEX = 59;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_TRA0_TR1_CONFIG_2 = 0x02010445ull;

static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_2_A = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_2_B = 24;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_2_B_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_TRA1_TR0_TRACE_HI_DATA_REG = 0x02010480ull;

static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_TRA1_TR0_CONFIG_4 = 0x02010487ull;

static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_4_A = 0;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_4_B = 24;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_4_B_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_XSTOP2 = 0x0203000dull;

static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_MASK_B = 0;
static const uint32_t TP_TCN0_N0_XSTOP2_ALIGNED_XSTOP2 = 1;
static const uint32_t TP_TCN0_N0_XSTOP2_TRIGGER_OPCG_ON_XSTOP2 = 2;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_WAIT_ALLWAYS = 3;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_PERV = 4;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT1 = 5;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT2 = 6;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT3 = 7;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT4 = 8;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT5 = 9;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT6 = 10;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT7 = 11;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT8 = 12;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT9 = 13;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT10 = 14;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT11 = 15;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT12 = 16;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT13 = 17;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_UNIT14 = 18;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_WAIT_CYCLES = 48;
static const uint32_t TP_TCN0_N0_XSTOP2_XSTOP2_WAIT_CYCLES_LEN = 12;
// proc/reg00010.H

static const uint64_t TP_TCN0_N0_XSTOP_MASK_RW = 0x02040040ull;
static const uint64_t TP_TCN0_N0_XSTOP_MASK_WO_CLEAR = 0x02040060ull;
static const uint64_t TP_TCN0_N0_XSTOP_MASK_WO_OR = 0x02040050ull;

static const uint32_t TP_TCN0_N0_XSTOP_MASK_01 = 1;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_02 = 2;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_03 = 3;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_04 = 4;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_05 = 5;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_06 = 6;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_07 = 7;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_08 = 8;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_09 = 9;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_10 = 10;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_11 = 11;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_12 = 12;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_13 = 13;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_14 = 14;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_15 = 15;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_16 = 16;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_17 = 17;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_18 = 18;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_19 = 19;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_20 = 20;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_21 = 21;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_22 = 22;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_23 = 23;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_24 = 24;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_25 = 25;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_26 = 26;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_27 = 27;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_28 = 28;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_29 = 29;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_30 = 30;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_31 = 31;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_32 = 32;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_33 = 33;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_34 = 34;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_35 = 35;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_36 = 36;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_37 = 37;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_38 = 38;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_39 = 39;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_40 = 40;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_41 = 41;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_42 = 42;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_43 = 43;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_44 = 44;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_45 = 45;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_46 = 46;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_47 = 47;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_48 = 48;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_49 = 49;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_50 = 50;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_51 = 51;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_52 = 52;
static const uint32_t TP_TCN0_N0_XSTOP_MASK_53 = 53;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1 = 0x03050001ull;

static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT = 0;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT_LEN = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT_LEN = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT = 32;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT_LEN = 16;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_SKITTER_DATA0 = 0x03050019ull;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_OPCG_CAPT2 = 0x03030011ull;

static const uint32_t TP_TCN1_N1_OPCG_CAPT2_13_01EVEN = 4;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_13_01EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_14_01ODD = 9;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_14_01ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_15_02EVEN = 14;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_15_02EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_16_02ODD = 19;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_16_02ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_17_03EVEN = 24;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_17_03EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_18_03ODD = 29;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_18_03ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_19_04EVEN = 34;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_19_04EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_20_04ODD = 39;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_20_04ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_21_05EVEN = 44;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_21_05EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_22_05ODD = 49;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_22_05ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_23_06EVEN = 54;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_23_06EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_24_06ODD = 59;
static const uint32_t TP_TCN1_N1_OPCG_CAPT2_24_06ODD_LEN = 5;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA0_TR0_CONFIG_3 = 0x03010406ull;

static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_3_C = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_3_D = 24;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_3_D_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA0_TR1_TRACE_HI_DATA_REG = 0x03010440ull;

static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA1_TR1_CONFIG_5 = 0x030104c8ull;

static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_5_C = 0;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_5_D = 24;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_5_D_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA2_TR0_CONFIG = 0x03010502ull;

static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA2_TR1_CONFIG_2 = 0x03010545ull;

static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_2_A = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_2_B = 24;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_2_B_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG = 0x03010581ull;

static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA3_TR0_CONFIG_4 = 0x03010587ull;

static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_4_A = 0;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_4_B = 24;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_4_B_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA3_TR1_CONFIG = 0x030105c2ull;

static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN1_N1_TRA3_TR1_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA4_TR0_CONFIG_5 = 0x03010608ull;

static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_5_C = 0;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_5_D = 24;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_5_D_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA5_TR1_CONFIG_3 = 0x030106c6ull;

static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_3_C = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_3_D = 24;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_3_D_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA6_TR1_CONFIG_4 = 0x03010747ull;

static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_4_A = 0;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_4_B = 24;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_4_B_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_CONFIG_2 = 0x03010785ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_2_A = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_2_B = 24;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_2_B_LEN = 24;
// proc/reg00010.H

static const uint64_t TP_TPBR_AD_LPC_CMD_REG = 0x00090041ull;

static const uint32_t TP_TPBR_AD_LPC_CMD_REG_RNW = 0;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_SIZE = 5;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_SIZE_LEN = 7;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_ADR = 32;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_ADR_LEN = 32;
// proc/reg00010.H

static const uint64_t TP_TPBR_AD_SND_MODE_REG = 0x00090021ull;

static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_TRC_GLB_TRIG0 = 0;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_TRC_GLB_TRIG1 = 1;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_GLB_PULSE_MODE = 2;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_SINGLE_OUTSTANDING_CMD = 3;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_PROG_REQ_DELAY = 4;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_PROG_REQ_DELAY_LEN = 4;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_ERR_CMD = 8;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_HTM_CMD = 9;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_TRACE_CMD = 10;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_TOD_CMD = 11;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_XSCOM_CMD = 12;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_CLR_ERR_CMD = 13;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_ERR_CMD = 14;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_HTM_CMD = 15;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_TRACE_CMD = 16;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_TOD_CMD = 17;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_XSCOM_CMD = 18;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_CHECKSTOP = 19;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_MANUAL_SET_PB_STOP = 20;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_MANUAL_CLR_PB_STOP = 21;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_PB_STOP = 22;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_MANUAL_PB_SWITCH_ABCD = 25;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_RECEIVE_OWN_TRIGGER = 26;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_RECEIVE_OWN_TRIGGER_LEN = 2;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_RECEIVE_OWN_TOD = 28;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_RESET_TOD_STATE = 29;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_PB_SWITCH_AB = 30;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_PB_SWITCH_CD = 31;
// proc/reg00010.H

static const uint64_t TP_TPBR_PBA_PBAO_BCUE_PBADR = 0x00068018ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_0_1 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_0_1_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_PB_OFFSET = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_PB_OFFSET_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_25_26 = 25;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_25_26_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_EXTADDR = 27;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_EXTADDR_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_41_42 = 41;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_41_42_LEN = 2;
// proc/reg00010.H

static const uint64_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT = 0x00068024ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_IN_PROGRESS = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_ERROR = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_WRITE_IN_PROGRESS = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_RESERVATION_SET = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_CAPTURE = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_CAPTURE_LEN = 16;
// proc/reg00010.H

static const uint64_t TP_TPBR_PSI_WRAP_TX_ERR_MODE = 0x03011c07ull;
// proc/reg00010.H

static const uint64_t TP_TPBR_PSIHB_EMPTY_10 = 0x03011d10ull;
// proc/reg00010.H

static const uint64_t TP_TPBR_PSIHB_EMPTY_1B = 0x03011d1bull;
// proc/reg00010.H

static const uint64_t TP_TPBR_PSIHB_FIR_ACTION0_REG = 0x03011d06ull;

static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_PB_ECC_ERR_CE_ACTION0 = 0;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_PB_ECC_ERR_UE_ACTION0 = 1;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_PB_ECC_ERR_SUE_ACTION0 = 2;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT_FROM_ERROR_ACTION0 = 3;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT_FROM_FSP_ACTION0 = 4;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_FSP_ECC_ERR_CE_ACTION0 = 5;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_FSP_ECC_ERR_UE_ACTION0 = 6;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_ERROR_STATE_ACTION0 = 7;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INVALID_TTYPE_ACTION0 = 8;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INVALID_CRESP_ACTION0 = 9;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_PB_DATA_TIME_OUT_ACTION0 = 10;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_PB_PARITY_ERROR_ACTION0 = 11;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_FSP_ACCESS_TRUSTED_SPACE_ACTION0 = 12;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_UNEXPECTED_PB_ACTION0 = 13;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT_REG_CHANGE_WHILE_ACTIVE_ACTION0 = 14;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT0_ADDRESS_ERROR_ACTION0 = 15;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT1_ADDRESS_ERROR_ACTION0 = 16;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT2_ADDRESS_ERROR_ACTION0 = 17;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT3_ADDRESS_ERROR_ACTION0 = 18;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT4_ADDRESS_ERROR_ACTION0 = 19;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_INTERRUPT5_ADDRESS_ERROR_ACTION0 = 20;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_TCBR_TP_PSI_GLB_ERR_0_ACTION0 = 21;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_TCBR_TP_PSI_GLB_ERR_1_ACTION0 = 22;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_UPSTREAM_FIR_ACTION0 = 23;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_SPARE_FIR_ACTION0 = 24;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_SPARE_FIR_ACTION0_LEN = 3;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION0_REG_FIR_PARITY_ERROR_ACTION0 = 27;
// proc/reg00010.H

static const uint64_t TP_TPBR_PSIHB_FIR_ACTION1_REG = 0x03011d07ull;

static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_PB_ECC_ERR_CE_ACTION1 = 0;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_PB_ECC_ERR_UE_ACTION1 = 1;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_PB_ECC_ERR_SUE_ACTION1 = 2;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT_FROM_ERROR_ACTION1 = 3;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT_FROM_FSP_ACTION1 = 4;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_FSP_ECC_ERR_CE_ACTION1 = 5;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_FSP_ECC_ERR_UE_ACTION1 = 6;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_ERROR_STATE_ACTION1 = 7;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INVALID_TTYPE_ACTION1 = 8;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INVALID_CRESP_ACTION1 = 9;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_PB_DATA_TIME_OUT_ACTION1 = 10;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_PB_PARITY_ERROR_ACTION1 = 11;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_FSP_ACCESS_TRUSTED_SPACE_ACTION1 = 12;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_UNEXPECTED_PB_ACTION1 = 13;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT_REG_CHANGE_WHILE_ACTIVE_ACTION1 = 14;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT0_ADDRESS_ERROR_ACTION1 = 15;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT1_ADDRESS_ERROR_ACTION1 = 16;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT2_ADDRESS_ERROR_ACTION1 = 17;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT3_ADDRESS_ERROR_ACTION1 = 18;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT4_ADDRESS_ERROR_ACTION1 = 19;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_INTERRUPT5_ADDRESS_ERROR_ACTION1 = 20;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_TCBR_TP_PSI_GLB_ERR_0_ACTION1 = 21;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_TCBR_TP_PSI_GLB_ERR_1_ACTION1 = 22;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_UPSTREAM_FIR_ACTION1 = 23;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_SPARE_FIR_ACTION1 = 24;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_SPARE_FIR_ACTION1_LEN = 3;
static const uint32_t TP_TPBR_PSIHB_FIR_ACTION1_REG_FIR_PARITY_ERROR_ACTION1 = 27;
// proc/reg00010.H

static const uint64_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG = 0x020f001full;

static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CE_ERROR = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CHIPLET_ERRORS = 1;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CHIPLET_ERRORS_LEN = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_PARITY_ERROR = 4;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_DATA_BUFFER_ERROR = 5;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_ADDR_BUFFER_ERROR = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_PCB_FSM_ERROR = 7;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CL_FSM_ERROR = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_INT_RX_FSM_ERROR = 9;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_INT_TX_FSM_ERROR = 10;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_INT_TYPE_ERROR = 11;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CL_DATA_ERROR = 12;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_INFO_ERROR = 13;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_SEQ_ERROR = 14;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CHIPLET_ATOMIC_LOCK_ERROR = 15;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_PCB_INTERFACE_ERROR = 16;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CHIPLET_OFFLINE = 17;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_EDRAM_SEQUENCE_ERR = 18;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CTRL_REG_PARITY_ERROR = 19;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_ADDRESS_REG_PARITY_ERROR = 20;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_TIMEOUT_REG_PARITY_ERROR = 21;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_CONFIG_REG_PARITY_ERROR = 22;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_DIV_REG_PARITY_ERROR = 23;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_PLL_UNLOCK_ERROR = 24;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_PLL_UNLOCK_ERROR_LEN = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_QME_INTERFACE_PARITY_ERROR = 32;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_QME_DATA_PARITY_ERROR = 33;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_QME_ADDR_PARITY_ERROR = 34;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ERROR_REG_QME_FSM_ERROR = 35;
// proc/reg00010.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG = 0x030f001full;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CE_ERROR = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CHIPLET_ERRORS = 1;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CHIPLET_ERRORS_LEN = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_PARITY_ERROR = 4;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_DATA_BUFFER_ERROR = 5;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_ADDR_BUFFER_ERROR = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_PCB_FSM_ERROR = 7;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CL_FSM_ERROR = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_INT_RX_FSM_ERROR = 9;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_INT_TX_FSM_ERROR = 10;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_INT_TYPE_ERROR = 11;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CL_DATA_ERROR = 12;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_INFO_ERROR = 13;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_SEQ_ERROR = 14;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CHIPLET_ATOMIC_LOCK_ERROR = 15;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_PCB_INTERFACE_ERROR = 16;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CHIPLET_OFFLINE = 17;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_EDRAM_SEQUENCE_ERR = 18;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CTRL_REG_PARITY_ERROR = 19;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_ADDRESS_REG_PARITY_ERROR = 20;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_TIMEOUT_REG_PARITY_ERROR = 21;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_CONFIG_REG_PARITY_ERROR = 22;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_DIV_REG_PARITY_ERROR = 23;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_PLL_UNLOCK_ERROR = 24;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_PLL_UNLOCK_ERROR_LEN = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_QME_INTERFACE_PARITY_ERROR = 32;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_QME_DATA_PARITY_ERROR = 33;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_QME_ADDR_PARITY_ERROR = 34;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_ERROR_REG_QME_FSM_ERROR = 35;
// proc/reg00010.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_0_REG = 0x030f0020ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_0_REG_HANG_PULSE_REG_0 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_0_REG_HANG_PULSE_REG_0_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_0_REG_SUPPRESS_HANG_0 = 6;
// proc/reg00010.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_1_REG = 0x030f0021ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_1_REG_HANG_PULSE_REG_1 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_1_REG_HANG_PULSE_REG_1_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_1_REG_SUPPRESS_HANG_1 = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_2_REG = 0x030f0022ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_2_REG_HANG_PULSE_REG_2 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_2_REG_HANG_PULSE_REG_2_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_2_REG_SUPPRESS_HANG_2 = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_3_REG = 0x030f0023ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_3_REG_HANG_PULSE_REG_3 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_3_REG_HANG_PULSE_REG_3_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_3_REG_SUPPRESS_HANG_3 = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_4_REG = 0x030f0024ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_4_REG_HANG_PULSE_REG_4 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_4_REG_HANG_PULSE_REG_4_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_4_REG_SUPPRESS_HANG_4 = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_5_REG = 0x030f0025ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_5_REG_HANG_PULSE_REG_5 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_5_REG_HANG_PULSE_REG_5_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_5_REG_SUPPRESS_HANG_5 = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_6_REG = 0x030f0026ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_6_REG_HANG_PULSE_REG_6 = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_6_REG_HANG_PULSE_REG_6_LEN = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_HANG_PULSE_6_REG_SUPPRESS_HANG_6 = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_TIMEOUT_REG = 0x030f0010ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_VITAL_SCAN_OUT = 0x030f0017ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_NET_PCBSLPERV_ASSIST_INTERRUPT_REG = 0x010f0011ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OREV = 0x0006d202ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1 = 0x00060041ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1_OCB_OCI_GPEXIVDR0_GPR1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1_OCB_OCI_GPEXIVDR0_GPR1_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML = 0x00060029ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_BUSY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_IMPRECISE_ERROR_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_BYTE_ENABLE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_LINE_MODE = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_ERROR = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_IFETCH_PENDING = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_DATAOP_PENDING = 31;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU = 0x00060028ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU_OCB_OCI_GPEXIMEM_MEM_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU_OCB_OCI_GPEXIMEM_MEM_ADDR_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0 = 0x00060030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0_LEN = 30;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0 = 0x00060080ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_0_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_1 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_1_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR = 0x00062020ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR_OCB_OCI_GPEOXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR_OCB_OCI_GPEOXIXCR_XCR_LEN = 3;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC = 0x00062019ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_SIB_PIB_IFETCH_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_MEM_IFETCH_PENDING = 35;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR = 0x00064024ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR = 0x00064014ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_IR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_EDR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_EDR_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5 = 0x00066045ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5_OCB_OCI_GPEXIVDR4_GPR5 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5_OCB_OCI_GPEXIVDR4_GPR5_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM = 0x00066017ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_R_NW = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_BUSY = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_BYTE_ENABLE = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_LINE_MODE = 43;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ERROR = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_DATAOP_PENDING = 63;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA = 0x00066012ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4 = 0x00066082ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_4_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_5 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_5_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0 = 0x0006c800ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_FRAME_SIZE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_FRAME_SIZE_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_OUT_COUNT = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_OUT_COUNT_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_DELAY = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_DELAY_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_COUNT = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_COUNT_LEN = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4 = 0x0006c824ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_6_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_7 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_7_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_8 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_8_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_9 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_9_LEN = 16;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_DORP1 = 0x0006c183ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_QUOTIENT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_QUOTIENT_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_REMAINDER = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_REMAINDER_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G0ISR1 = 0x0006c074ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G1ISR1 = 0x0006c075ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G2ISR1 = 0x0006c076ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G3ISR1 = 0x0006c077ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21 = 0x0006c723ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21_OCB_OCI_O2SCTRL21_O2S_INTER_FRAME_DELAY_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21_OCB_OCI_O2SCTRL21_O2S_INTER_FRAME_DELAY_1_LEN = 16;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0 = 0x0006c701ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_OUT_COUNT2_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_OUT_COUNT2_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_DELAY2_0 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_DELAY2_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_COUNT2_0 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_COUNT2_0_LEN = 6;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A = 0x0006c726ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A__ONGOING_1A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ST1A_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ST1A_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A__WRITE_WHILE_BRIDGE_BUSY_ERR_1A = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ST1A_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A__FSM_ERR_1A = 7;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3 = 0x0006c233ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2 = 0x0006c224ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_ENABLE = 31;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHI1 = 0x0006c215ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLI3 = 0x0006c232ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_RW = 0x0006c0b8ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_WO_CLEAR = 0x0006c0b9ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_WO_OR = 0x0006c0baull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_OCB_OCI_OCCFLG4_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_OCB_OCI_OCCFLG4_OCC_FLAGS_LEN = 32;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCMISC = 0x0006c080ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCMISC_WO_CLEAR = 0x0006c081ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCMISC_WO_OR = 0x0006c082ull;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR = 0x0006c501ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR_OCB_OCI_OPIT0Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR_OCB_OCI_OPIT0Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3 = 0x0006c403ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3_OCB_OCI_OPIT0Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3_OCB_OCI_OPIT0Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR = 0x0006c509ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR_OCB_OCI_OPIT1Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR_OCB_OCI_OPIT1Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR = 0x0006c511ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR_OCB_OCI_OPIT2Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR_OCB_OCI_OPIT2Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR = 0x0006c519ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7 = 0x0006c41full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7_OCB_OCI_OPIT3Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7_OCB_OCI_OPIT3Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1 = 0x0006c421ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR = 0x0006c521ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR = 0x0006c529ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR_OCB_OCI_OPIT5Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR_OCB_OCI_OPIT5Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR = 0x0006c531ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR_OCB_OCI_OPIT6Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR_OCB_OCI_OPIT6Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR = 0x0006c539ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR_OCB_OCI_OPIT7Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR_OCB_OCI_OPIT7Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00011.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5 = 0x0006c43dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5_OCB_OCI_OPIT7Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5_OCB_OCI_OPIT7Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16 = 0x0006c450ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR = 0x0006c553ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21 = 0x0006c455ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR = 0x0006c546ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1 = 0x0006c461ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10 = 0x0006c46aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27 = 0x0006c47bull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR = 0x0006c566ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_PAYLOAD_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR = 0x0006c582ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_7_LEN = 4;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR = 0x0006c584ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_7_LEN = 4;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OUISR1 = 0x0006c072ull;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1 = 0x0006d030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_B_ADDRESS_LEN = 26;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR = 0x0006d201ull;

static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_ICU_TIMEOUT_ERROR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_ICU_RNW = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_DCU_TIMEOUT_ERROR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_DCU_RNW = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_6_7 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_6_7_LEN = 2;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1 = 0x01010807ull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1_OCC_SCOM_OCCLFIRACT1_FIR_ACTION1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1_OCC_SCOM_OCCLFIRACT1_FIR_ACTION1_LEN = 62;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OCC_SRAM_CTL_SREAR = 0x0006a003ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SREAR_SRAM_SREAR_ERROR_ADDRESS = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SREAR_SRAM_SREAR_ERROR_ADDRESS_LEN = 17;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG107 = 0x0000806bull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG107_REGISTER107 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG107_REGISTER107_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG118 = 0x00008076ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG118_REGISTER118 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG118_REGISTER118_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG18 = 0x00008012ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG18_REGISTER18 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG18_REGISTER18_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG30 = 0x0000801eull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG30_REGISTER30 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG30_REGISTER30_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG51 = 0x00008033ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG51_REGISTER51 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG51_REGISTER51_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG66 = 0x00008042ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG66_REGISTER66 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG66_REGISTER66_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG79 = 0x0000804full;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG79_REGISTER79 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG79_REGISTER79_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG93 = 0x0000805dull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG93_REGISTER93 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG93_REGISTER93_LEN = 64;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_RW = 0x01060052ull;
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_WO_CLEAR = 0x01060053ull;
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_WO_OR = 0x01060054ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DPLL_LOCK_SEL = 0;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_ENABLE_JUMP_PROTECT = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_BYPASS = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DCO_OVERRIDE = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DCO_INCR = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DCO_DECR = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_SPARE = 6;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_UP = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_UP_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_DN = 16;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_DN_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_SPARE2 = 24;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DYNAMIC_SLEW_MODE = 25;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FAST_FMAX_DISABLE = 26;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FAST_FMIN_DISABLE = 27;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_L = 33;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_L_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_S = 37;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_S_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_L_S = 41;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_L_S_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_S_N = 45;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_S_N_LEN = 3;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_CLKSRC_REG = 0x01050016ull;

static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_CLKSRC_REG_CLKSRC = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_CLKSRC_REG_CLKSRC_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_CLKSRC_REG_DELAY_SELECT = 36;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_CLKSRC_REG_DELAY_SELECT_LEN = 2;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_DATA1 = 0x0105001aull;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_FORCE_REG = 0x01050014ull;

static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_FORCE_REG_F_SKITTER_READ = 0;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_PCB_OPCG_STOP = 0x01030030ull;

static const uint32_t TP_TPCHIP_TPC_PCB_OPCG_STOP_PCB_OPCGSTOP = 0;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_SCAN_REGION_TYPE = 0x01030005ull;

static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SYSTEM_FAST_INIT = 0;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_PARALLEL_SCAN = 1;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_PARALLEL_SCAN_AND_NOTOR = 2;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_VITL = 3;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_PERV = 4;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT1 = 5;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT2 = 6;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT3 = 7;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT4 = 8;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT5 = 9;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT6 = 10;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT7 = 11;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT8 = 12;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT9 = 13;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT10 = 14;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT11 = 15;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT12 = 16;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT13 = 17;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_REGION_UNIT14 = 18;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_FUNC = 48;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_CFG = 49;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_CCFG_GPTR = 50;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_REGF = 51;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_LBIST = 52;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_ABIST = 53;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_REPR = 54;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_TIME = 55;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_BNDY = 56;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_FARR = 57;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_CMSK = 58;
static const uint32_t TP_TPCHIP_TPC_SCAN_REGION_TYPE_SCAN_TYPE_INEX = 59;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_5 = 0x01010408ull;

static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_5_C = 0;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_5_D = 24;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_5_D_LEN = 24;
// proc/reg00012.H

static const uint64_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG = 0x01010441ull;

static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00012.H

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_SCPSIZE = 0x00001400ull;
// proc/reg00012.H

static const uint64_t TP_TPVSB_FSI_W_I2C_FIFO1_REGISTER_READ_A = 0x00001800ull;

static const uint32_t TP_TPVSB_FSI_W_I2C_FIFO1_REGISTER_READ_A_FIFO_BITS_READ0_000 = 0;
static const uint32_t TP_TPVSB_FSI_W_I2C_FIFO1_REGISTER_READ_A_FIFO_BITS_READ0_000_LEN = 8;
// proc/reg00012.H

static const uint64_t TP_TPVSB_FSI_W_I2C_IMM_SET_S_SDA_A = 0x0000180cull;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A = 0x00050020ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_FSI = 0x00002824ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_FSI_BYTE = 0x00002890ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_PERMISSION_TO_SEND_DOORBELL_1 =
    0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_ABORT_DOORBELL_1 = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_LBUS_SLAVE_1B_PENDING = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_PIB_SLAVE_1A_PENDING = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_XDN_DOORBELL_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_XUP_DOORBELL_1 = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1A = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1A_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1A = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1A_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1B = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1B_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1B = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1B_LEN = 8;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_FSI = 0x0000281full;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_FSI_BYTE = 0x0000287cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_RW = 0x0005001full;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_MAGIC_COOKIE = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_MAGIC_COOKIE_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_EN_OR_DIS_WRITE_PROTECTION = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_EN_OR_DIS_WRITE_PROTECTION_LEN = 16;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_FSI = 0x0000284full;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_FSI_BYTE = 0x0000293cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_RW = 0x0005004full;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_FSI = 0x00002847ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_FSI_BYTE = 0x0000291cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_RW = 0x00050047ull;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_FSI = 0x000028cbull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_FSI_BYTE = 0x00002b2cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_RW = 0x000500cbull;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_FSI = 0x00002901ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_FSI_BYTE = 0x00002c04ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_RW = 0x00050101ull;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_FSI = 0x00002825ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_FSI_BYTE = 0x00002894ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_RO = 0x00050025ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_M1HC0B_MAILBOX_1_HEADER_COMMAND_0_B =
    0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_M1HC0B_MAILBOX_1_HEADER_COMMAND_0_B_LEN
    = 32;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_FSI = 0x00002829ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_FSI_BYTE = 0x000028a4ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_RW = 0x00050029ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_M2HC0A_MAILBOX_2_HEADER_COMMAND_0_A =
    0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_M2HC0A_MAILBOX_2_HEADER_COMMAND_0_A_LEN
    = 32;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_FSI = 0x00002835ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_FSI_BYTE = 0x000028d4ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_RO = 0x00050035ull;

static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_2 = 26;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_1 = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_XDN_MAILBOX_2 = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_XDN_MAILBOX_1 = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_LBUS_SLAVE_B_PENDING_MAILBOX_2 =
    30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_LBUS_SLAVE_B_PENDING_MAILBOX_1 =
    31;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY_FSI = 0x00002915ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY_FSI_BYTE = 0x00002c54ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY_RW = 0x00050115ull;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_FSI = 0x00002986ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_FSI_BYTE = 0x00002e18ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_RW = 0x00050186ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_SR_SCRATCH_REGISTER_15 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_SR_SCRATCH_REGISTER_15_LEN = 32;
// proc/reg00012.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_FSI = 0x0000283aull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_FSI_BYTE = 0x000028e8ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_RW = 0x0005003aull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_SR_SCRATCH_REGISTER_3 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_SR_SCRATCH_REGISTER_3_LEN = 32;
// proc/reg00012.H

static const uint64_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_POLARITY = 0x000b005cull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_0 = 0;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_1 = 1;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_2 = 2;
// proc/reg00012.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_FSI = 0x00000c1dull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_FSI_BYTE = 0x00000c74ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_DMA_PIB_SND_BUF0_REG_DATA0 = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_DMA_PIB_SND_BUF0_REG_DATA0_LEN = 32;
// proc/reg00012.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_RSIM = 0x00020019ull;
// proc/reg00012.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_LLSTAT = 0x00000904ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_FSI0 = 0x00003000ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_RW = 0x00000c00ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_ENABLE_IPOLL_AND_DMA = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_ENABLE_HW_ERROR_RECOVERY = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_ENABLE_RELATIVE_ADDRESS_CMDS = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_ENABLE_PARITY_CHECK = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_CLOCK_RATE_SELECTION_0 = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_CLOCK_RATE_SELECTION_0_LEN = 10;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_CLOCK_RATE_SELECTION_1 = 14;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_CLOCK_RATE_SELECTION_1_LEN = 10;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_CLOCK_DIV_4 = 25;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_TIMEOUT_SEL = 26;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_TIMEOUT_SEL_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_RECEIVER_MODE = 29;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MMODE_RECEIVER_MODE_LEN = 3;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP3_FSI0 = 0x000030dcull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP3_WO = 0x00000c37ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP3_GENERAL_RESET_3 = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP3_ERROR_RESET_3 = 1;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP0_FSI0 = 0x00003030ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP0_SCOMFSI0 = 0x00000c0cull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MVER_FSI0 = 0x00003074ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MVER_SCOMFSI0 = 0x00000c1dull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP1_FSI0 = 0x00003454ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP1_SCOMFSI0 = 0x00000d15ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCRSP0_FSI0 = 0x00003408ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCRSP0_SCOMFSI0 = 0x00000d02ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_FSI0 = 0x000034d0ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_RO = 0x00000d34ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP0_2_LEN = 3;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SNMR = 0x0000084cull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SSISM = 0x00000810ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SSTAT = 0x00000814ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP7_FSI1 = 0x0000306cull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP7_SCOMFSI1 = 0x00000c1bull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_FSI1 = 0x00003020ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_WO_CLEAR = 0x00000c08ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_0_ENABLE = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_1_ENABLE = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_2_ENABLE = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_3_ENABLE = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_4_ENABLE = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_5_ENABLE = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_6_ENABLE = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCENP0_7_ENABLE = 7;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_FSI1 = 0x00003010ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_RW = 0x00000c04ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_0_ENABLE = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_1_ENABLE = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_2_ENABLE = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_3_ENABLE = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_4_ENABLE = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_5_ENABLE = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_6_ENABLE = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MENP0_7_ENABLE = 7;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_FSI1 = 0x000030e8ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_RO = 0x00000c3aull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP6_2_LEN = 3;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MVER_FSI1 = 0x00003074ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MVER_SCOMFSI1 = 0x00000c1dull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SLBUS = 0x00000830ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SRSIM0 = 0x00000870ull;
// proc/reg00013.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4 = 0x000004a4ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_0_PORT_6_ENABLE = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_0_PORT_7_ENABLE = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_ACTUAL_ERROR = 8;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_ACTUAL_ERROR_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_PORT_0_ENABLE = 12;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_PORT_ENABLE = 16;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_PORT_2_ENABLE = 20;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_PORT_3_ENABLE = 24;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4A4_1_PORT_4_ENABLE = 28;
// proc/reg00013.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_RECEIVE_DATA_REG = 0x00070046ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_RECEIVE_DATA_REG_RECEIVE_DATA_REG_Q = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_RECEIVE_DATA_REG_RECEIVE_DATA_REG_Q_LEN = 64;
// proc/reg00013.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_RW = 0x00070069ull;
static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_RW_WAND = 0x0007006aull;
static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_RW_WOR = 0x0007006bull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_MISO = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_MISO_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_MOSI = 4;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_MOSI_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_DIRECTMODE = 8;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_EN_C4 = 9;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_SCS_B = 10;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_SCK = 11;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_IO_CONTROL = 12;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_IO_CONTROL_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_INVERT_PORTS = 20;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_INVERT_PORTS_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_SLAVE_RESET = 24;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_SPI_SLAVE_RESET_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_PORT_CONTROL_LOOPBACK = 28;
// proc/reg00013.H

static const uint64_t VAS_VA_EG_SCF_ERRINJSO = 0x0201144bull;

static const uint32_t VAS_VA_EG_SCF_ERRINJSO_WC_ENA = 0;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_WC_TYP = 1;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_WC_FRQ = 2;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_WC_SEL = 3;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_WC_SEL_LEN = 2;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_EG_ENA = 5;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_EG_TYP = 6;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_EG_FRQ = 7;
static const uint32_t VAS_VA_EG_SCF_ERRINJSO_EG_SEL = 8;
// proc/reg00013.H

static const uint64_t VAS_VA_EG_SCF_PGMIG1 = 0x02011441ull;
// proc/reg00013.H

static const uint64_t VAS_VA_RG_SCF_RGERRRPT = 0x0201142cull;

static const uint32_t VAS_VA_RG_SCF_RGERRRPT_RESET = 0;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT4 = 4;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT5 = 5;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT6 = 6;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT7 = 7;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT8 = 8;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT9 = 9;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT10 = 10;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT11 = 11;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT12 = 12;
static const uint32_t VAS_VA_RG_SCF_RGERRRPT_BIT13 = 13;
// proc/reg00013.H

static const uint64_t VAS_VA_RG_SCF_RMABAR = 0x0201140eull;

static const uint32_t VAS_VA_RG_SCF_RMABAR_RMA_BAR = 8;
static const uint32_t VAS_VA_RG_SCF_RMABAR_RMA_BAR_LEN = 44;
// proc/reg00013.H

static const uint64_t VAS_VA_RG_SCF_WRMON2BAR = 0x02011412ull;
// proc/reg00013.H

static const uint64_t VAS_VA_RG_SCF_WRMON6CMP = 0x02011426ull;
// proc/reg00013.H

static const uint64_t VAS_VA_RG_SCF_WRMON7WID = 0x0201141full;
// proc/reg00013.H

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00009.H"
#include "proc/reg00010.H"
#include "proc/reg00011.H"
#include "proc/reg00012.H"
#include "proc/reg00013.H"
#endif
#endif
