
429SensorsLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ccf4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  0800cea8  0800cea8  0001cea8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d4e0  0800d4e0  0001d4e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d4e8  0800d4e8  0001d4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d4ec  0800d4ec  0001d4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000334  20000000  0800d4f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .sram         00000960  20000334  0800d824  00020334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  00020c94  2**0
                  CONTENTS
  9 .bss          00023aa8  20000c98  20000c98  00020c98  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  20024740  20024740  00020c98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020c94  2**0
                  CONTENTS, READONLY
 12 .debug_info   00051ce0  00000000  00000000  00020cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009b3f  00000000  00000000  000729a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001a7d0  00000000  00000000  0007c4e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00002090  00000000  00000000  00096cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002980  00000000  00000000  00098d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014f3f  00000000  00000000  0009b6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000b575  00000000  00000000  000b0607  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  000bbb7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d38  00000000  00000000  000bbbf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000c98 	.word	0x20000c98
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ce8c 	.word	0x0800ce8c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000c9c 	.word	0x20000c9c
 80001ec:	0800ce8c 	.word	0x0800ce8c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2f>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc8:	bf24      	itt	cs
 8000bca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bd2:	d90d      	bls.n	8000bf0 <__aeabi_d2f+0x30>
 8000bd4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bdc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be8:	bf08      	it	eq
 8000bea:	f020 0001 	biceq.w	r0, r0, #1
 8000bee:	4770      	bx	lr
 8000bf0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf4:	d121      	bne.n	8000c3a <__aeabi_d2f+0x7a>
 8000bf6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bfa:	bfbc      	itt	lt
 8000bfc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	4770      	bxlt	lr
 8000c02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c0a:	f1c2 0218 	rsb	r2, r2, #24
 8000c0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c16:	fa20 f002 	lsr.w	r0, r0, r2
 8000c1a:	bf18      	it	ne
 8000c1c:	f040 0001 	orrne.w	r0, r0, #1
 8000c20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c2c:	ea40 000c 	orr.w	r0, r0, ip
 8000c30:	fa23 f302 	lsr.w	r3, r3, r2
 8000c34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c38:	e7cc      	b.n	8000bd4 <__aeabi_d2f+0x14>
 8000c3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3e:	d107      	bne.n	8000c50 <__aeabi_d2f+0x90>
 8000c40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c44:	bf1e      	ittt	ne
 8000c46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4e:	4770      	bxne	lr
 8000c50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_uldivmod>:
 8000c60:	b953      	cbnz	r3, 8000c78 <__aeabi_uldivmod+0x18>
 8000c62:	b94a      	cbnz	r2, 8000c78 <__aeabi_uldivmod+0x18>
 8000c64:	2900      	cmp	r1, #0
 8000c66:	bf08      	it	eq
 8000c68:	2800      	cmpeq	r0, #0
 8000c6a:	bf1c      	itt	ne
 8000c6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c70:	f04f 30ff 	movne.w	r0, #4294967295
 8000c74:	f000 b97a 	b.w	8000f6c <__aeabi_idiv0>
 8000c78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c80:	f000 f806 	bl	8000c90 <__udivmoddi4>
 8000c84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c8c:	b004      	add	sp, #16
 8000c8e:	4770      	bx	lr

08000c90 <__udivmoddi4>:
 8000c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c94:	468c      	mov	ip, r1
 8000c96:	460d      	mov	r5, r1
 8000c98:	4604      	mov	r4, r0
 8000c9a:	9e08      	ldr	r6, [sp, #32]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d151      	bne.n	8000d44 <__udivmoddi4+0xb4>
 8000ca0:	428a      	cmp	r2, r1
 8000ca2:	4617      	mov	r7, r2
 8000ca4:	d96d      	bls.n	8000d82 <__udivmoddi4+0xf2>
 8000ca6:	fab2 fe82 	clz	lr, r2
 8000caa:	f1be 0f00 	cmp.w	lr, #0
 8000cae:	d00b      	beq.n	8000cc8 <__udivmoddi4+0x38>
 8000cb0:	f1ce 0c20 	rsb	ip, lr, #32
 8000cb4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cb8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cbc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cc0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cc4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cc8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ccc:	0c25      	lsrs	r5, r4, #16
 8000cce:	fbbc f8fa 	udiv	r8, ip, sl
 8000cd2:	fa1f f987 	uxth.w	r9, r7
 8000cd6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cda:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cde:	fb08 f309 	mul.w	r3, r8, r9
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x6c>
 8000ce6:	19ed      	adds	r5, r5, r7
 8000ce8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000cec:	f080 8123 	bcs.w	8000f36 <__udivmoddi4+0x2a6>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	f240 8120 	bls.w	8000f36 <__udivmoddi4+0x2a6>
 8000cf6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfa:	443d      	add	r5, r7
 8000cfc:	1aed      	subs	r5, r5, r3
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d04:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d0c:	fb00 f909 	mul.w	r9, r0, r9
 8000d10:	45a1      	cmp	r9, r4
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x98>
 8000d14:	19e4      	adds	r4, r4, r7
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	f080 810a 	bcs.w	8000f32 <__udivmoddi4+0x2a2>
 8000d1e:	45a1      	cmp	r9, r4
 8000d20:	f240 8107 	bls.w	8000f32 <__udivmoddi4+0x2a2>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 0409 	sub.w	r4, r4, r9
 8000d2c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d30:	2100      	movs	r1, #0
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	d061      	beq.n	8000dfa <__udivmoddi4+0x16a>
 8000d36:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	6034      	str	r4, [r6, #0]
 8000d3e:	6073      	str	r3, [r6, #4]
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0xc8>
 8000d48:	2e00      	cmp	r6, #0
 8000d4a:	d054      	beq.n	8000df6 <__udivmoddi4+0x166>
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d52:	4608      	mov	r0, r1
 8000d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d58:	fab3 f183 	clz	r1, r3
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	f040 808e 	bne.w	8000e7e <__udivmoddi4+0x1ee>
 8000d62:	42ab      	cmp	r3, r5
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xdc>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80fa 	bhi.w	8000f60 <__udivmoddi4+0x2d0>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	46ac      	mov	ip, r5
 8000d76:	2e00      	cmp	r6, #0
 8000d78:	d03f      	beq.n	8000dfa <__udivmoddi4+0x16a>
 8000d7a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	b912      	cbnz	r2, 8000d8a <__udivmoddi4+0xfa>
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d8a:	fab7 fe87 	clz	lr, r7
 8000d8e:	f1be 0f00 	cmp.w	lr, #0
 8000d92:	d134      	bne.n	8000dfe <__udivmoddi4+0x16e>
 8000d94:	1beb      	subs	r3, r5, r7
 8000d96:	0c3a      	lsrs	r2, r7, #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000da2:	0c25      	lsrs	r5, r4, #16
 8000da4:	fb02 3318 	mls	r3, r2, r8, r3
 8000da8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dac:	fb0c f308 	mul.w	r3, ip, r8
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x134>
 8000db4:	19ed      	adds	r5, r5, r7
 8000db6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x132>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	f200 80d1 	bhi.w	8000f64 <__udivmoddi4+0x2d4>
 8000dc2:	4680      	mov	r8, r0
 8000dc4:	1aed      	subs	r5, r5, r3
 8000dc6:	b2a3      	uxth	r3, r4
 8000dc8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dcc:	fb02 5510 	mls	r5, r2, r0, r5
 8000dd0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000dd4:	fb0c fc00 	mul.w	ip, ip, r0
 8000dd8:	45a4      	cmp	ip, r4
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x15c>
 8000ddc:	19e4      	adds	r4, r4, r7
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x15a>
 8000de4:	45a4      	cmp	ip, r4
 8000de6:	f200 80b8 	bhi.w	8000f5a <__udivmoddi4+0x2ca>
 8000dea:	4618      	mov	r0, r3
 8000dec:	eba4 040c 	sub.w	r4, r4, ip
 8000df0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df4:	e79d      	b.n	8000d32 <__udivmoddi4+0xa2>
 8000df6:	4631      	mov	r1, r6
 8000df8:	4630      	mov	r0, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	f1ce 0420 	rsb	r4, lr, #32
 8000e02:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e06:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e0a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e0e:	0c3a      	lsrs	r2, r7, #16
 8000e10:	fa25 f404 	lsr.w	r4, r5, r4
 8000e14:	ea48 0803 	orr.w	r8, r8, r3
 8000e18:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e1c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e20:	fb02 4411 	mls	r4, r2, r1, r4
 8000e24:	fa1f fc87 	uxth.w	ip, r7
 8000e28:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e2c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e30:	42ab      	cmp	r3, r5
 8000e32:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e36:	d909      	bls.n	8000e4c <__udivmoddi4+0x1bc>
 8000e38:	19ed      	adds	r5, r5, r7
 8000e3a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e3e:	f080 808a 	bcs.w	8000f56 <__udivmoddi4+0x2c6>
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	f240 8087 	bls.w	8000f56 <__udivmoddi4+0x2c6>
 8000e48:	3902      	subs	r1, #2
 8000e4a:	443d      	add	r5, r7
 8000e4c:	1aeb      	subs	r3, r5, r3
 8000e4e:	fa1f f588 	uxth.w	r5, r8
 8000e52:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e56:	fb02 3310 	mls	r3, r2, r0, r3
 8000e5a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e5e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e62:	42ab      	cmp	r3, r5
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x1e6>
 8000e66:	19ed      	adds	r5, r5, r7
 8000e68:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6c:	d26f      	bcs.n	8000f4e <__udivmoddi4+0x2be>
 8000e6e:	42ab      	cmp	r3, r5
 8000e70:	d96d      	bls.n	8000f4e <__udivmoddi4+0x2be>
 8000e72:	3802      	subs	r0, #2
 8000e74:	443d      	add	r5, r7
 8000e76:	1aeb      	subs	r3, r5, r3
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	e78f      	b.n	8000d9e <__udivmoddi4+0x10e>
 8000e7e:	f1c1 0720 	rsb	r7, r1, #32
 8000e82:	fa22 f807 	lsr.w	r8, r2, r7
 8000e86:	408b      	lsls	r3, r1
 8000e88:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8c:	ea48 0303 	orr.w	r3, r8, r3
 8000e90:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e94:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e9e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ea2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ea6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eaa:	fa1f f883 	uxth.w	r8, r3
 8000eae:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000eb2:	fb09 f408 	mul.w	r4, r9, r8
 8000eb6:	42ac      	cmp	r4, r5
 8000eb8:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x244>
 8000ec2:	18ed      	adds	r5, r5, r3
 8000ec4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ec8:	d243      	bcs.n	8000f52 <__udivmoddi4+0x2c2>
 8000eca:	42ac      	cmp	r4, r5
 8000ecc:	d941      	bls.n	8000f52 <__udivmoddi4+0x2c2>
 8000ece:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed2:	441d      	add	r5, r3
 8000ed4:	1b2d      	subs	r5, r5, r4
 8000ed6:	fa1f fe8e 	uxth.w	lr, lr
 8000eda:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ede:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ee2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ee6:	fb00 f808 	mul.w	r8, r0, r8
 8000eea:	45a0      	cmp	r8, r4
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x26e>
 8000eee:	18e4      	adds	r4, r4, r3
 8000ef0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ef4:	d229      	bcs.n	8000f4a <__udivmoddi4+0x2ba>
 8000ef6:	45a0      	cmp	r8, r4
 8000ef8:	d927      	bls.n	8000f4a <__udivmoddi4+0x2ba>
 8000efa:	3802      	subs	r0, #2
 8000efc:	441c      	add	r4, r3
 8000efe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f02:	eba4 0408 	sub.w	r4, r4, r8
 8000f06:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0a:	454c      	cmp	r4, r9
 8000f0c:	46c6      	mov	lr, r8
 8000f0e:	464d      	mov	r5, r9
 8000f10:	d315      	bcc.n	8000f3e <__udivmoddi4+0x2ae>
 8000f12:	d012      	beq.n	8000f3a <__udivmoddi4+0x2aa>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x29c>
 8000f16:	ebba 030e 	subs.w	r3, sl, lr
 8000f1a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40cb      	lsrs	r3, r1
 8000f24:	431f      	orrs	r7, r3
 8000f26:	40cc      	lsrs	r4, r1
 8000f28:	6037      	str	r7, [r6, #0]
 8000f2a:	6074      	str	r4, [r6, #4]
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	4618      	mov	r0, r3
 8000f34:	e6f8      	b.n	8000d28 <__udivmoddi4+0x98>
 8000f36:	4690      	mov	r8, r2
 8000f38:	e6e0      	b.n	8000cfc <__udivmoddi4+0x6c>
 8000f3a:	45c2      	cmp	sl, r8
 8000f3c:	d2ea      	bcs.n	8000f14 <__udivmoddi4+0x284>
 8000f3e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f42:	eb69 0503 	sbc.w	r5, r9, r3
 8000f46:	3801      	subs	r0, #1
 8000f48:	e7e4      	b.n	8000f14 <__udivmoddi4+0x284>
 8000f4a:	4628      	mov	r0, r5
 8000f4c:	e7d7      	b.n	8000efe <__udivmoddi4+0x26e>
 8000f4e:	4640      	mov	r0, r8
 8000f50:	e791      	b.n	8000e76 <__udivmoddi4+0x1e6>
 8000f52:	4681      	mov	r9, r0
 8000f54:	e7be      	b.n	8000ed4 <__udivmoddi4+0x244>
 8000f56:	4601      	mov	r1, r0
 8000f58:	e778      	b.n	8000e4c <__udivmoddi4+0x1bc>
 8000f5a:	3802      	subs	r0, #2
 8000f5c:	443c      	add	r4, r7
 8000f5e:	e745      	b.n	8000dec <__udivmoddi4+0x15c>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e708      	b.n	8000d76 <__udivmoddi4+0xe6>
 8000f64:	f1a8 0802 	sub.w	r8, r8, #2
 8000f68:	443d      	add	r5, r7
 8000f6a:	e72b      	b.n	8000dc4 <__udivmoddi4+0x134>

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <IMU_Init>:
/**
  * @brief 		IMU 
  * @reval		None
  */
void IMU_Init(void)
{
 8000f70:	b530      	push	{r4, r5, lr}
	osThreadDef(IMUTask, IMU_Task, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x200 );
 8000f72:	4d16      	ldr	r5, [pc, #88]	; (8000fcc <IMU_Init+0x5c>)
 8000f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 8000f76:	b087      	sub	sp, #28
	osThreadDef(IMUTask, IMU_Task, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x200 );
 8000f78:	ac01      	add	r4, sp, #4
 8000f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f7c:	682b      	ldr	r3, [r5, #0]
 8000f7e:	6023      	str	r3, [r4, #0]
	IMUDeviceHandle = osThreadCreate(osThread(IMUTask), NULL);
 8000f80:	2100      	movs	r1, #0
 8000f82:	a801      	add	r0, sp, #4
 8000f84:	f007 ff93 	bl	8008eae <osThreadCreate>
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <IMU_Init+0x60>)

	vSemaphoreCreateBinary(xIMURdySemaphore);
 8000f8a:	2203      	movs	r2, #3
	IMUDeviceHandle = osThreadCreate(osThread(IMUTask), NULL);
 8000f8c:	6018      	str	r0, [r3, #0]
	vSemaphoreCreateBinary(xIMURdySemaphore);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2001      	movs	r0, #1
 8000f92:	f008 fb9d 	bl	80096d0 <xQueueGenericCreate>
 8000f96:	4a0f      	ldr	r2, [pc, #60]	; (8000fd4 <IMU_Init+0x64>)
 8000f98:	6010      	str	r0, [r2, #0]
 8000f9a:	b120      	cbz	r0, 8000fa6 <IMU_Init+0x36>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f008 fbb9 	bl	8009718 <xQueueGenericSend>

	fTemp1X= 0;
	fTemp1Y = 0;
	fTempAz = 0;

	uCalibState = 1;
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <IMU_Init+0x68>)
	uCalibCounter = 0;
	fCalibX = 0;
 8000fa8:	490c      	ldr	r1, [pc, #48]	; (8000fdc <IMU_Init+0x6c>)
	uCalibState = 1;
 8000faa:	2201      	movs	r2, #1
 8000fac:	701a      	strb	r2, [r3, #0]
	uCalibCounter = 0;
 8000fae:	4a0c      	ldr	r2, [pc, #48]	; (8000fe0 <IMU_Init+0x70>)
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	8013      	strh	r3, [r2, #0]
	fCalibX = 0;
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	600a      	str	r2, [r1, #0]
	fCalibY = 0;
 8000fb8:	490a      	ldr	r1, [pc, #40]	; (8000fe4 <IMU_Init+0x74>)
 8000fba:	600a      	str	r2, [r1, #0]
	fCalibAz = 0;
 8000fbc:	490a      	ldr	r1, [pc, #40]	; (8000fe8 <IMU_Init+0x78>)
 8000fbe:	600a      	str	r2, [r1, #0]

	uIMURdy = 0;
 8000fc0:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <IMU_Init+0x7c>)
 8000fc2:	7013      	strb	r3, [r2, #0]
	uIMUCounter = 0;
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	; (8000ff0 <IMU_Init+0x80>)
 8000fc6:	7013      	strb	r3, [r2, #0]
}
 8000fc8:	b007      	add	sp, #28
 8000fca:	bd30      	pop	{r4, r5, pc}
 8000fcc:	0800cea8 	.word	0x0800cea8
 8000fd0:	20023220 	.word	0x20023220
 8000fd4:	20023308 	.word	0x20023308
 8000fd8:	2002332c 	.word	0x2002332c
 8000fdc:	20023344 	.word	0x20023344
 8000fe0:	20023300 	.word	0x20023300
 8000fe4:	20023328 	.word	0x20023328
 8000fe8:	20023224 	.word	0x20023224
 8000fec:	20000cc1 	.word	0x20000cc1
 8000ff0:	20000cc0 	.word	0x20000cc0

08000ff4 <IMU_GetData>:
	pitch = RAD_TO_DEG * pitch;
	roll = RAD_TO_DEG * roll;
*/

	static tSDCardWriteData	writeData;
	memset(&writeData.imuData,0,sizeof(tIMUData));
 8000ff4:	4806      	ldr	r0, [pc, #24]	; (8001010 <IMU_GetData+0x1c>)

							writeData.type = E_GYRO;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	7003      	strb	r3, [r0, #0]
							writeData.imuData.fAz = Az;
 8000ffa:	4b06      	ldr	r3, [pc, #24]	; (8001014 <IMU_GetData+0x20>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	60c3      	str	r3, [r0, #12]
							writeData.imuData.fPitch = Gx;//fTemp1X / M_PI * 180.0f / 72.0f * 90.0f;
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <IMU_GetData+0x24>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	6103      	str	r3, [r0, #16]
							writeData.imuData.fRoll = Gy;//fTemp1Y / M_PI * 180.0f / 72.0f * 90.0f;
 8001006:	4b05      	ldr	r3, [pc, #20]	; (800101c <IMU_GetData+0x28>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6143      	str	r3, [r0, #20]


	BSP_SDCard_WriteSensorsData(&writeData);
 800100c:	f001 b916 	b.w	800223c <BSP_SDCard_WriteSensorsData>
 8001010:	20000cc4 	.word	0x20000cc4
 8001014:	20000cb4 	.word	0x20000cb4
 8001018:	20000cb8 	.word	0x20000cb8
 800101c:	20000cbc 	.word	0x20000cbc

08001020 <IMU_Task>:
{
 8001020:	b507      	push	{r0, r1, r2, lr}
	__IO uint8_t	devID = 0;
 8001022:	2400      	movs	r4, #0
 8001024:	f88d 4007 	strb.w	r4, [sp, #7]
	BSP_I2C_Init();
 8001028:	f000 fe52 	bl	8001cd0 <BSP_I2C_Init>
	BSP_EXTI_Init();
 800102c:	f000 fe06 	bl	8001c3c <BSP_EXTI_Init>
	BSP_I2C_Write_Byte(MPU6050_ADDRESS, PWR_MGMT_1, 0x00);
 8001030:	4622      	mov	r2, r4
 8001032:	216b      	movs	r1, #107	; 0x6b
 8001034:	2068      	movs	r0, #104	; 0x68
 8001036:	f000 fe9d 	bl	8001d74 <BSP_I2C_Write_Byte>
	devID = BSP_I2C_Read_Byte(MPU6050_ADDRESS, WHO_AM_I_MPU9255);
 800103a:	2175      	movs	r1, #117	; 0x75
 800103c:	2068      	movs	r0, #104	; 0x68
 800103e:	f000 fe69 	bl	8001d14 <BSP_I2C_Read_Byte>
 8001042:	f88d 0007 	strb.w	r0, [sp, #7]
	if(devID == 0x73)
 8001046:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800104a:	2b73      	cmp	r3, #115	; 0x73
 800104c:	d132      	bne.n	80010b4 <IMU_Task+0x94>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, CONFIG, 0x06);
 800104e:	2206      	movs	r2, #6
 8001050:	211a      	movs	r1, #26
 8001052:	2068      	movs	r0, #104	; 0x68
 8001054:	f000 fe8e 	bl	8001d74 <BSP_I2C_Write_Byte>
		osDelay(10);
 8001058:	200a      	movs	r0, #10
 800105a:	f007 ff40 	bl	8008ede <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, GYRO_CONFIG, GYRO_FULL_SCALE_250_DPS);
 800105e:	4622      	mov	r2, r4
 8001060:	211b      	movs	r1, #27
 8001062:	2068      	movs	r0, #104	; 0x68
 8001064:	f000 fe86 	bl	8001d74 <BSP_I2C_Write_Byte>
		osDelay(10);
 8001068:	200a      	movs	r0, #10
 800106a:	f007 ff38 	bl	8008ede <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, ACCEL_CONFIG, ACC_FULL_SCALE_2_G);
 800106e:	4622      	mov	r2, r4
 8001070:	211c      	movs	r1, #28
 8001072:	2068      	movs	r0, #104	; 0x68
 8001074:	f000 fe7e 	bl	8001d74 <BSP_I2C_Write_Byte>
		osDelay(10);
 8001078:	200a      	movs	r0, #10
 800107a:	f007 ff30 	bl	8008ede <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, SMPLRT_DIV , 0x00);
 800107e:	4622      	mov	r2, r4
 8001080:	2119      	movs	r1, #25
 8001082:	2068      	movs	r0, #104	; 0x68
 8001084:	f000 fe76 	bl	8001d74 <BSP_I2C_Write_Byte>
		osDelay(10);
 8001088:	200a      	movs	r0, #10
 800108a:	f007 ff28 	bl	8008ede <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, INT_ENABLE, DATA_RDY_EN);
 800108e:	2201      	movs	r2, #1
 8001090:	2138      	movs	r1, #56	; 0x38
 8001092:	2068      	movs	r0, #104	; 0x68
 8001094:	f000 fe6e 	bl	8001d74 <BSP_I2C_Write_Byte>
		osDelay(10);
 8001098:	200a      	movs	r0, #10
 800109a:	f007 ff20 	bl	8008ede <osDelay>
		xSemaphoreTake( xIMURdySemaphore, portMAX_DELAY );
 800109e:	4c08      	ldr	r4, [pc, #32]	; (80010c0 <IMU_Task+0xa0>)
 80010a0:	6820      	ldr	r0, [r4, #0]
 80010a2:	2300      	movs	r3, #0
 80010a4:	f04f 32ff 	mov.w	r2, #4294967295
 80010a8:	4619      	mov	r1, r3
 80010aa:	f008 fca1 	bl	80099f0 <xQueueGenericReceive>
		IMU_GetData();
 80010ae:	f7ff ffa1 	bl	8000ff4 <IMU_GetData>
 80010b2:	e7f5      	b.n	80010a0 <IMU_Task+0x80>
		Error_Handler();
 80010b4:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <IMU_Task+0xa4>)
 80010ba:	f000 fae7 	bl	800168c <_Error_Handler>
 80010be:	e7ee      	b.n	800109e <IMU_Task+0x7e>
 80010c0:	20023308 	.word	0x20023308
 80010c4:	0800cf39 	.word	0x0800cf39

080010c8 <BSP_EXTI5_Callback>:
	//sprintf(TransmitData, "q0: %0.1d, q1: %0.1d, q2: %0.1d, q3: %0.1d\r\n", (int8_t)(q0*10), (int8_t)(q1*10), (int8_t)(q2*10), (int8_t)(q3*10));
	//HAL_UART_Transmit(&huart1, (uint8_t*)TransmitData, strlen(TransmitData), 0xFFFF);
}
/*----------------------------------------------------------------------------------------------------*/
void BSP_EXTI5_Callback()
{
 80010c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010cc:	b08d      	sub	sp, #52	; 0x34
	portBASE_TYPE 	xTaskWoken;
	uint8_t 		Buf[14];
	HAL_I2C_Mem_Read(&I2C1Handle, (uint16_t)MPU6050_ADDRESS << 1, ACCEL_XOUT_H, 1, Buf, 14, 0xFFFF);
 80010ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	230e      	movs	r3, #14
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	ab08      	add	r3, sp, #32
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	223b      	movs	r2, #59	; 0x3b
 80010de:	2301      	movs	r3, #1
 80010e0:	21d0      	movs	r1, #208	; 0xd0
 80010e2:	4872      	ldr	r0, [pc, #456]	; (80012ac <BSP_EXTI5_Callback+0x1e4>)
	/*
	 *
	 *   IMU - 1kHz
	 *   100- ,   10   
	 */
	if(uIMUCounter<IMU_LOW_DATA_SIZE)
 80010e4:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 80012e4 <BSP_EXTI5_Callback+0x21c>
	HAL_I2C_Mem_Read(&I2C1Handle, (uint16_t)MPU6050_ADDRESS << 1, ACCEL_XOUT_H, 1, Buf, 14, 0xFFFF);
 80010e8:	f002 fa80 	bl	80035ec <HAL_I2C_Mem_Read>
	ax = (int16_t)Buf[0]<<8 | Buf[1];
 80010ec:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80010f0:	f89d 6021 	ldrb.w	r6, [sp, #33]	; 0x21
	ay = (int16_t)Buf[2]<<8 | Buf[3];
 80010f4:	f89d 5023 	ldrb.w	r5, [sp, #35]	; 0x23
	az = (int16_t)Buf[4]<<8 | Buf[5];
 80010f8:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
	gx = (int16_t)Buf[8]<<8 | Buf[9];
 80010fc:	f89d 7029 	ldrb.w	r7, [sp, #41]	; 0x29
	gy = (int16_t)Buf[10]<<8 | Buf[11];
 8001100:	f89d 402b 	ldrb.w	r4, [sp, #43]	; 0x2b
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 8001104:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
	ax = (int16_t)Buf[0]<<8 | Buf[1];
 8001108:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
 800110c:	4b68      	ldr	r3, [pc, #416]	; (80012b0 <BSP_EXTI5_Callback+0x1e8>)
 800110e:	b236      	sxth	r6, r6
 8001110:	801e      	strh	r6, [r3, #0]
	ay = (int16_t)Buf[2]<<8 | Buf[3];
 8001112:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8001116:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 800111a:	4b66      	ldr	r3, [pc, #408]	; (80012b4 <BSP_EXTI5_Callback+0x1ec>)
 800111c:	b22d      	sxth	r5, r5
 800111e:	801d      	strh	r5, [r3, #0]
	az = (int16_t)Buf[4]<<8 | Buf[5];
 8001120:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8001124:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001128:	4b63      	ldr	r3, [pc, #396]	; (80012b8 <BSP_EXTI5_Callback+0x1f0>)
 800112a:	b200      	sxth	r0, r0
 800112c:	8018      	strh	r0, [r3, #0]
	gx = (int16_t)Buf[8]<<8 | Buf[9];
 800112e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8001132:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
 8001136:	4b61      	ldr	r3, [pc, #388]	; (80012bc <BSP_EXTI5_Callback+0x1f4>)
 8001138:	b23f      	sxth	r7, r7
 800113a:	801f      	strh	r7, [r3, #0]
	gy = (int16_t)Buf[10]<<8 | Buf[11];
 800113c:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 8001140:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8001144:	4b5e      	ldr	r3, [pc, #376]	; (80012c0 <BSP_EXTI5_Callback+0x1f8>)
 8001146:	b224      	sxth	r4, r4
 8001148:	801c      	strh	r4, [r3, #0]
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 800114a:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
	Az = (float)(az/* - rKoef.fKoef[2]*/) * A_RES;
 800114e:	ee07 0a90 	vmov	s15, r0
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 8001152:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001156:	b21b      	sxth	r3, r3
	Az = (float)(az/* - rKoef.fKoef[2]*/) * A_RES;
 8001158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 800115c:	9305      	str	r3, [sp, #20]
 800115e:	4b59      	ldr	r3, [pc, #356]	; (80012c4 <BSP_EXTI5_Callback+0x1fc>)
 8001160:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8001164:	801a      	strh	r2, [r3, #0]
	Az = (float)(az/* - rKoef.fKoef[2]*/) * A_RES;
 8001166:	ee17 0a90 	vmov	r0, s15
 800116a:	f7ff f9fd 	bl	8000568 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	f7ff f89b 	bl	80002ac <__adddf3>
 8001176:	2200      	movs	r2, #0
 8001178:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800117c:	f7ff fa48 	bl	8000610 <__aeabi_dmul>
 8001180:	f7ff fd1e 	bl	8000bc0 <__aeabi_d2f>
	Gx = (float)(gx/* - cKoef.fKoef[0]*/) * G_RES;
 8001184:	ee07 7a90 	vmov	s15, r7
	Az = (float)(az/* - rKoef.fKoef[2]*/) * A_RES;
 8001188:	4b4f      	ldr	r3, [pc, #316]	; (80012c8 <BSP_EXTI5_Callback+0x200>)
	Gx = (float)(gx/* - cKoef.fKoef[0]*/) * G_RES;
 800118a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Az = (float)(az/* - rKoef.fKoef[2]*/) * A_RES;
 800118e:	6018      	str	r0, [r3, #0]
 8001190:	4683      	mov	fp, r0
	Gx = (float)(gx/* - cKoef.fKoef[0]*/) * G_RES;
 8001192:	ee17 0a90 	vmov	r0, s15
 8001196:	f7ff f9e7 	bl	8000568 <__aeabi_f2d>
 800119a:	2200      	movs	r2, #0
 800119c:	4b4b      	ldr	r3, [pc, #300]	; (80012cc <BSP_EXTI5_Callback+0x204>)
 800119e:	f7ff fa37 	bl	8000610 <__aeabi_dmul>
 80011a2:	2200      	movs	r2, #0
 80011a4:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80011a8:	f7ff fa32 	bl	8000610 <__aeabi_dmul>
 80011ac:	f7ff fd08 	bl	8000bc0 <__aeabi_d2f>
	Gy = (float)(gy/* - cKoef.fKoef[1]*/) * G_RES;
 80011b0:	ee07 4a90 	vmov	s15, r4
	Gx = (float)(gx/* - cKoef.fKoef[0]*/) * G_RES;
 80011b4:	4b46      	ldr	r3, [pc, #280]	; (80012d0 <BSP_EXTI5_Callback+0x208>)
	Gy = (float)(gy/* - cKoef.fKoef[1]*/) * G_RES;
 80011b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Gx = (float)(gx/* - cKoef.fKoef[0]*/) * G_RES;
 80011ba:	6018      	str	r0, [r3, #0]
 80011bc:	4682      	mov	sl, r0
	Gy = (float)(gy/* - cKoef.fKoef[1]*/) * G_RES;
 80011be:	ee17 0a90 	vmov	r0, s15
 80011c2:	f7ff f9d1 	bl	8000568 <__aeabi_f2d>
 80011c6:	2200      	movs	r2, #0
 80011c8:	4b40      	ldr	r3, [pc, #256]	; (80012cc <BSP_EXTI5_Callback+0x204>)
 80011ca:	f7ff fa21 	bl	8000610 <__aeabi_dmul>
 80011ce:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80011d2:	2200      	movs	r2, #0
 80011d4:	f7ff fa1c 	bl	8000610 <__aeabi_dmul>
 80011d8:	f7ff fcf2 	bl	8000bc0 <__aeabi_d2f>
	if(uIMUCounter<IMU_LOW_DATA_SIZE)
 80011dc:	f898 7000 	ldrb.w	r7, [r8]
	Gy = (float)(gy/* - cKoef.fKoef[1]*/) * G_RES;
 80011e0:	4b3c      	ldr	r3, [pc, #240]	; (80012d4 <BSP_EXTI5_Callback+0x20c>)
	if(uIMUCounter<IMU_LOW_DATA_SIZE)
 80011e2:	2f63      	cmp	r7, #99	; 0x63
	Gy = (float)(gy/* - cKoef.fKoef[1]*/) * G_RES;
 80011e4:	4681      	mov	r9, r0
 80011e6:	6018      	str	r0, [r3, #0]
 80011e8:	4644      	mov	r4, r8
	if(uIMUCounter<IMU_LOW_DATA_SIZE)
 80011ea:	d84b      	bhi.n	8001284 <BSP_EXTI5_Callback+0x1bc>
	Ax = (float)(ax/* - rKoef.fKoef[0]*/) * A_RES;
 80011ec:	ee07 6a90 	vmov	s15, r6
 80011f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	{
		imuLowData[uIMUCounter].fAccel[0] = Ax;
 80011f4:	4b38      	ldr	r3, [pc, #224]	; (80012d8 <BSP_EXTI5_Callback+0x210>)
	Ax = (float)(ax/* - rKoef.fKoef[0]*/) * A_RES;
 80011f6:	ee17 0a90 	vmov	r0, s15
		imuLowData[uIMUCounter].fAccel[0] = Ax;
 80011fa:	2418      	movs	r4, #24
 80011fc:	fb04 3407 	mla	r4, r4, r7, r3
	Ax = (float)(ax/* - rKoef.fKoef[0]*/) * A_RES;
 8001200:	f7ff f9b2 	bl	8000568 <__aeabi_f2d>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	f7ff f850 	bl	80002ac <__adddf3>
 800120c:	2200      	movs	r2, #0
 800120e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001212:	f7ff f9fd 	bl	8000610 <__aeabi_dmul>
 8001216:	f7ff fcd3 	bl	8000bc0 <__aeabi_d2f>
	Ay = (float)(ay/* - rKoef.fKoef[1]*/) * A_RES;
 800121a:	ee07 5a90 	vmov	s15, r5
 800121e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Ax = (float)(ax/* - rKoef.fKoef[0]*/) * A_RES;
 8001222:	6020      	str	r0, [r4, #0]
	Ay = (float)(ay/* - rKoef.fKoef[1]*/) * A_RES;
 8001224:	ee17 0a90 	vmov	r0, s15
 8001228:	f7ff f99e 	bl	8000568 <__aeabi_f2d>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	f7ff f83c 	bl	80002ac <__adddf3>
 8001234:	2200      	movs	r2, #0
 8001236:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800123a:	f7ff f9e9 	bl	8000610 <__aeabi_dmul>
 800123e:	f7ff fcbf 	bl	8000bc0 <__aeabi_d2f>
	Gz = (float)(gz/* - cKoef.fKoef[2]*/) * G_RES;
 8001242:	eddd 7a05 	vldr	s15, [sp, #20]
	Ay = (float)(ay/* - rKoef.fKoef[1]*/) * A_RES;
 8001246:	6060      	str	r0, [r4, #4]
	Gz = (float)(gz/* - cKoef.fKoef[2]*/) * G_RES;
 8001248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		imuLowData[uIMUCounter].fAccel[1] = Ay;
		imuLowData[uIMUCounter].fAccel[2] = Az;
 800124c:	f8c4 b008 	str.w	fp, [r4, #8]
	Gz = (float)(gz/* - cKoef.fKoef[2]*/) * G_RES;
 8001250:	ee17 0a90 	vmov	r0, s15
		imuLowData[uIMUCounter].fGyro[0] = Gx;
 8001254:	f8c4 a00c 	str.w	sl, [r4, #12]
		imuLowData[uIMUCounter].fGyro[1] = Gy;
 8001258:	f8c4 9010 	str.w	r9, [r4, #16]
	Gz = (float)(gz/* - cKoef.fKoef[2]*/) * G_RES;
 800125c:	f7ff f984 	bl	8000568 <__aeabi_f2d>
 8001260:	2200      	movs	r2, #0
 8001262:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <BSP_EXTI5_Callback+0x204>)
 8001264:	f7ff f9d4 	bl	8000610 <__aeabi_dmul>
 8001268:	2200      	movs	r2, #0
 800126a:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800126e:	f7ff f9cf 	bl	8000610 <__aeabi_dmul>
 8001272:	f7ff fca5 	bl	8000bc0 <__aeabi_d2f>
		imuLowData[uIMUCounter].fGyro[2] = Gz;

		uIMUCounter++;
 8001276:	3701      	adds	r7, #1
	Gz = (float)(gz/* - cKoef.fKoef[2]*/) * G_RES;
 8001278:	6160      	str	r0, [r4, #20]
		uIMUCounter++;
 800127a:	f888 7000 	strb.w	r7, [r8]
	{


		uIMUCounter = 0;
	}*/
}
 800127e:	b00d      	add	sp, #52	; 0x34
 8001280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xSemaphoreGiveFromISR( xIMURdySemaphore, &xTaskWoken );
 8001284:	4b15      	ldr	r3, [pc, #84]	; (80012dc <BSP_EXTI5_Callback+0x214>)
 8001286:	a907      	add	r1, sp, #28
 8001288:	6818      	ldr	r0, [r3, #0]
 800128a:	f008 fb5d 	bl	8009948 <xQueueGiveFromISR>
		if( xTaskWoken == pdTRUE){
 800128e:	9b07      	ldr	r3, [sp, #28]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d107      	bne.n	80012a4 <BSP_EXTI5_Callback+0x1dc>
			taskYIELD();
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <BSP_EXTI5_Callback+0x218>)
 8001296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	f3bf 8f4f 	dsb	sy
 80012a0:	f3bf 8f6f 	isb	sy
		uIMUCounter = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	7023      	strb	r3, [r4, #0]
}
 80012a8:	e7e9      	b.n	800127e <BSP_EXTI5_Callback+0x1b6>
 80012aa:	bf00      	nop
 80012ac:	20023450 	.word	0x20023450
 80012b0:	20023298 	.word	0x20023298
 80012b4:	20023340 	.word	0x20023340
 80012b8:	20023278 	.word	0x20023278
 80012bc:	2002333c 	.word	0x2002333c
 80012c0:	20023274 	.word	0x20023274
 80012c4:	2002330c 	.word	0x2002330c
 80012c8:	20000cb4 	.word	0x20000cb4
 80012cc:	406f4000 	.word	0x406f4000
 80012d0:	20000cb8 	.word	0x20000cb8
 80012d4:	20000cbc 	.word	0x20000cbc
 80012d8:	20000334 	.word	0x20000334
 80012dc:	20023308 	.word	0x20023308
 80012e0:	e000ed04 	.word	0xe000ed04
 80012e4:	20000cc0 	.word	0x20000cc0

080012e8 <Devices_Init>:
/**
  * @brief    
  * @retval None
  */
void Devices_Init()
{
 80012e8:	b508      	push	{r3, lr}
	sensorsCounter = 0;
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <Devices_Init+0x24>)
 80012ec:	2200      	movs	r2, #0

	distArrayData.pRxData = (float*)pvPortMalloc(sizeof(float) * DATA_ARRAY_SIZE);
 80012ee:	f44f 7080 	mov.w	r0, #256	; 0x100
	sensorsCounter = 0;
 80012f2:	801a      	strh	r2, [r3, #0]
	distArrayData.pRxData = (float*)pvPortMalloc(sizeof(float) * DATA_ARRAY_SIZE);
 80012f4:	f007 fed6 	bl	80090a4 <pvPortMalloc>
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <Devices_Init+0x28>)
 80012fa:	6058      	str	r0, [r3, #4]
	if(!distArrayData.pRxData)
 80012fc:	b928      	cbnz	r0, 800130a <Devices_Init+0x22>
		Error_Handler();
 80012fe:	211c      	movs	r1, #28
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <Devices_Init+0x2c>)
}
 8001302:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 8001306:	f000 b9c1 	b.w	800168c <_Error_Handler>
 800130a:	bd08      	pop	{r3, pc}
 800130c:	20000ce4 	.word	0x20000ce4
 8001310:	20000cdc 	.word	0x20000cdc
 8001314:	0800cf53 	.word	0x0800cf53

08001318 <Devices_PackageAnalysis>:
	* @param *rxData:      CAN 
  * @retval None
  */
void	Devices_PackageAnalysis(TQueryCanRxData	*rxData)
{
	uint16_t	canID = rxData->RxHeader.StdId;
 8001318:	6801      	ldr	r1, [r0, #0]
{
 800131a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t	canID = rxData->RxHeader.StdId;
 800131c:	b28e      	uxth	r6, r1
	uint8_t		logicNumber = 0;
	uint8_t		typeNumber = 0;
	
	//   ID .      CAN  - 0x100 - 0x10F
	if(canID >= 0x100 && canID <= 0x10F)
 800131e:	f5a6 7380 	sub.w	r3, r6, #256	; 0x100
 8001322:	2b0f      	cmp	r3, #15
{
 8001324:	4604      	mov	r4, r0
	if(canID >= 0x100 && canID <= 0x10F)
 8001326:	d814      	bhi.n	8001352 <Devices_PackageAnalysis+0x3a>
			if(sensorsCounter>=100){
				BSP_SDCard_WriteSensorsData(&writeData);
				sensorsCounter = 0;
			}
		}*/
		writeData.type = E_RANGEFINDER;
 8001328:	4b23      	ldr	r3, [pc, #140]	; (80013b8 <Devices_PackageAnalysis+0xa0>)
		typeNumber = rxData->Data[0];	//   -     1   
 800132a:	7f05      	ldrb	r5, [r0, #28]

		memset(&writeData.sensorsData,0,sizeof(tSensorData));

		writeData.sensorsData.devID = logicNumber;
		writeData.sensorsData.devType = typeNumber;
		writeData.sensorsData.uFlags.flags = rxData->Data[1];
 800132c:	7f67      	ldrb	r7, [r4, #29]
		writeData.type = E_RANGEFINDER;
 800132e:	461a      	mov	r2, r3
 8001330:	2001      	movs	r0, #1
 8001332:	f802 0b02 	strb.w	r0, [r2], #2
		logicNumber = canID & 0x0F;		//    ,    4  CanID
 8001336:	f001 010f 	and.w	r1, r1, #15
		memset(&writeData.sensorsData,0,sizeof(tSensorData));
 800133a:	2000      	movs	r0, #0

		switch(typeNumber)
 800133c:	2d01      	cmp	r5, #1
		memset(&writeData.sensorsData,0,sizeof(tSensorData));
 800133e:	f8c3 0002 	str.w	r0, [r3, #2]
 8001342:	6050      	str	r0, [r2, #4]
 8001344:	8110      	strh	r0, [r2, #8]
		writeData.sensorsData.devID = logicNumber;
 8001346:	70d9      	strb	r1, [r3, #3]
		writeData.sensorsData.devType = typeNumber;
 8001348:	709d      	strb	r5, [r3, #2]
		switch(typeNumber)
 800134a:	d012      	beq.n	8001372 <Devices_PackageAnalysis+0x5a>
 800134c:	2d02      	cmp	r5, #2
 800134e:	d01e      	beq.n	800138e <Devices_PackageAnalysis+0x76>
		writeData.sensorsData.uFlags.flags = rxData->Data[1];
 8001350:	729f      	strb	r7, [r3, #10]
			}break;
		}

	}
	//   ID .      CAN  - 0x110 - 0x11F
	if(canID >= 0x110 && canID <= 0x11F)
 8001352:	f5a6 7688 	sub.w	r6, r6, #272	; 0x110
 8001356:	2e0f      	cmp	r6, #15
 8001358:	d80a      	bhi.n	8001370 <Devices_PackageAnalysis+0x58>
 800135a:	69e0      	ldr	r0, [r4, #28]
 800135c:	6a23      	ldr	r3, [r4, #32]
		uint32_t	uHeaders[2];

		uHeaders[0] = (rxData->Data[3]<<24)|(rxData->Data[2]<<16)|(rxData->Data[1]<<8)|rxData->Data[0];
		uHeaders[1] = (rxData->Data[7]<<24)|(rxData->Data[6]<<16)|(rxData->Data[5]<<8)|rxData->Data[4];

		if(uHeaders[0] == 0x7FFFFFFF && uHeaders[1] == 0xFFFFFFFF)
 800135e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001362:	4290      	cmp	r0, r2
 8001364:	4a15      	ldr	r2, [pc, #84]	; (80013bc <Devices_PackageAnalysis+0xa4>)
 8001366:	d11b      	bne.n	80013a0 <Devices_PackageAnalysis+0x88>
 8001368:	3301      	adds	r3, #1
 800136a:	d119      	bne.n	80013a0 <Devices_PackageAnalysis+0x88>
		{
			//  
			distArrayData.msgCounter = 0;
 800136c:	2300      	movs	r3, #0
		else if(distArrayData.msgCounter < DATA_ARRAY_SIZE)
		{
			memcpy(distArrayData.pRxData,rxData->Data,sizeof(float));
			memcpy(distArrayData.pRxData + distArrayData.msgCounter + 1,rxData->Data + 4,sizeof(float));

			distArrayData.msgCounter += 2;
 800136e:	8013      	strh	r3, [r2, #0]
 8001370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				memset(&writeData.sensorsData,0,sizeof(tSensorData));
 8001372:	8110      	strh	r0, [r2, #8]
				memcpy(writeData.sensorsData.sensorValue,rxData->Data + 2,sizeof(uint16_t) * 3);
 8001374:	4622      	mov	r2, r4
				writeData.sensorsData.devID = logicNumber;
 8001376:	70d9      	strb	r1, [r3, #3]
				memcpy(writeData.sensorsData.sensorValue,rxData->Data + 2,sizeof(uint16_t) * 3);
 8001378:	f852 0f1e 	ldr.w	r0, [r2, #30]!
				writeData.sensorsData.devType = typeNumber;
 800137c:	709d      	strb	r5, [r3, #2]
				memcpy(writeData.sensorsData.sensorValue,rxData->Data + 2,sizeof(uint16_t) * 3);
 800137e:	8892      	ldrh	r2, [r2, #4]
				writeData.sensorsData.uFlags.flags = rxData->Data[1];
 8001380:	729f      	strb	r7, [r3, #10]
				memcpy(writeData.sensorsData.sensorValue,rxData->Data + 2,sizeof(uint16_t) * 3);
 8001382:	6058      	str	r0, [r3, #4]
 8001384:	811a      	strh	r2, [r3, #8]
				BSP_SDCard_WriteSensorsData(&writeData);
 8001386:	4618      	mov	r0, r3
 8001388:	f000 ff58 	bl	800223c <BSP_SDCard_WriteSensorsData>
			}break;
 800138c:	e7e1      	b.n	8001352 <Devices_PackageAnalysis+0x3a>
				memset(&writeData.sensorsData,0,sizeof(tSensorData));
 800138e:	6050      	str	r0, [r2, #4]
 8001390:	8110      	strh	r0, [r2, #8]
				memcpy(writeData.sensorsData.sensorValue,rxData->Data + 2,sizeof(uint16_t) * 2);
 8001392:	f8d4 201e 	ldr.w	r2, [r4, #30]
				writeData.sensorsData.devID = logicNumber;
 8001396:	70d9      	strb	r1, [r3, #3]
				writeData.sensorsData.devType = typeNumber;
 8001398:	709d      	strb	r5, [r3, #2]
				writeData.sensorsData.uFlags.flags = rxData->Data[1];
 800139a:	729f      	strb	r7, [r3, #10]
				memcpy(writeData.sensorsData.sensorValue,rxData->Data + 2,sizeof(uint16_t) * 2);
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	e7f2      	b.n	8001386 <Devices_PackageAnalysis+0x6e>
		else if(distArrayData.msgCounter < DATA_ARRAY_SIZE)
 80013a0:	8813      	ldrh	r3, [r2, #0]
 80013a2:	2b3f      	cmp	r3, #63	; 0x3f
 80013a4:	d8e2      	bhi.n	800136c <Devices_PackageAnalysis+0x54>
			memcpy(distArrayData.pRxData,rxData->Data,sizeof(float));
 80013a6:	6851      	ldr	r1, [r2, #4]
 80013a8:	6008      	str	r0, [r1, #0]
			memcpy(distArrayData.pRxData + distArrayData.msgCounter + 1,rxData->Data + 4,sizeof(float));
 80013aa:	1c58      	adds	r0, r3, #1
 80013ac:	6a24      	ldr	r4, [r4, #32]
 80013ae:	f841 4020 	str.w	r4, [r1, r0, lsl #2]
			distArrayData.msgCounter += 2;
 80013b2:	3302      	adds	r3, #2
 80013b4:	e7db      	b.n	800136e <Devices_PackageAnalysis+0x56>
 80013b6:	bf00      	nop
 80013b8:	20000ce8 	.word	0x20000ce8
 80013bc:	20000cdc 	.word	0x20000cdc

080013c0 <Devices_SensorsDataRequest>:
/**
  * @brief      
  * @retval None
  */
void	Devices_SensorsDataRequest()
{
 80013c0:	b510      	push	{r4, lr}
	/*for(uint8_t i = 0;i<=4;i++){
		BSP_CanBus_SendData(RX_SENSOR + i,(uint8_t*)sensorRequestArray,0);
			osDelay(1);
	}*/
	BSP_CanBus_SendData(RX_SENSOR ,(uint8_t*)sensorRequestArray,0);
 80013c2:	4c18      	ldr	r4, [pc, #96]	; (8001424 <Devices_SensorsDataRequest+0x64>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	4621      	mov	r1, r4
 80013c8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80013cc:	f000 fbd0 	bl	8001b70 <BSP_CanBus_SendData>
		osDelay(1);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f007 fd84 	bl	8008ede <osDelay>
	BSP_CanBus_SendData(RX_SENSOR + 1 ,(uint8_t*)sensorRequestArray,0);
 80013d6:	4621      	mov	r1, r4
 80013d8:	2200      	movs	r2, #0
 80013da:	f240 1001 	movw	r0, #257	; 0x101
 80013de:	f000 fbc7 	bl	8001b70 <BSP_CanBus_SendData>
		osDelay(1);
 80013e2:	2001      	movs	r0, #1
 80013e4:	f007 fd7b 	bl	8008ede <osDelay>
	BSP_CanBus_SendData(RX_SENSOR + 2,(uint8_t*)sensorRequestArray,0);
 80013e8:	4621      	mov	r1, r4
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 7081 	mov.w	r0, #258	; 0x102
 80013f0:	f000 fbbe 	bl	8001b70 <BSP_CanBus_SendData>
		osDelay(1);
 80013f4:	2001      	movs	r0, #1
 80013f6:	f007 fd72 	bl	8008ede <osDelay>
	BSP_CanBus_SendData(RX_SENSOR + 3,(uint8_t*)sensorRequestArray,0);
 80013fa:	4621      	mov	r1, r4
 80013fc:	2200      	movs	r2, #0
 80013fe:	f240 1003 	movw	r0, #259	; 0x103
 8001402:	f000 fbb5 	bl	8001b70 <BSP_CanBus_SendData>
		osDelay(1);
 8001406:	2001      	movs	r0, #1
 8001408:	f007 fd69 	bl	8008ede <osDelay>
	BSP_CanBus_SendData(RX_SENSOR + 4,(uint8_t*)sensorRequestArray,0);
 800140c:	4621      	mov	r1, r4
 800140e:	f44f 7082 	mov.w	r0, #260	; 0x104
 8001412:	2200      	movs	r2, #0
 8001414:	f000 fbac 	bl	8001b70 <BSP_CanBus_SendData>
		osDelay(1);
 8001418:	2001      	movs	r0, #1
}
 800141a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		osDelay(1);
 800141e:	f007 bd5e 	b.w	8008ede <osDelay>
 8001422:	bf00      	nop
 8001424:	0800cf69 	.word	0x0800cf69

08001428 <mainTask>:
  * @brief 			  .
  * @param		 	argument:   FreeRTOS
  * @reval			None
  */
void mainTask(void const * argument)
{		
 8001428:	b508      	push	{r3, lr}
	// RTC
	BSP_RTC_Init();
 800142a:	f000 fd9b 	bl	8001f64 <BSP_RTC_Init>
	//    
	Devices_Init();
 800142e:	f7ff ff5b 	bl	80012e8 <Devices_Init>
	// USB
	BSP_Usb_Init();
 8001432:	f000 ff6b 	bl	800230c <BSP_Usb_Init>
	// SDCard SPI
	BSP_SDCard_Init();
 8001436:	f000 feb1 	bl	800219c <BSP_SDCard_Init>
	// CanBus
	BSP_CanBus_Init();
 800143a:	f000 fb1d 	bl	8001a78 <BSP_CanBus_Init>
	// 
	IMU_Init();
 800143e:	f7ff fd97 	bl	8000f70 <IMU_Init>

	for(;;)
	{
		//BSP_Usb_SendString("MainTask\r\n");
		Devices_SensorsDataRequest();
 8001442:	f7ff ffbd 	bl	80013c0 <Devices_SensorsDataRequest>
		osDelay(100);
 8001446:	2064      	movs	r0, #100	; 0x64
 8001448:	f007 fd49 	bl	8008ede <osDelay>
 800144c:	e7f9      	b.n	8001442 <mainTask+0x1a>
	...

08001450 <systemClock_Config>:
{
 8001450:	b530      	push	{r4, r5, lr}
 8001452:	b095      	sub	sp, #84	; 0x54
  __HAL_RCC_PWR_CLK_ENABLE();
 8001454:	4b27      	ldr	r3, [pc, #156]	; (80014f4 <systemClock_Config+0xa4>)
 8001456:	2100      	movs	r1, #0
 8001458:	9101      	str	r1, [sp, #4]
 800145a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800145c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001460:	641a      	str	r2, [r3, #64]	; 0x40
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800146c:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <systemClock_Config+0xa8>)
 800146e:	9102      	str	r1, [sp, #8]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001482:	2301      	movs	r3, #1
 8001484:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001486:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800148a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800148c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001490:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001492:	2308      	movs	r3, #8
 8001494:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001496:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800149a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 800149c:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800149e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014a0:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a2:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014a4:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014a6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a8:	f003 face 	bl	8004a48 <HAL_RCC_OscConfig>
 80014ac:	b100      	cbz	r0, 80014b0 <systemClock_Config+0x60>
 80014ae:	e7fe      	b.n	80014ae <systemClock_Config+0x5e>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b4:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014b6:	250f      	movs	r5, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014b8:	2105      	movs	r1, #5
 80014ba:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014bc:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014be:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014c0:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80014c2:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014c4:	f003 fc70 	bl	8004da8 <HAL_RCC_ClockConfig>
 80014c8:	4604      	mov	r4, r0
 80014ca:	b100      	cbz	r0, 80014ce <systemClock_Config+0x7e>
 80014cc:	e7fe      	b.n	80014cc <systemClock_Config+0x7c>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80014ce:	f003 fd05 	bl	8004edc <HAL_RCC_GetHCLKFreq>
 80014d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80014da:	f001 fb23 	bl	8002b24 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80014de:	2004      	movs	r0, #4
 80014e0:	f001 fb36 	bl	8002b50 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80014e4:	4622      	mov	r2, r4
 80014e6:	4629      	mov	r1, r5
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ec:	f001 fada 	bl	8002aa4 <HAL_NVIC_SetPriority>
}
 80014f0:	b015      	add	sp, #84	; 0x54
 80014f2:	bd30      	pop	{r4, r5, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40007000 	.word	0x40007000

080014fc <portClkInit>:
{
 80014fc:	b570      	push	{r4, r5, r6, lr}
 80014fe:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001500:	4b23      	ldr	r3, [pc, #140]	; (8001590 <portClkInit+0x94>)
   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001502:	4824      	ldr	r0, [pc, #144]	; (8001594 <portClkInit+0x98>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001504:	2400      	movs	r4, #0
 8001506:	9401      	str	r4, [sp, #4]
 8001508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800150a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800150e:	631a      	str	r2, [r3, #48]	; 0x30
 8001510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001512:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001516:	9201      	str	r2, [sp, #4]
 8001518:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151a:	9402      	str	r4, [sp, #8]
 800151c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800151e:	f042 0204 	orr.w	r2, r2, #4
 8001522:	631a      	str	r2, [r3, #48]	; 0x30
 8001524:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001526:	f002 0204 	and.w	r2, r2, #4
 800152a:	9202      	str	r2, [sp, #8]
 800152c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	9403      	str	r4, [sp, #12]
 8001530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001532:	f042 0201 	orr.w	r2, r2, #1
 8001536:	631a      	str	r2, [r3, #48]	; 0x30
 8001538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800153a:	f002 0201 	and.w	r2, r2, #1
 800153e:	9203      	str	r2, [sp, #12]
 8001540:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001542:	9404      	str	r4, [sp, #16]
 8001544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001546:	f042 0208 	orr.w	r2, r2, #8
 800154a:	631a      	str	r2, [r3, #48]	; 0x30
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 800154e:	9406      	str	r4, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	9304      	str	r3, [sp, #16]
   GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8001556:	2502      	movs	r5, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001558:	9b04      	ldr	r3, [sp, #16]
   GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 800155a:	9507      	str	r5, [sp, #28]
   GPIO_InitStruct.Pin       = GPIO_PIN_12;
 800155c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001560:	a905      	add	r1, sp, #20
   GPIO_InitStruct.Pin       = GPIO_PIN_12;
 8001562:	9305      	str	r3, [sp, #20]
   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001564:	9508      	str	r5, [sp, #32]
   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001566:	f001 fb11 	bl	8002b8c <HAL_GPIO_Init>
   GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 800156a:	9507      	str	r5, [sp, #28]
   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 800156c:	9508      	str	r5, [sp, #32]
   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800156e:	4d0a      	ldr	r5, [pc, #40]	; (8001598 <portClkInit+0x9c>)
   GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8001570:	2301      	movs	r3, #1
   GPIO_InitStruct.Pin       = GPIO_PIN_4;
 8001572:	2610      	movs	r6, #16
   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001574:	a905      	add	r1, sp, #20
 8001576:	4628      	mov	r0, r5
   GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8001578:	9306      	str	r3, [sp, #24]
   GPIO_InitStruct.Pin       = GPIO_PIN_4;
 800157a:	9605      	str	r6, [sp, #20]
   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800157c:	f001 fb06 	bl	8002b8c <HAL_GPIO_Init>
   HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4,GPIO_PIN_RESET);
 8001580:	4622      	mov	r2, r4
 8001582:	4631      	mov	r1, r6
 8001584:	4628      	mov	r0, r5
 8001586:	f001 fbed 	bl	8002d64 <HAL_GPIO_WritePin>
}
 800158a:	b00a      	add	sp, #40	; 0x28
 800158c:	bd70      	pop	{r4, r5, r6, pc}
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	40021c00 	.word	0x40021c00
 8001598:	40020c00 	.word	0x40020c00

0800159c <main>:
{
 800159c:	b530      	push	{r4, r5, lr}
  osThreadDef(defaultTask, mainTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 800159e:	4d0c      	ldr	r5, [pc, #48]	; (80015d0 <main+0x34>)
{
 80015a0:	b087      	sub	sp, #28
  HAL_Init();
 80015a2:	f000 ff11 	bl	80023c8 <HAL_Init>
  systemClock_Config();
 80015a6:	f7ff ff53 	bl	8001450 <systemClock_Config>
  portClkInit();
 80015aa:	f7ff ffa7 	bl	80014fc <portClkInit>
  osThreadDef(defaultTask, mainTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 80015ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b0:	ac01      	add	r4, sp, #4
 80015b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b4:	682b      	ldr	r3, [r5, #0]
 80015b6:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015b8:	2100      	movs	r1, #0
 80015ba:	a801      	add	r0, sp, #4
 80015bc:	f007 fc77 	bl	8008eae <osThreadCreate>
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <main+0x38>)
 80015c2:	6018      	str	r0, [r3, #0]
  osKernelStart();	
 80015c4:	f007 fc6e 	bl	8008ea4 <osKernelStart>
}
 80015c8:	2000      	movs	r0, #0
 80015ca:	b007      	add	sp, #28
 80015cc:	bd30      	pop	{r4, r5, pc}
 80015ce:	bf00      	nop
 80015d0:	0800cebc 	.word	0x0800cebc
 80015d4:	20023358 	.word	0x20023358

080015d8 <HAL_TIM_PeriodElapsedCallback>:
  */
volatile uint32_t ulHighFrequencyTimerTicks = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  if (htim->Instance == TIM1) {
 80015d8:	6802      	ldr	r2, [r0, #0]
 80015da:	4b08      	ldr	r3, [pc, #32]	; (80015fc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80015dc:	429a      	cmp	r2, r3
{
 80015de:	b510      	push	{r4, lr}
 80015e0:	4604      	mov	r4, r0
  if (htim->Instance == TIM1) {
 80015e2:	d101      	bne.n	80015e8 <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 80015e4:	f000 ff0a 	bl	80023fc <HAL_IncTick>
  }
  if(htim->Instance == TIM7){
 80015e8:	6822      	ldr	r2, [r4, #0]
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80015ec:	429a      	cmp	r2, r3
	  ulHighFrequencyTimerTicks++;
 80015ee:	bf01      	itttt	eq
 80015f0:	4a04      	ldreq	r2, [pc, #16]	; (8001604 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80015f2:	6813      	ldreq	r3, [r2, #0]
 80015f4:	3301      	addeq	r3, #1
 80015f6:	6013      	streq	r3, [r2, #0]
 80015f8:	bd10      	pop	{r4, pc}
 80015fa:	bf00      	nop
 80015fc:	40010000 	.word	0x40010000
 8001600:	40001400 	.word	0x40001400
 8001604:	20000d00 	.word	0x20000d00

08001608 <GetRunTimeStatsValue>:
/*
 *
 */
uint32_t	GetRunTimeStatsValue()
{
	return ulHighFrequencyTimerTicks;
 8001608:	4b01      	ldr	r3, [pc, #4]	; (8001610 <GetRunTimeStatsValue+0x8>)
 800160a:	6818      	ldr	r0, [r3, #0]
}
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000d00 	.word	0x20000d00

08001614 <SetupRunTimeStatsTimer>:
/*
 *
 */
void SetupRunTimeStatsTimer()
{
 8001614:	b530      	push	{r4, r5, lr}
	  uint32_t              uwTimclock = 0;
	  uint32_t              uwPrescalerValue = 0;
	  uint32_t              pFLatency;

	  /*Configure the TIM1 IRQ priority */
	  HAL_NVIC_SetPriority(TIM7_IRQn, 7 ,0);
 8001616:	2200      	movs	r2, #0
{
 8001618:	b089      	sub	sp, #36	; 0x24
	  HAL_NVIC_SetPriority(TIM7_IRQn, 7 ,0);
 800161a:	2107      	movs	r1, #7
 800161c:	2037      	movs	r0, #55	; 0x37
 800161e:	f001 fa41 	bl	8002aa4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001622:	2037      	movs	r0, #55	; 0x37
 8001624:	f001 fa72 	bl	8002b0c <HAL_NVIC_EnableIRQ>

	  /* Enable TIM1 clock */
	  __HAL_RCC_TIM7_CLK_ENABLE();
 8001628:	2500      	movs	r5, #0
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <SetupRunTimeStatsTimer+0x68>)
 800162c:	9502      	str	r5, [sp, #8]
 800162e:	6c1a      	ldr	r2, [r3, #64]	; 0x40

	  /* Compute the prescaler value to have TIM1 counter clock equal to 10MHz */
	  uwPrescalerValue = (uint32_t) ((uwTimclock / 10000000) - 1);

	  /* Initialize TIM1 */
	  htim7.Instance = TIM7;
 8001630:	4c13      	ldr	r4, [pc, #76]	; (8001680 <SetupRunTimeStatsTimer+0x6c>)
	  __HAL_RCC_TIM7_CLK_ENABLE();
 8001632:	f042 0220 	orr.w	r2, r2, #32
 8001636:	641a      	str	r2, [r3, #64]	; 0x40
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	f003 0320 	and.w	r3, r3, #32
 800163e:	9302      	str	r3, [sp, #8]
	  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001640:	a901      	add	r1, sp, #4
 8001642:	a803      	add	r0, sp, #12
	  __HAL_RCC_TIM7_CLK_ENABLE();
 8001644:	9b02      	ldr	r3, [sp, #8]
	  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001646:	f003 fc6f 	bl	8004f28 <HAL_RCC_GetClockConfig>
	  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800164a:	f003 fc5d 	bl	8004f08 <HAL_RCC_GetPCLK2Freq>
	  htim7.Instance = TIM7;
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <SetupRunTimeStatsTimer+0x70>)
 8001650:	6023      	str	r3, [r4, #0]
	  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
	  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
	  + ClockDivision = 0
	  + Counter direction = Up
	  */
	  htim7.Init.Period = (10000000 / 1000) - 1;
 8001652:	f242 730f 	movw	r3, #9999	; 0x270f
 8001656:	60e3      	str	r3, [r4, #12]
	  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001658:	0040      	lsls	r0, r0, #1
	  uwPrescalerValue = (uint32_t) ((uwTimclock / 10000000) - 1);
 800165a:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <SetupRunTimeStatsTimer+0x74>)
 800165c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001660:	3801      	subs	r0, #1
	  htim7.Init.Prescaler = uwPrescalerValue;
 8001662:	6060      	str	r0, [r4, #4]
	  htim7.Init.ClockDivision = 0;
	  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
	  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8001664:	4620      	mov	r0, r4
	  htim7.Init.ClockDivision = 0;
 8001666:	6125      	str	r5, [r4, #16]
	  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001668:	60a5      	str	r5, [r4, #8]
	  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 800166a:	f004 f99f 	bl	80059ac <HAL_TIM_Base_Init>
 800166e:	b910      	cbnz	r0, 8001676 <SetupRunTimeStatsTimer+0x62>
	  {
	    /* Start the TIM time Base generation in interrupt mode */
	    HAL_TIM_Base_Start_IT(&htim7);
 8001670:	4620      	mov	r0, r4
 8001672:	f004 f885 	bl	8005780 <HAL_TIM_Base_Start_IT>
	  }
}
 8001676:	b009      	add	sp, #36	; 0x24
 8001678:	bd30      	pop	{r4, r5, pc}
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800
 8001680:	2002335c 	.word	0x2002335c
 8001684:	40001400 	.word	0x40001400
 8001688:	00989680 	.word	0x00989680

0800168c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800168c:	e7fe      	b.n	800168c <_Error_Handler>

0800168e <HAL_MspInit>:
/**
  * Initializes the Global MSP.
  */

void HAL_MspInit(void)
{
 800168e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001690:	2003      	movs	r0, #3
 8001692:	f001 f9f5 	bl	8002a80 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	4611      	mov	r1, r2
 800169a:	f06f 000b 	mvn.w	r0, #11
 800169e:	f001 fa01 	bl	8002aa4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	4611      	mov	r1, r2
 80016a6:	f06f 000a 	mvn.w	r0, #10
 80016aa:	f001 f9fb 	bl	8002aa4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	4611      	mov	r1, r2
 80016b2:	f06f 0009 	mvn.w	r0, #9
 80016b6:	f001 f9f5 	bl	8002aa4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	4611      	mov	r1, r2
 80016be:	f06f 0004 	mvn.w	r0, #4
 80016c2:	f001 f9ef 	bl	8002aa4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	4611      	mov	r1, r2
 80016ca:	f06f 0003 	mvn.w	r0, #3
 80016ce:	f001 f9e9 	bl	8002aa4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	210f      	movs	r1, #15
 80016d6:	f06f 0001 	mvn.w	r0, #1
 80016da:	f001 f9e3 	bl	8002aa4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	210f      	movs	r1, #15
 80016e2:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80016ea:	f001 b9db 	b.w	8002aa4 <HAL_NVIC_SetPriority>
	...

080016f0 <HAL_SPI_MspInit>:
  *           - Peripheral's GPIO Configuration  
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80016f0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
	if(hspi->Instance == SPI4)
 80016f2:	6802      	ldr	r2, [r0, #0]
 80016f4:	4b1f      	ldr	r3, [pc, #124]	; (8001774 <HAL_SPI_MspInit+0x84>)
 80016f6:	429a      	cmp	r2, r3
{
 80016f8:	b088      	sub	sp, #32
	if(hspi->Instance == SPI4)
 80016fa:	d138      	bne.n	800176e <HAL_SPI_MspInit+0x7e>
	{
	  __HAL_RCC_SPI4_CLK_ENABLE();
 80016fc:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001700:	2100      	movs	r1, #0
 8001702:	9101      	str	r1, [sp, #4]
 8001704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	  GPIO_InitStruct.Pin       = GPIO_PIN_2;
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001706:	481c      	ldr	r0, [pc, #112]	; (8001778 <HAL_SPI_MspInit+0x88>)
	  __HAL_RCC_SPI4_CLK_ENABLE();
 8001708:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800170c:	645a      	str	r2, [r3, #68]	; 0x44
 800170e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001710:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001714:	9201      	str	r2, [sp, #4]
 8001716:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001718:	9102      	str	r1, [sp, #8]
 800171a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800171c:	f042 0210 	orr.w	r2, r2, #16
 8001720:	631a      	str	r2, [r3, #48]	; 0x30
 8001722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001724:	f003 0310 	and.w	r3, r3, #16
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	9b02      	ldr	r3, [sp, #8]
	  GPIO_InitStruct.Pin       = GPIO_PIN_2;
 800172c:	2304      	movs	r3, #4
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800172e:	2201      	movs	r2, #1
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001730:	2405      	movs	r4, #5
	  GPIO_InitStruct.Pin       = GPIO_PIN_2;
 8001732:	9303      	str	r3, [sp, #12]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001734:	a903      	add	r1, sp, #12
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001738:	9205      	str	r2, [sp, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800173a:	9304      	str	r3, [sp, #16]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 800173c:	9306      	str	r3, [sp, #24]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800173e:	9407      	str	r4, [sp, #28]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001740:	f001 fa24 	bl	8002b8c <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001744:	2320      	movs	r3, #32
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001746:	a903      	add	r1, sp, #12
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <HAL_SPI_MspInit+0x88>)
	  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800174a:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800174c:	9407      	str	r4, [sp, #28]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800174e:	f001 fa1d 	bl	8002b8c <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001752:	2340      	movs	r3, #64	; 0x40
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001754:	a903      	add	r1, sp, #12
 8001756:	4808      	ldr	r0, [pc, #32]	; (8001778 <HAL_SPI_MspInit+0x88>)
	  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001758:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800175a:	9407      	str	r4, [sp, #28]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800175c:	f001 fa16 	bl	8002b8c <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001760:	2310      	movs	r3, #16
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  //GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001762:	a903      	add	r1, sp, #12
 8001764:	4804      	ldr	r0, [pc, #16]	; (8001778 <HAL_SPI_MspInit+0x88>)
	  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001766:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001768:	9407      	str	r4, [sp, #28]
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800176a:	f001 fa0f 	bl	8002b8c <HAL_GPIO_Init>

	}
}
 800176e:	b008      	add	sp, #32
 8001770:	bd10      	pop	{r4, pc}
 8001772:	bf00      	nop
 8001774:	40013400 	.word	0x40013400
 8001778:	40021000 	.word	0x40021000

0800177c <HAL_CAN_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 800177c:	b510      	push	{r4, lr}
 800177e:	b088      	sub	sp, #32
  GPIO_InitTypeDef   GPIO_InitStruct;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  
  /* Enable GPIO clock ****************************************/
  __HAL_RCC_GPIOD_CLK_ENABLE();	
 8001780:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_CAN_MspInit+0x5c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001782:	4816      	ldr	r0, [pc, #88]	; (80017dc <HAL_CAN_MspInit+0x60>)
  __HAL_RCC_GPIOD_CLK_ENABLE();	
 8001784:	2400      	movs	r4, #0
 8001786:	9401      	str	r4, [sp, #4]
 8001788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800178a:	f042 0208 	orr.w	r2, r2, #8
 800178e:	631a      	str	r2, [r3, #48]	; 0x30
 8001790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001792:	f002 0208 	and.w	r2, r2, #8
 8001796:	9201      	str	r2, [sp, #4]
 8001798:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_CAN1_CLK_ENABLE();
 800179a:	9402      	str	r4, [sp, #8]
 800179c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800179e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80017a2:	641a      	str	r2, [r3, #64]	; 0x40
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	9405      	str	r4, [sp, #20]
  __HAL_RCC_CAN1_CLK_ENABLE();
 80017a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ac:	9302      	str	r3, [sp, #8]
 80017ae:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017b0:	2303      	movs	r3, #3
 80017b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017b8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80017ba:	2309      	movs	r3, #9
 80017bc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017be:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c0:	f001 f9e4 	bl	8002b8c <HAL_GPIO_Init>

  /*##-3- Configure the NVIC #################################################*/
  /* NVIC configuration for CAN1 Reception complete interrupt */
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 8, 0);
 80017c4:	4622      	mov	r2, r4
 80017c6:	2108      	movs	r1, #8
 80017c8:	2014      	movs	r0, #20
 80017ca:	f001 f96b 	bl	8002aa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80017ce:	2014      	movs	r0, #20
 80017d0:	f001 f99c 	bl	8002b0c <HAL_NVIC_EnableIRQ>
}
 80017d4:	b008      	add	sp, #32
 80017d6:	bd10      	pop	{r4, pc}
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020c00 	.word	0x40020c00

080017e0 <HAL_I2C_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80017e0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;

  if(hi2c->Instance == I2C1)
 80017e2:	6802      	ldr	r2, [r0, #0]
 80017e4:	4b20      	ldr	r3, [pc, #128]	; (8001868 <HAL_I2C_MspInit+0x88>)
 80017e6:	429a      	cmp	r2, r3
{
 80017e8:	b088      	sub	sp, #32
  if(hi2c->Instance == I2C1)
 80017ea:	d13a      	bne.n	8001862 <HAL_I2C_MspInit+0x82>
  {
	  /*##-1- Enable GPIO Clocks #################################################*/
	  /* Enable GPIO TX/RX clock */
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ec:	4c1f      	ldr	r4, [pc, #124]	; (800186c <HAL_I2C_MspInit+0x8c>)
	  GPIO_InitStruct.Pin       = GPIO_PIN_6;
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ee:	4820      	ldr	r0, [pc, #128]	; (8001870 <HAL_I2C_MspInit+0x90>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f0:	2500      	movs	r5, #0
 80017f2:	9501      	str	r5, [sp, #4]
 80017f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017f6:	f043 0302 	orr.w	r3, r3, #2
 80017fa:	6323      	str	r3, [r4, #48]	; 0x30
 80017fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	9b01      	ldr	r3, [sp, #4]
	  GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8001806:	2340      	movs	r3, #64	; 0x40
 8001808:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 800180a:	2312      	movs	r3, #18
 800180c:	9304      	str	r3, [sp, #16]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800180e:	2301      	movs	r3, #1
 8001810:	9305      	str	r3, [sp, #20]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001812:	2604      	movs	r6, #4
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001814:	2303      	movs	r3, #3
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001816:	a903      	add	r1, sp, #12
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001818:	9306      	str	r3, [sp, #24]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800181a:	9607      	str	r6, [sp, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	f001 f9b6 	bl	8002b8c <HAL_GPIO_Init>

	  /* I2C RX GPIO pin configuration  */
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001820:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001822:	a903      	add	r1, sp, #12
 8001824:	4812      	ldr	r0, [pc, #72]	; (8001870 <HAL_I2C_MspInit+0x90>)
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001826:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001828:	9607      	str	r6, [sp, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f001 f9af 	bl	8002b8c <HAL_GPIO_Init>

	  /*##-3- Enable I2C peripherals Clock #######################################*/
	  /* Enable I2C1 clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 800182e:	9502      	str	r5, [sp, #8]
 8001830:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001832:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001836:	6423      	str	r3, [r4, #64]	; 0x40
 8001838:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800183a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
	  /*##-4- Configure the NVIC for I2C #########################################*/
	  /* NVIC for I2C1 */
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 800183e:	462a      	mov	r2, r5
 8001840:	2109      	movs	r1, #9
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8001842:	9302      	str	r3, [sp, #8]
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8001844:	2020      	movs	r0, #32
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8001846:	9b02      	ldr	r3, [sp, #8]
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8001848:	f001 f92c 	bl	8002aa4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800184c:	2020      	movs	r0, #32
 800184e:	f001 f95d 	bl	8002b0c <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8001852:	201f      	movs	r0, #31
 8001854:	462a      	mov	r2, r5
 8001856:	210a      	movs	r1, #10
 8001858:	f001 f924 	bl	8002aa4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800185c:	201f      	movs	r0, #31
 800185e:	f001 f955 	bl	8002b0c <HAL_NVIC_EnableIRQ>
  }
}
 8001862:	b008      	add	sp, #32
 8001864:	bd70      	pop	{r4, r5, r6, pc}
 8001866:	bf00      	nop
 8001868:	40005400 	.word	0x40005400
 800186c:	40023800 	.word	0x40023800
 8001870:	40020400 	.word	0x40020400

08001874 <HAL_RTC_MspInit>:
  *        the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8001874:	b500      	push	{lr}
 8001876:	b099      	sub	sp, #100	; 0x64
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  {
    Error_Handler();
  }
#elif defined (RTC_CLOCK_SOURCE_LSI)
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
 8001878:	230c      	movs	r3, #12
 800187a:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800187c:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800187e:	2300      	movs	r3, #0
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001880:	4668      	mov	r0, sp
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001882:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001884:	9205      	str	r2, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001886:	9302      	str	r3, [sp, #8]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001888:	f003 f8de 	bl	8004a48 <HAL_RCC_OscConfig>
 800188c:	b120      	cbz	r0, 8001898 <HAL_RTC_MspInit+0x24>
  {
    Error_Handler();
 800188e:	f44f 7192 	mov.w	r1, #292	; 0x124
 8001892:	480b      	ldr	r0, [pc, #44]	; (80018c0 <HAL_RTC_MspInit+0x4c>)
 8001894:	f7ff fefa 	bl	800168c <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001898:	2320      	movs	r3, #32
 800189a:	930c      	str	r3, [sp, #48]	; 0x30
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800189c:	a80c      	add	r0, sp, #48	; 0x30
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800189e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018a2:	9316      	str	r3, [sp, #88]	; 0x58
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018a4:	f003 fb5e 	bl	8004f64 <HAL_RCCEx_PeriphCLKConfig>
 80018a8:	b120      	cbz	r0, 80018b4 <HAL_RTC_MspInit+0x40>
  {
    Error_Handler();
 80018aa:	f240 112b 	movw	r1, #299	; 0x12b
 80018ae:	4804      	ldr	r0, [pc, #16]	; (80018c0 <HAL_RTC_MspInit+0x4c>)
 80018b0:	f7ff feec 	bl	800168c <_Error_Handler>
#error Please select the RTC Clock source inside the main.h file
#endif /*RTC_CLOCK_SOURCE_LSE*/

  /*##-2- Enable RTC peripheral Clocks #######################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 80018b4:	4b03      	ldr	r3, [pc, #12]	; (80018c4 <HAL_RTC_MspInit+0x50>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]
}
 80018ba:	b019      	add	sp, #100	; 0x64
 80018bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80018c0:	0800cf76 	.word	0x0800cf76
 80018c4:	42470e3c 	.word	0x42470e3c

080018c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c8:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80018ca:	4601      	mov	r1, r0
{
 80018cc:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80018ce:	2200      	movs	r2, #0
 80018d0:	2019      	movs	r0, #25
 80018d2:	f001 f8e7 	bl	8002aa4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 80018d6:	2019      	movs	r0, #25
 80018d8:	f001 f918 	bl	8002b0c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018dc:	2500      	movs	r5, #0
 80018de:	4b15      	ldr	r3, [pc, #84]	; (8001934 <HAL_InitTick+0x6c>)
 80018e0:	9502      	str	r5, [sp, #8]
 80018e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018e4:	4c14      	ldr	r4, [pc, #80]	; (8001938 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018e6:	f042 0201 	orr.w	r2, r2, #1
 80018ea:	645a      	str	r2, [r3, #68]	; 0x44
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018f4:	a901      	add	r1, sp, #4
 80018f6:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018f8:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018fa:	f003 fb15 	bl	8004f28 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80018fe:	f003 fb03 	bl	8004f08 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <HAL_InitTick+0x74>)
 8001904:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001906:	f240 33e7 	movw	r3, #999	; 0x3e7
 800190a:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800190c:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <HAL_InitTick+0x78>)
 8001910:	fbb0 f0f3 	udiv	r0, r0, r3
 8001914:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8001916:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001918:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 800191a:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800191e:	f004 f845 	bl	80059ac <HAL_TIM_Base_Init>
 8001922:	b920      	cbnz	r0, 800192e <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001924:	4620      	mov	r0, r4
 8001926:	f003 ff2b 	bl	8005780 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800192a:	b009      	add	sp, #36	; 0x24
 800192c:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 800192e:	2001      	movs	r0, #1
 8001930:	e7fb      	b.n	800192a <HAL_InitTick+0x62>
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800
 8001938:	20023398 	.word	0x20023398
 800193c:	40010000 	.word	0x40010000
 8001940:	000f4240 	.word	0x000f4240

08001944 <NMI_Handler>:
 8001944:	4770      	bx	lr

08001946 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001946:	e7fe      	b.n	8001946 <HardFault_Handler>

08001948 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001948:	e7fe      	b.n	8001948 <MemManage_Handler>

0800194a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800194a:	e7fe      	b.n	800194a <BusFault_Handler>

0800194c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800194c:	e7fe      	b.n	800194c <UsageFault_Handler>

0800194e <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800194e:	4770      	bx	lr

08001950 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8001950:	f007 bb2c 	b.w	8008fac <osSystickHandler>

08001954 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001954:	4801      	ldr	r0, [pc, #4]	; (800195c <TIM1_UP_TIM10_IRQHandler+0x8>)
 8001956:	f003 bf22 	b.w	800579e <HAL_TIM_IRQHandler>
 800195a:	bf00      	nop
 800195c:	20023398 	.word	0x20023398

08001960 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001960:	4801      	ldr	r0, [pc, #4]	; (8001968 <OTG_FS_IRQHandler+0x8>)
 8001962:	f002 bc9f 	b.w	80042a4 <HAL_PCD_IRQHandler>
 8001966:	bf00      	nop
 8001968:	20023ca0 	.word	0x20023ca0

0800196c <TIM7_IRQHandler>:
  /* USER CODE END OTG_FS_IRQn 1 */
}

void TIM7_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&htim7);
 800196c:	4801      	ldr	r0, [pc, #4]	; (8001974 <TIM7_IRQHandler+0x8>)
 800196e:	f003 bf16 	b.w	800579e <HAL_TIM_IRQHandler>
 8001972:	bf00      	nop
 8001974:	2002335c 	.word	0x2002335c

08001978 <CAN1_RX0_IRQHandler>:
* @param  None
* @retval None
*/
void CAN1_RX0_IRQHandler(void)
{
  HAL_CAN_IRQHandler(&CanHandle);
 8001978:	4801      	ldr	r0, [pc, #4]	; (8001980 <CAN1_RX0_IRQHandler+0x8>)
 800197a:	f000 bf82 	b.w	8002882 <HAL_CAN_IRQHandler>
 800197e:	bf00      	nop
 8001980:	200233fc 	.word	0x200233fc

08001984 <I2C1_EV_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C data transmission
  */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&I2C1Handle);
 8001984:	4801      	ldr	r0, [pc, #4]	; (800198c <I2C1_EV_IRQHandler+0x8>)
 8001986:	f001 bfdf 	b.w	8003948 <HAL_I2C_EV_IRQHandler>
 800198a:	bf00      	nop
 800198c:	20023450 	.word	0x20023450

08001990 <I2C1_ER_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C error
  */
void I2C1_ER_IRQHandler(void)
{
  HAL_I2C_ER_IRQHandler(&I2C1Handle);
 8001990:	4801      	ldr	r0, [pc, #4]	; (8001998 <I2C1_ER_IRQHandler+0x8>)
 8001992:	f002 bb43 	b.w	800401c <HAL_I2C_ER_IRQHandler>
 8001996:	bf00      	nop
 8001998:	20023450 	.word	0x20023450

0800199c <EXTI9_5_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI9_5_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800199c:	2020      	movs	r0, #32
 800199e:	f001 b9e7 	b.w	8002d70 <HAL_GPIO_EXTI_IRQHandler>

080019a2 <EXTI4_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI4_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80019a2:	2010      	movs	r0, #16
 80019a4:	f001 b9e4 	b.w	8002d70 <HAL_GPIO_EXTI_IRQHandler>

080019a8 <USART1_IRQHandler>:
  * @param  None
  * @retval None
  */
void USART1_IRQHandler(void)
{
	HAL_UART_IRQHandler(&bsp_uart1);
 80019a8:	4801      	ldr	r0, [pc, #4]	; (80019b0 <USART1_IRQHandler+0x8>)
 80019aa:	f004 b865 	b.w	8005a78 <HAL_UART_IRQHandler>
 80019ae:	bf00      	nop
 80019b0:	20023628 	.word	0x20023628

080019b4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019b4:	490f      	ldr	r1, [pc, #60]	; (80019f4 <SystemInit+0x40>)
 80019b6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80019ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <SystemInit+0x44>)
 80019c4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019c6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80019c8:	f042 0201 	orr.w	r2, r2, #1
 80019cc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80019ce:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80019d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80019da:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80019dc:	4a07      	ldr	r2, [pc, #28]	; (80019fc <SystemInit+0x48>)
 80019de:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80019e6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80019e8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80019ee:	608b      	str	r3, [r1, #8]
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00
 80019f8:	40023800 	.word	0x40023800
 80019fc:	24003010 	.word	0x24003010

08001a00 <BSP_CanBus_TxTask>:
	* @brief	    CAN 
	* @param	argument:   FreeRTOS 
	* @reval	None
	*/
static void BSP_CanBus_TxTask(void const *arg)
{
 8001a00:	b570      	push	{r4, r5, r6, lr}
	portBASE_TYPE xStatus;
	TQueryCanTxData        TxMessage;
	
		while(1){
			xStatus=xQueueReceive(xCanbus2TxQueue, &TxMessage, portMAX_DELAY);
 8001a02:	4c0e      	ldr	r4, [pc, #56]	; (8001a3c <BSP_CanBus_TxTask+0x3c>)
	if(HAL_CAN_AddTxMessage(&CanHandle,&TxMessage->TxHeader,TxMessage->Data,&uMailBox)!= HAL_OK)
 8001a04:	4d0e      	ldr	r5, [pc, #56]	; (8001a40 <BSP_CanBus_TxTask+0x40>)
 8001a06:	4e0f      	ldr	r6, [pc, #60]	; (8001a44 <BSP_CanBus_TxTask+0x44>)
{
 8001a08:	b088      	sub	sp, #32
			xStatus=xQueueReceive(xCanbus2TxQueue, &TxMessage, portMAX_DELAY);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a10:	4669      	mov	r1, sp
 8001a12:	6820      	ldr	r0, [r4, #0]
 8001a14:	f007 ffec 	bl	80099f0 <xQueueGenericReceive>
			
			if (xStatus == pdPASS) {
 8001a18:	2801      	cmp	r0, #1
 8001a1a:	d1f6      	bne.n	8001a0a <BSP_CanBus_TxTask+0xa>
	if(HAL_CAN_AddTxMessage(&CanHandle,&TxMessage->TxHeader,TxMessage->Data,&uMailBox)!= HAL_OK)
 8001a1c:	462b      	mov	r3, r5
 8001a1e:	aa06      	add	r2, sp, #24
 8001a20:	4669      	mov	r1, sp
 8001a22:	4630      	mov	r0, r6
 8001a24:	f000 fe41 	bl	80026aa <HAL_CAN_AddTxMessage>
 8001a28:	b118      	cbz	r0, 8001a32 <BSP_CanBus_TxTask+0x32>
		BSP_Usb_SendString("429CAN Transmit error\r\n");
 8001a2a:	4807      	ldr	r0, [pc, #28]	; (8001a48 <BSP_CanBus_TxTask+0x48>)
 8001a2c:	f000 fcbe 	bl	80023ac <BSP_Usb_SendString>
 8001a30:	e7eb      	b.n	8001a0a <BSP_CanBus_TxTask+0xa>
		vTaskSuspend(canbusTxTaskHandle);
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <BSP_CanBus_TxTask+0x4c>)
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	f008 fa95 	bl	8009f64 <vTaskSuspend>
 8001a3a:	e7e6      	b.n	8001a0a <BSP_CanBus_TxTask+0xa>
 8001a3c:	2002342c 	.word	0x2002342c
 8001a40:	20000d48 	.word	0x20000d48
 8001a44:	200233fc 	.word	0x200233fc
 8001a48:	0800cfce 	.word	0x0800cfce
 8001a4c:	20023424 	.word	0x20023424

08001a50 <BSP_CanBus_RxTask>:
{
 8001a50:	b538      	push	{r3, r4, r5, lr}
		xStatus=xQueueReceive(xCanbus2RxQueue, &RxMessage, portMAX_DELAY);
 8001a52:	4c07      	ldr	r4, [pc, #28]	; (8001a70 <BSP_CanBus_RxTask+0x20>)
 8001a54:	4d07      	ldr	r5, [pc, #28]	; (8001a74 <BSP_CanBus_RxTask+0x24>)
 8001a56:	4906      	ldr	r1, [pc, #24]	; (8001a70 <BSP_CanBus_RxTask+0x20>)
 8001a58:	6828      	ldr	r0, [r5, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a60:	f007 ffc6 	bl	80099f0 <xQueueGenericReceive>
		if (xStatus == pdPASS)
 8001a64:	2801      	cmp	r0, #1
 8001a66:	d1f6      	bne.n	8001a56 <BSP_CanBus_RxTask+0x6>
			Devices_PackageAnalysis(&RxMessage);
 8001a68:	4620      	mov	r0, r4
 8001a6a:	f7ff fc55 	bl	8001318 <Devices_PackageAnalysis>
 8001a6e:	e7f2      	b.n	8001a56 <BSP_CanBus_RxTask+0x6>
 8001a70:	20000d04 	.word	0x20000d04
 8001a74:	200233f8 	.word	0x200233f8

08001a78 <BSP_CanBus_Init>:
{
 8001a78:	b530      	push	{r4, r5, lr}
	CanHandle.Instance = CAN1;
 8001a7a:	4835      	ldr	r0, [pc, #212]	; (8001b50 <BSP_CanBus_Init+0xd8>)
 8001a7c:	4b35      	ldr	r3, [pc, #212]	; (8001b54 <BSP_CanBus_Init+0xdc>)
 8001a7e:	6003      	str	r3, [r0, #0]
	CanHandle.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001a80:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8001a84:	6103      	str	r3, [r0, #16]
  CanHandle.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001a86:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  CanHandle.Init.TimeTriggeredMode 				= DISABLE;
 8001a8a:	2400      	movs	r4, #0
{
 8001a8c:	b095      	sub	sp, #84	; 0x54
  CanHandle.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001a8e:	6143      	str	r3, [r0, #20]
  CanHandle.Init.Prescaler = 6;	
 8001a90:	2306      	movs	r3, #6
  CanHandle.Init.TimeTriggeredMode 				= DISABLE;
 8001a92:	7604      	strb	r4, [r0, #24]
  CanHandle.Init.AutoBusOff 					= DISABLE; //ENABLE;		//DISABLE;
 8001a94:	7644      	strb	r4, [r0, #25]
  CanHandle.Init.AutoWakeUp 					= DISABLE; //DISABLE;
 8001a96:	7684      	strb	r4, [r0, #26]
  CanHandle.Init.AutoRetransmission 			= DISABLE; //ENABLE;		//ENABLE;
 8001a98:	76c4      	strb	r4, [r0, #27]
  CanHandle.Init.ReceiveFifoLocked 				= DISABLE;
 8001a9a:	7704      	strb	r4, [r0, #28]
  CanHandle.Init.TransmitFifoPriority 			= DISABLE; //DISABLE;
 8001a9c:	7744      	strb	r4, [r0, #29]
  CanHandle.Init.Mode = CAN_MODE_NORMAL;
 8001a9e:	6084      	str	r4, [r0, #8]
  CanHandle.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001aa0:	60c4      	str	r4, [r0, #12]
  CanHandle.Init.Prescaler = 6;	
 8001aa2:	6043      	str	r3, [r0, #4]
  if (HAL_CAN_Init(&CanHandle) != HAL_OK)
 8001aa4:	f000 fcd0 	bl	8002448 <HAL_CAN_Init>
 8001aa8:	b118      	cbz	r0, 8001ab2 <BSP_CanBus_Init+0x3a>
		Error_Handler();
 8001aaa:	2149      	movs	r1, #73	; 0x49
 8001aac:	482a      	ldr	r0, [pc, #168]	; (8001b58 <BSP_CanBus_Init+0xe0>)
 8001aae:	f7ff fded 	bl	800168c <_Error_Handler>
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	9311      	str	r3, [sp, #68]	; 0x44
  sFilterConfig.FilterActivation = ENABLE;
 8001ab6:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig) != HAL_OK){
 8001ab8:	a90a      	add	r1, sp, #40	; 0x28
  sFilterConfig.SlaveStartFilterBank = 14;
 8001aba:	230e      	movs	r3, #14
  if (HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig) != HAL_OK){
 8001abc:	4824      	ldr	r0, [pc, #144]	; (8001b50 <BSP_CanBus_Init+0xd8>)
	sFilterConfig.FilterBank = 0;
 8001abe:	940f      	str	r4, [sp, #60]	; 0x3c
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001ac0:	9410      	str	r4, [sp, #64]	; 0x40
  sFilterConfig.FilterIdHigh = 0x0000;
 8001ac2:	940a      	str	r4, [sp, #40]	; 0x28
  sFilterConfig.FilterIdLow = 0x0000;
 8001ac4:	940b      	str	r4, [sp, #44]	; 0x2c
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001ac6:	940c      	str	r4, [sp, #48]	; 0x30
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8001ac8:	940d      	str	r4, [sp, #52]	; 0x34
  sFilterConfig.FilterFIFOAssignment = 0;
 8001aca:	940e      	str	r4, [sp, #56]	; 0x38
  sFilterConfig.SlaveStartFilterBank = 14;
 8001acc:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig) != HAL_OK){
 8001ace:	f000 fd37 	bl	8002540 <HAL_CAN_ConfigFilter>
 8001ad2:	b118      	cbz	r0, 8001adc <BSP_CanBus_Init+0x64>
		Error_Handler();
 8001ad4:	2158      	movs	r1, #88	; 0x58
 8001ad6:	4820      	ldr	r0, [pc, #128]	; (8001b58 <BSP_CanBus_Init+0xe0>)
 8001ad8:	f7ff fdd8 	bl	800168c <_Error_Handler>
  if (HAL_CAN_Start(&CanHandle) != HAL_OK){
 8001adc:	481c      	ldr	r0, [pc, #112]	; (8001b50 <BSP_CanBus_Init+0xd8>)
 8001ade:	f000 fdb9 	bl	8002654 <HAL_CAN_Start>
 8001ae2:	b118      	cbz	r0, 8001aec <BSP_CanBus_Init+0x74>
    Error_Handler();
 8001ae4:	215c      	movs	r1, #92	; 0x5c
 8001ae6:	481c      	ldr	r0, [pc, #112]	; (8001b58 <BSP_CanBus_Init+0xe0>)
 8001ae8:	f7ff fdd0 	bl	800168c <_Error_Handler>
  if (HAL_CAN_ActivateNotification(&CanHandle, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK){
 8001aec:	2103      	movs	r1, #3
 8001aee:	4818      	ldr	r0, [pc, #96]	; (8001b50 <BSP_CanBus_Init+0xd8>)
 8001af0:	f000 fea8 	bl	8002844 <HAL_CAN_ActivateNotification>
 8001af4:	b118      	cbz	r0, 8001afe <BSP_CanBus_Init+0x86>
    Error_Handler();
 8001af6:	2160      	movs	r1, #96	; 0x60
 8001af8:	4817      	ldr	r0, [pc, #92]	; (8001b58 <BSP_CanBus_Init+0xe0>)
 8001afa:	f7ff fdc7 	bl	800168c <_Error_Handler>
	xCanbus2RxQueue=xQueueCreate(CANBUS2_RXD_QUEUE_LENGTH, sizeof(TQueryCanRxData));
 8001afe:	2200      	movs	r2, #0
 8001b00:	2124      	movs	r1, #36	; 0x24
 8001b02:	2020      	movs	r0, #32
 8001b04:	f007 fde4 	bl	80096d0 <xQueueGenericCreate>
 8001b08:	4b14      	ldr	r3, [pc, #80]	; (8001b5c <BSP_CanBus_Init+0xe4>)
	osThreadDef(canbusRxTask, BSP_CanBus_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x200);
 8001b0a:	4c15      	ldr	r4, [pc, #84]	; (8001b60 <BSP_CanBus_Init+0xe8>)
	xCanbus2RxQueue=xQueueCreate(CANBUS2_RXD_QUEUE_LENGTH, sizeof(TQueryCanRxData));
 8001b0c:	6018      	str	r0, [r3, #0]
	xCanbus2TxQueue=xQueueCreate(CANBUS2_TXD_QUEUE_LENGTH, sizeof(TQueryCanTxData));
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2120      	movs	r1, #32
 8001b12:	2008      	movs	r0, #8
 8001b14:	f007 fddc 	bl	80096d0 <xQueueGenericCreate>
 8001b18:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <BSP_CanBus_Init+0xec>)
 8001b1a:	6018      	str	r0, [r3, #0]
	osThreadDef(canbusRxTask, BSP_CanBus_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x200);
 8001b1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b1e:	466d      	mov	r5, sp
 8001b20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b22:	f854 3b04 	ldr.w	r3, [r4], #4
 8001b26:	602b      	str	r3, [r5, #0]
  canbusRxTaskHandle = osThreadCreate(osThread(canbusRxTask), NULL);
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4668      	mov	r0, sp
 8001b2c:	f007 f9bf 	bl	8008eae <osThreadCreate>
 8001b30:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <BSP_CanBus_Init+0xf0>)
 8001b32:	6018      	str	r0, [r3, #0]
	osThreadDef(canbusTxTask, BSP_CanBus_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x200);
 8001b34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b36:	ad05      	add	r5, sp, #20
 8001b38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b3a:	6823      	ldr	r3, [r4, #0]
 8001b3c:	602b      	str	r3, [r5, #0]
  canbusTxTaskHandle = osThreadCreate(osThread(canbusTxTask), NULL);
 8001b3e:	2100      	movs	r1, #0
 8001b40:	a805      	add	r0, sp, #20
 8001b42:	f007 f9b4 	bl	8008eae <osThreadCreate>
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <BSP_CanBus_Init+0xf4>)
 8001b48:	6018      	str	r0, [r3, #0]
}
 8001b4a:	b015      	add	sp, #84	; 0x54
 8001b4c:	bd30      	pop	{r4, r5, pc}
 8001b4e:	bf00      	nop
 8001b50:	200233fc 	.word	0x200233fc
 8001b54:	40006400 	.word	0x40006400
 8001b58:	0800cfae 	.word	0x0800cfae
 8001b5c:	200233f8 	.word	0x200233f8
 8001b60:	0800ced0 	.word	0x0800ced0
 8001b64:	2002342c 	.word	0x2002342c
 8001b68:	20023428 	.word	0x20023428
 8001b6c:	20023424 	.word	0x20023424

08001b70 <BSP_CanBus_SendData>:
{
 8001b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
						   TxMessage.TxHeader.StdId = stdID;
 8001b74:	4c0f      	ldr	r4, [pc, #60]	; (8001bb4 <BSP_CanBus_SendData+0x44>)
			xQueueSendToBack(xCanbus2TxQueue,&TxMessage,0);
 8001b76:	4f10      	ldr	r7, [pc, #64]	; (8001bb8 <BSP_CanBus_SendData+0x48>)
						   TxMessage.TxHeader.StdId = stdID;
 8001b78:	6020      	str	r0, [r4, #0]
{
 8001b7a:	460e      	mov	r6, r1
 8001b7c:	4615      	mov	r5, r2
			memcpy(TxMessage.Data,pData,sizeof(uint8_t) * TxMessage.TxHeader.DLC);
 8001b7e:	f104 0918 	add.w	r9, r4, #24
			xQueueSendToBack(xCanbus2TxQueue,&TxMessage,0);
 8001b82:	46a0      	mov	r8, r4
		if(dataSize > 8)TxMessage.TxHeader.DLC = 8; else TxMessage.TxHeader.DLC = dataSize;
 8001b84:	2d08      	cmp	r5, #8
 8001b86:	bf86      	itte	hi
 8001b88:	2308      	movhi	r3, #8
 8001b8a:	6123      	strhi	r3, [r4, #16]
 8001b8c:	6125      	strls	r5, [r4, #16]
			memcpy(TxMessage.Data,pData,sizeof(uint8_t) * TxMessage.TxHeader.DLC);
 8001b8e:	4631      	mov	r1, r6
 8001b90:	6922      	ldr	r2, [r4, #16]
 8001b92:	4648      	mov	r0, r9
 8001b94:	f009 f90a 	bl	800adac <memcpy>
			xQueueSendToBack(xCanbus2TxQueue,&TxMessage,0);
 8001b98:	2300      	movs	r3, #0
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	4641      	mov	r1, r8
 8001b9e:	6838      	ldr	r0, [r7, #0]
 8001ba0:	f007 fdba 	bl	8009718 <xQueueGenericSend>
		dataSize -= TxMessage.TxHeader.DLC ;
 8001ba4:	6923      	ldr	r3, [r4, #16]
 8001ba6:	1aed      	subs	r5, r5, r3
 8001ba8:	b2ad      	uxth	r5, r5
		pData += TxMessage.TxHeader.DLC ;
 8001baa:	441e      	add	r6, r3
	while(dataSize > 0);		
 8001bac:	2d00      	cmp	r5, #0
 8001bae:	d1e9      	bne.n	8001b84 <BSP_CanBus_SendData+0x14>
}
 8001bb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001bb4:	20000d28 	.word	0x20000d28
 8001bb8:	2002342c 	.word	0x2002342c

08001bbc <HAL_CAN_RxFifo0MsgPendingCallback>:
	* @param	CanHandle: pointer to a CAN_HandleTypeDef structure that contains the configuration information for the specified CAN.
	* @reval	None
	*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{ 
	if(CanHandle->Instance == CAN1)
 8001bbc:	6802      	ldr	r2, [r0, #0]
 8001bbe:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001bc0:	429a      	cmp	r2, r3
{ 
 8001bc2:	b510      	push	{r4, lr}
	if(CanHandle->Instance == CAN1)
 8001bc4:	d11d      	bne.n	8001c02 <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
	{
		if (HAL_CAN_GetRxMessage(CanHandle, CAN_RX_FIFO0, &canRxMessage.RxHeader, canRxMessage.Data) != HAL_OK){
 8001bc6:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001bc8:	2100      	movs	r1, #0
 8001bca:	f1a3 021c 	sub.w	r2, r3, #28
 8001bce:	f000 fdbb 	bl	8002748 <HAL_CAN_GetRxMessage>
 8001bd2:	b118      	cbz	r0, 8001bdc <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
			Error_Handler();
 8001bd4:	21c8      	movs	r1, #200	; 0xc8
 8001bd6:	480d      	ldr	r0, [pc, #52]	; (8001c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001bd8:	f7ff fd58 	bl	800168c <_Error_Handler>
	*/
static void BSP_CanBus_ReceiveCallback(TQueryCanRxData	*pRxMessage)
{
	static portBASE_TYPE xHigherPriorityTaskWoken;
	
	xHigherPriorityTaskWoken = pdFALSE;
 8001bdc:	4c0c      	ldr	r4, [pc, #48]	; (8001c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
	xQueueSendToBackFromISR(xCanbus2RxQueue, pRxMessage, &xHigherPriorityTaskWoken);
 8001bde:	480d      	ldr	r0, [pc, #52]	; (8001c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001be0:	490d      	ldr	r1, [pc, #52]	; (8001c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8001be2:	6800      	ldr	r0, [r0, #0]
	xHigherPriorityTaskWoken = pdFALSE;
 8001be4:	2300      	movs	r3, #0
	xQueueSendToBackFromISR(xCanbus2RxQueue, pRxMessage, &xHigherPriorityTaskWoken);
 8001be6:	4622      	mov	r2, r4
	xHigherPriorityTaskWoken = pdFALSE;
 8001be8:	6023      	str	r3, [r4, #0]
	xQueueSendToBackFromISR(xCanbus2RxQueue, pRxMessage, &xHigherPriorityTaskWoken);
 8001bea:	f007 fe4b 	bl	8009884 <xQueueGenericSendFromISR>

	if (xHigherPriorityTaskWoken != pdFALSE) {
 8001bee:	6823      	ldr	r3, [r4, #0]
 8001bf0:	b13b      	cbz	r3, 8001c02 <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
    // ,   .
    portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8001bf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	f3bf 8f4f 	dsb	sy
 8001bfe:	f3bf 8f6f 	isb	sy
 8001c02:	bd10      	pop	{r4, pc}
 8001c04:	40006400 	.word	0x40006400
 8001c08:	200233f0 	.word	0x200233f0
 8001c0c:	0800cfae 	.word	0x0800cfae
 8001c10:	20000d4c 	.word	0x20000d4c
 8001c14:	200233f8 	.word	0x200233f8
 8001c18:	200233d4 	.word	0x200233d4
 8001c1c:	e000ed04 	.word	0xe000ed04

08001c20 <HAL_CAN_TxMailbox0CompleteCallback>:
  }
}
/*----------------------------------------------------------------------------------------------------*/
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
	if(hcan->Instance == CAN1)
 8001c20:	6802      	ldr	r2, [r0, #0]
 8001c22:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <HAL_CAN_TxMailbox0CompleteCallback+0x14>)
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d103      	bne.n	8001c30 <HAL_CAN_TxMailbox0CompleteCallback+0x10>
	{
		xTaskResumeFromISR( canbusTxTaskHandle );
 8001c28:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 8001c2a:	6818      	ldr	r0, [r3, #0]
 8001c2c:	f008 ba5c 	b.w	800a0e8 <xTaskResumeFromISR>
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40006400 	.word	0x40006400
 8001c38:	20023424 	.word	0x20023424

08001c3c <BSP_EXTI_Init>:
#include "bsp_exti.h"

void	BSP_EXTI_Init()
{
 8001c3c:	b570      	push	{r4, r5, r6, lr}
 8001c3e:	b086      	sub	sp, #24
	 GPIO_InitTypeDef   GPIO_InitStructure;

	  /* Enable GPIOB clock */
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c40:	2500      	movs	r5, #0
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <BSP_EXTI_Init+0x6c>)
 8001c44:	9500      	str	r5, [sp, #0]
 8001c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30

	  /* Configure PB5 pin as input floating */
	  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
	  GPIO_InitStructure.Pull = GPIO_NOPULL;
	  GPIO_InitStructure.Pin = GPIO_PIN_5;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001c48:	4e18      	ldr	r6, [pc, #96]	; (8001cac <BSP_EXTI_Init+0x70>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4a:	f042 0202 	orr.w	r2, r2, #2
 8001c4e:	631a      	str	r2, [r3, #48]	; 0x30
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001c52:	9503      	str	r5, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	9300      	str	r3, [sp, #0]
	  GPIO_InitStructure.Pin = GPIO_PIN_5;
 8001c5a:	ac06      	add	r4, sp, #24
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5c:	9b00      	ldr	r3, [sp, #0]
	  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8001c5e:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <BSP_EXTI_Init+0x74>)
 8001c60:	9302      	str	r3, [sp, #8]
	  GPIO_InitStructure.Pin = GPIO_PIN_5;
 8001c62:	2320      	movs	r3, #32
 8001c64:	f844 3d14 	str.w	r3, [r4, #-20]!
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001c68:	4630      	mov	r0, r6
 8001c6a:	4621      	mov	r1, r4
 8001c6c:	f000 ff8e 	bl	8002b8c <HAL_GPIO_Init>

	  /* Enable and set EXTI Line9-5 Interrupt to the lowest priority */
	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 8001c70:	462a      	mov	r2, r5
 8001c72:	210a      	movs	r1, #10
 8001c74:	2017      	movs	r0, #23
 8001c76:	f000 ff15 	bl	8002aa4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c7a:	2017      	movs	r0, #23
 8001c7c:	f000 ff46 	bl	8002b0c <HAL_NVIC_EnableIRQ>

	  //Lidar IRQ pin
	  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <BSP_EXTI_Init+0x78>)
 8001c82:	9302      	str	r3, [sp, #8]
	  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8001c84:	2302      	movs	r3, #2
 8001c86:	9303      	str	r3, [sp, #12]
	  GPIO_InitStructure.Pin = GPIO_PIN_4;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001c88:	4621      	mov	r1, r4
	  GPIO_InitStructure.Pin = GPIO_PIN_4;
 8001c8a:	2310      	movs	r3, #16
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001c8c:	4630      	mov	r0, r6
	  GPIO_InitStructure.Pin = GPIO_PIN_4;
 8001c8e:	9301      	str	r3, [sp, #4]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001c90:	f000 ff7c 	bl	8002b8c <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(EXTI4_IRQn, 10, 1);
 8001c94:	210a      	movs	r1, #10
 8001c96:	4608      	mov	r0, r1
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f000 ff03 	bl	8002aa4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001c9e:	200a      	movs	r0, #10
 8001ca0:	f000 ff34 	bl	8002b0c <HAL_NVIC_EnableIRQ>
}
 8001ca4:	b006      	add	sp, #24
 8001ca6:	bd70      	pop	{r4, r5, r6, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020400 	.word	0x40020400
 8001cb0:	10110000 	.word	0x10110000
 8001cb4:	10310000 	.word	0x10310000

08001cb8 <BSP_EXTI4_Callback>:
{

}

__weak void BSP_EXTI4_Callback()
{
 8001cb8:	4770      	bx	lr

08001cba <HAL_GPIO_EXTI_Callback>:
	if(GPIO_Pin == GPIO_PIN_5)
 8001cba:	2820      	cmp	r0, #32
{
 8001cbc:	b508      	push	{r3, lr}
	if(GPIO_Pin == GPIO_PIN_5)
 8001cbe:	d102      	bne.n	8001cc6 <HAL_GPIO_EXTI_Callback+0xc>
		BSP_EXTI5_Callback();
 8001cc0:	f7ff fa02 	bl	80010c8 <BSP_EXTI5_Callback>
 8001cc4:	bd08      	pop	{r3, pc}
	if(GPIO_Pin == GPIO_PIN_4)
 8001cc6:	2810      	cmp	r0, #16
 8001cc8:	d101      	bne.n	8001cce <HAL_GPIO_EXTI_Callback+0x14>
		BSP_EXTI4_Callback();
 8001cca:	f7ff fff5 	bl	8001cb8 <BSP_EXTI4_Callback>
 8001cce:	bd08      	pop	{r3, pc}

08001cd0 <BSP_I2C_Init>:
  * @brief 		I2C 
  * @reval		None
  */
void	BSP_I2C_Init()
{
	I2C1Handle.Instance             = I2C1;
 8001cd0:	480c      	ldr	r0, [pc, #48]	; (8001d04 <BSP_I2C_Init+0x34>)
{
 8001cd2:	b508      	push	{r3, lr}
	I2C1Handle.Instance             = I2C1;
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <BSP_I2C_Init+0x38>)
 8001cd6:	6003      	str	r3, [r0, #0]

	I2C1Handle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
	I2C1Handle.Init.ClockSpeed      = 400000;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <BSP_I2C_Init+0x3c>)
 8001cda:	6043      	str	r3, [r0, #4]
	I2C1Handle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8001cdc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	I2C1Handle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce0:	2300      	movs	r3, #0
	I2C1Handle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8001ce2:	6102      	str	r2, [r0, #16]
	I2C1Handle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce4:	6143      	str	r3, [r0, #20]
	I2C1Handle.Init.DutyCycle       = I2C_DUTYCYCLE_16_9;
 8001ce6:	6082      	str	r2, [r0, #8]
	I2C1Handle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce8:	61c3      	str	r3, [r0, #28]
	I2C1Handle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8001cea:	6203      	str	r3, [r0, #32]
	I2C1Handle.Init.OwnAddress1     = 0;
 8001cec:	60c3      	str	r3, [r0, #12]
	I2C1Handle.Init.OwnAddress2     = 0;
 8001cee:	6183      	str	r3, [r0, #24]

	if(HAL_I2C_Init(&I2C1Handle) != HAL_OK){
 8001cf0:	f001 f9c2 	bl	8003078 <HAL_I2C_Init>
 8001cf4:	b128      	cbz	r0, 8001d02 <BSP_I2C_Init+0x32>
	  Error_Handler();
 8001cf6:	211d      	movs	r1, #29
 8001cf8:	4805      	ldr	r0, [pc, #20]	; (8001d10 <BSP_I2C_Init+0x40>)
	}
}
 8001cfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 8001cfe:	f7ff bcc5 	b.w	800168c <_Error_Handler>
 8001d02:	bd08      	pop	{r3, pc}
 8001d04:	20023450 	.word	0x20023450
 8001d08:	40005400 	.word	0x40005400
 8001d0c:	00061a80 	.word	0x00061a80
 8001d10:	0800d000 	.word	0x0800d000

08001d14 <BSP_I2C_Read_Byte>:
  * @param		:addr -   
  * @param		:reg -  
  * @reval		 
  */
uint8_t BSP_I2C_Read_Byte(uint8_t addr, uint8_t reg)
{
 8001d14:	b530      	push	{r4, r5, lr}
 8001d16:	b087      	sub	sp, #28
	uint8_t data = 0;
 8001d18:	2300      	movs	r3, #0
	uint8_t d;
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8001d1a:	4d15      	ldr	r5, [pc, #84]	; (8001d70 <BSP_I2C_Read_Byte+0x5c>)
{
 8001d1c:	f88d 100f 	strb.w	r1, [sp, #15]
 8001d20:	4604      	mov	r4, r0
	uint8_t data = 0;
 8001d22:	f88d 3017 	strb.w	r3, [sp, #23]
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8001d26:	4628      	mov	r0, r5
 8001d28:	f002 fa38 	bl	800419c <HAL_I2C_GetState>
 8001d2c:	2820      	cmp	r0, #32
 8001d2e:	d1fa      	bne.n	8001d26 <BSP_I2C_Read_Byte+0x12>
	d = HAL_I2C_Master_Transmit(&I2C1Handle, addr << 1, &reg, 1, 100);
 8001d30:	2364      	movs	r3, #100	; 0x64
 8001d32:	0064      	lsls	r4, r4, #1
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	f10d 020f 	add.w	r2, sp, #15
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	4621      	mov	r1, r4
 8001d3e:	480c      	ldr	r0, [pc, #48]	; (8001d70 <BSP_I2C_Read_Byte+0x5c>)
 8001d40:	f001 fa08 	bl	8003154 <HAL_I2C_Master_Transmit>
	if ( d != HAL_OK) {
 8001d44:	b988      	cbnz	r0, 8001d6a <BSP_I2C_Read_Byte+0x56>
		return d;
	}

	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8001d46:	4d0a      	ldr	r5, [pc, #40]	; (8001d70 <BSP_I2C_Read_Byte+0x5c>)
 8001d48:	4628      	mov	r0, r5
 8001d4a:	f002 fa27 	bl	800419c <HAL_I2C_GetState>
 8001d4e:	2820      	cmp	r0, #32
 8001d50:	d1fa      	bne.n	8001d48 <BSP_I2C_Read_Byte+0x34>
	d = HAL_I2C_Master_Receive(&I2C1Handle, addr << 1, &data, 1, 100);
 8001d52:	2364      	movs	r3, #100	; 0x64
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	f10d 0217 	add.w	r2, sp, #23
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	4621      	mov	r1, r4
 8001d5e:	4804      	ldr	r0, [pc, #16]	; (8001d70 <BSP_I2C_Read_Byte+0x5c>)
 8001d60:	f001 face 	bl	8003300 <HAL_I2C_Master_Receive>
	if ( d != HAL_OK) {
 8001d64:	b908      	cbnz	r0, 8001d6a <BSP_I2C_Read_Byte+0x56>
		return d;
	}
	return data;
 8001d66:	f89d 0017 	ldrb.w	r0, [sp, #23]
}
 8001d6a:	b007      	add	sp, #28
 8001d6c:	bd30      	pop	{r4, r5, pc}
 8001d6e:	bf00      	nop
 8001d70:	20023450 	.word	0x20023450

08001d74 <BSP_I2C_Write_Byte>:
  * @param		reg:  
  * @param		data:  
  * @reval		 
  */
uint8_t BSP_I2C_Write_Byte(uint8_t addr, uint8_t reg, uint8_t data)
{
 8001d74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d76:	4604      	mov	r4, r0
	uint8_t buf[] = {reg, data};
 8001d78:	f88d 100c 	strb.w	r1, [sp, #12]
 8001d7c:	f88d 200d 	strb.w	r2, [sp, #13]
	uint8_t d;
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8001d80:	4807      	ldr	r0, [pc, #28]	; (8001da0 <BSP_I2C_Write_Byte+0x2c>)
 8001d82:	f002 fa0b 	bl	800419c <HAL_I2C_GetState>
 8001d86:	2820      	cmp	r0, #32
 8001d88:	d1fa      	bne.n	8001d80 <BSP_I2C_Write_Byte+0xc>
	d = HAL_I2C_Master_Transmit(&I2C1Handle, addr << 1, buf, 2, 100);
 8001d8a:	2364      	movs	r3, #100	; 0x64
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	aa03      	add	r2, sp, #12
 8001d90:	2302      	movs	r3, #2
 8001d92:	0061      	lsls	r1, r4, #1
 8001d94:	4802      	ldr	r0, [pc, #8]	; (8001da0 <BSP_I2C_Write_Byte+0x2c>)
 8001d96:	f001 f9dd 	bl	8003154 <HAL_I2C_Master_Transmit>
	if ( d != HAL_OK) {
		return d;
	}
	return HAL_OK;
}
 8001d9a:	b004      	add	sp, #16
 8001d9c:	bd10      	pop	{r4, pc}
 8001d9e:	bf00      	nop
 8001da0:	20023450 	.word	0x20023450

08001da4 <BSP_Manchester_SendByte>:
	* @param	Byte:   
	* @reval	0 -   , 1 -  
	*/
uint8_t BSP_Manchester_SendByte(uint8_t	Byte)
{
	if(txManData.bitField.fTx)return 0;
 8001da4:	4a06      	ldr	r2, [pc, #24]	; (8001dc0 <BSP_Manchester_SendByte+0x1c>)
 8001da6:	7853      	ldrb	r3, [r2, #1]
 8001da8:	07d9      	lsls	r1, r3, #31
	
	txManData.bitField.Byte = Byte;
	txManData.bitField.fBitPos = TX_SIZE;
	txManData.bitField.fTx = 1;
 8001daa:	bf5f      	itttt	pl
 8001dac:	f003 0382 	andpl.w	r3, r3, #130	; 0x82
 8001db0:	f043 0355 	orrpl.w	r3, r3, #85	; 0x55
	txManData.bitField.Byte = Byte;
 8001db4:	7010      	strbpl	r0, [r2, #0]
	txManData.bitField.fTx = 1;
 8001db6:	7053      	strbpl	r3, [r2, #1]
	
	return 1;
 8001db8:	bf54      	ite	pl
 8001dba:	2001      	movpl	r0, #1
	if(txManData.bitField.fTx)return 0;
 8001dbc:	2000      	movmi	r0, #0
}
 8001dbe:	4770      	bx	lr
 8001dc0:	20000d5e 	.word	0x20000d5e

08001dc4 <BSP_Manchester_TxEnd_Callback>:
	* @brief	Callback    
	* @reval	None
	*/
void BSP_Manchester_TxEnd_Callback()
{
	if(uManTxByteIndex >= uManTxBufLen - 1)return;
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	; (8001df0 <BSP_Manchester_TxEnd_Callback+0x2c>)
 8001dc6:	490b      	ldr	r1, [pc, #44]	; (8001df4 <BSP_Manchester_TxEnd_Callback+0x30>)
 8001dc8:	7812      	ldrb	r2, [r2, #0]
 8001dca:	780b      	ldrb	r3, [r1, #0]
 8001dcc:	3a01      	subs	r2, #1
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	da0c      	bge.n	8001dec <BSP_Manchester_TxEnd_Callback+0x28>
	else
	{
		uManTxByteIndex++;		
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	700b      	strb	r3, [r1, #0]
 8001dd8:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001ddc:	bf00      	nop
		for(int i = 0;i<0x5000;i++)__NOP();
 8001dde:	3a01      	subs	r2, #1
 8001de0:	d1fc      	bne.n	8001ddc <BSP_Manchester_TxEnd_Callback+0x18>
			BSP_Manchester_SendByte(pManDataBuf[uManTxByteIndex]);
 8001de2:	4a05      	ldr	r2, [pc, #20]	; (8001df8 <BSP_Manchester_TxEnd_Callback+0x34>)
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	5cd0      	ldrb	r0, [r2, r3]
 8001de8:	f7ff bfdc 	b.w	8001da4 <BSP_Manchester_SendByte>
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20000d60 	.word	0x20000d60
 8001df4:	20000d61 	.word	0x20000d61
 8001df8:	20000d50 	.word	0x20000d50

08001dfc <BSP_ByteToManEncode>:
uint32_t	BSP_ByteToManEncode(uint8_t	Byte)
{
	uint32_t	uResult = 0;
	uint8_t		bIndex = 0;
	
	for(int i = 0;i<8;i++){
 8001dfc:	2300      	movs	r3, #0
{
 8001dfe:	b530      	push	{r4, r5, lr}
	uint32_t	uResult = 0;
 8001e00:	4619      	mov	r1, r3
		if( (Byte >> i) & 0x1)
			(uResult) |= (1<<bIndex);
		else
			(uResult) |= (2<<bIndex);
 8001e02:	2402      	movs	r4, #2
			(uResult) |= (1<<bIndex);
 8001e04:	2501      	movs	r5, #1
		if( (Byte >> i) & 0x1)
 8001e06:	fa40 f203 	asr.w	r2, r0, r3
 8001e0a:	f012 0f01 	tst.w	r2, #1
 8001e0e:	ea4f 0243 	mov.w	r2, r3, lsl #1
	for(int i = 0;i<8;i++){
 8001e12:	f103 0301 	add.w	r3, r3, #1
			(uResult) |= (1<<bIndex);
 8001e16:	bf14      	ite	ne
 8001e18:	fa05 f202 	lslne.w	r2, r5, r2
			(uResult) |= (2<<bIndex);
 8001e1c:	fa04 f202 	lsleq.w	r2, r4, r2
	for(int i = 0;i<8;i++){
 8001e20:	2b08      	cmp	r3, #8
			(uResult) |= (2<<bIndex);
 8001e22:	ea41 0102 	orr.w	r1, r1, r2
	for(int i = 0;i<8;i++){
 8001e26:	d1ee      	bne.n	8001e06 <BSP_ByteToManEncode+0xa>
			
		bIndex+=2;
	}
	return uResult;
}
 8001e28:	4608      	mov	r0, r1
 8001e2a:	bd30      	pop	{r4, r5, pc}

08001e2c <BSP_ManToByteDecode>:
	* @brief	   16     
	* @param	Word:  
	* @reval	24    
	*/
uint8_t	BSP_ManToByteDecode(uint32_t Word)
{
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	b510      	push	{r4, lr}
	uint8_t	uResult = 0;
 8001e30:	461a      	mov	r2, r3
	uint8_t	bIndex = 0;
	
	for(int i = 0;i<16;i+=2){
		if( (Word >> i) & 0x1)
			uResult |= (1<<bIndex);
 8001e32:	2401      	movs	r4, #1
		if( (Word >> i) & 0x1)
 8001e34:	0059      	lsls	r1, r3, #1
 8001e36:	fa20 f101 	lsr.w	r1, r0, r1
 8001e3a:	07c9      	lsls	r1, r1, #31
			uResult |= (1<<bIndex);
 8001e3c:	bf44      	itt	mi
 8001e3e:	fa04 f103 	lslmi.w	r1, r4, r3
 8001e42:	430a      	orrmi	r2, r1
 8001e44:	f103 0301 	add.w	r3, r3, #1
 8001e48:	bf48      	it	mi
 8001e4a:	b2d2      	uxtbmi	r2, r2
	for(int i = 0;i<16;i+=2){
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d1f1      	bne.n	8001e34 <BSP_ManToByteDecode+0x8>
		bIndex++;
	}
	return uResult;
}
 8001e50:	4610      	mov	r0, r2
 8001e52:	bd10      	pop	{r4, pc}

08001e54 <BSP_Manchester_RxEndCallback>:
{
 8001e54:	b513      	push	{r0, r1, r4, lr}
	__IO uint32_t	curManData = rxManData.ManRxData;
 8001e56:	4c07      	ldr	r4, [pc, #28]	; (8001e74 <BSP_Manchester_RxEndCallback+0x20>)
 8001e58:	6863      	ldr	r3, [r4, #4]
 8001e5a:	9301      	str	r3, [sp, #4]
	rxManData.Byte = BSP_ManToByteDecode(curManData);
 8001e5c:	9801      	ldr	r0, [sp, #4]
 8001e5e:	f7ff ffe5 	bl	8001e2c <BSP_ManToByteDecode>
	manRxArr[testRxInd++] = rxManData.Byte;
 8001e62:	4a05      	ldr	r2, [pc, #20]	; (8001e78 <BSP_Manchester_RxEndCallback+0x24>)
	rxManData.Byte = BSP_ManToByteDecode(curManData);
 8001e64:	70e0      	strb	r0, [r4, #3]
	manRxArr[testRxInd++] = rxManData.Byte;
 8001e66:	7813      	ldrb	r3, [r2, #0]
 8001e68:	1c59      	adds	r1, r3, #1
 8001e6a:	7011      	strb	r1, [r2, #0]
 8001e6c:	4a03      	ldr	r2, [pc, #12]	; (8001e7c <BSP_Manchester_RxEndCallback+0x28>)
 8001e6e:	54d0      	strb	r0, [r2, r3]
}
 8001e70:	b002      	add	sp, #8
 8001e72:	bd10      	pop	{r4, pc}
 8001e74:	20000d54 	.word	0x20000d54
 8001e78:	20000d5c 	.word	0x20000d5c
 8001e7c:	200234a4 	.word	0x200234a4

08001e80 <TIM6_DAC_IRQHandler>:
	* @brief	    TIM6 -  
	* @reval	None
	*/
void TIM6_DAC_IRQHandler()
{
	TIM6->SR &= ~TIM_SR_UIF;
 8001e80:	4a17      	ldr	r2, [pc, #92]	; (8001ee0 <TIM6_DAC_IRQHandler+0x60>)
{
 8001e82:	b538      	push	{r3, r4, r5, lr}
	TIM6->SR &= ~TIM_SR_UIF;
 8001e84:	6913      	ldr	r3, [r2, #16]
	//GPIOB->ODR ^= GPIO_PIN_8;
	
	if(!txManData.bitField.fTx)return;
 8001e86:	4c17      	ldr	r4, [pc, #92]	; (8001ee4 <TIM6_DAC_IRQHandler+0x64>)
	TIM6->SR &= ~TIM_SR_UIF;
 8001e88:	f023 0301 	bic.w	r3, r3, #1
 8001e8c:	6113      	str	r3, [r2, #16]
	if(!txManData.bitField.fTx)return;
 8001e8e:	7863      	ldrb	r3, [r4, #1]
 8001e90:	07d8      	lsls	r0, r3, #31
 8001e92:	d523      	bpl.n	8001edc <TIM6_DAC_IRQHandler+0x5c>
	/*
	  5     
		-       
		- callback   
	*/
	if(txManData.bitField.fBitPos==0x1F){
 8001e94:	f003 027c 	and.w	r2, r3, #124	; 0x7c
 8001e98:	2a7c      	cmp	r2, #124	; 0x7c
 8001e9a:	4d13      	ldr	r5, [pc, #76]	; (8001ee8 <TIM6_DAC_IRQHandler+0x68>)
 8001e9c:	d108      	bne.n	8001eb0 <TIM6_DAC_IRQHandler+0x30>
		txManData.bitField.fTx = 0;
 8001e9e:	f36f 0300 	bfc	r3, #0, #1
 8001ea2:	7063      	strb	r3, [r4, #1]
		_pinreset_();
 8001ea4:	69ab      	ldr	r3, [r5, #24]
 8001ea6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001eaa:	61ab      	str	r3, [r5, #24]
		BSP_Manchester_TxEnd_Callback();
 8001eac:	f7ff ff8a 	bl	8001dc4 <BSP_Manchester_TxEnd_Callback>
	}
	
	uint32_t	sendData = BSP_ByteToManEncode(txManData.bitField.Byte);	//     
 8001eb0:	7820      	ldrb	r0, [r4, #0]
 8001eb2:	f7ff ffa3 	bl	8001dfc <BSP_ByteToManEncode>

	//  SFD  (111000xxxxxxxxxxxxxxxx)
	sendData |= 0x380000;
	
	if((sendData >> txManData.bitField.fBitPos) & 0x01)_pinset_();
 8001eb6:	7863      	ldrb	r3, [r4, #1]
 8001eb8:	69aa      	ldr	r2, [r5, #24]
 8001eba:	f3c3 0384 	ubfx	r3, r3, #2, #5
	sendData |= 0x380000;
 8001ebe:	f440 1060 	orr.w	r0, r0, #3670016	; 0x380000
	if((sendData >> txManData.bitField.fBitPos) & 0x01)_pinset_();
 8001ec2:	40d8      	lsrs	r0, r3
 8001ec4:	07c1      	lsls	r1, r0, #31
 8001ec6:	bf4c      	ite	mi
 8001ec8:	f442 7200 	orrmi.w	r2, r2, #512	; 0x200
	else _pinreset_();
 8001ecc:	f042 7200 	orrpl.w	r2, r2, #33554432	; 0x2000000
 8001ed0:	61aa      	str	r2, [r5, #24]
	
		txManData.bitField.fBitPos--;
 8001ed2:	7862      	ldrb	r2, [r4, #1]
 8001ed4:	331f      	adds	r3, #31
 8001ed6:	f363 0286 	bfi	r2, r3, #2, #5
 8001eda:	7062      	strb	r2, [r4, #1]
 8001edc:	bd38      	pop	{r3, r4, r5, pc}
 8001ede:	bf00      	nop
 8001ee0:	40001000 	.word	0x40001000
 8001ee4:	20000d5e 	.word	0x20000d5e
 8001ee8:	40020400 	.word	0x40020400

08001eec <TIM5_IRQHandler>:
/**
	* @brief	    TIM5 -  
	* @reval	None
	*/
void TIM5_IRQHandler()
{	
 8001eec:	b538      	push	{r3, r4, r5, lr}
	TIM5->SR &= ~TIM_SR_UIF;
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <TIM5_IRQHandler+0x6c>)
 8001ef0:	4c1a      	ldr	r4, [pc, #104]	; (8001f5c <TIM5_IRQHandler+0x70>)
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	f022 0201 	bic.w	r2, r2, #1
 8001ef8:	611a      	str	r2, [r3, #16]
	//      
	if((GPIOA->IDR & 0x1) && (rxManData.fSync == 0)){
 8001efa:	4a19      	ldr	r2, [pc, #100]	; (8001f60 <TIM5_IRQHandler+0x74>)
 8001efc:	6912      	ldr	r2, [r2, #16]
 8001efe:	f012 0f01 	tst.w	r2, #1
 8001f02:	d004      	beq.n	8001f0e <TIM5_IRQHandler+0x22>
 8001f04:	7822      	ldrb	r2, [r4, #0]
 8001f06:	b912      	cbnz	r2, 8001f0e <TIM5_IRQHandler+0x22>
		rxManData.fSync = 1;
 8001f08:	2101      	movs	r1, #1
 8001f0a:	7021      	strb	r1, [r4, #0]
		TIM5->CNT = 0;
 8001f0c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	//     .  SDF  - 3 
	if(rxManData.HiBitCounter == 3){
 8001f0e:	7863      	ldrb	r3, [r4, #1]
 8001f10:	2b03      	cmp	r3, #3
		rxManData.HiBitCounter = 0;
 8001f12:	bf01      	itttt	eq
 8001f14:	2300      	moveq	r3, #0
 8001f16:	7063      	strbeq	r3, [r4, #1]
		rxManData.BitPos = RX_SIZE;
 8001f18:	2315      	moveq	r3, #21
 8001f1a:	70a3      	strbeq	r3, [r4, #2]
	}
	//  ,     
	if((GPIOA->IDR & 0x01)){
 8001f1c:	4b10      	ldr	r3, [pc, #64]	; (8001f60 <TIM5_IRQHandler+0x74>)
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	f013 0301 	ands.w	r3, r3, #1
 8001f24:	d015      	beq.n	8001f52 <TIM5_IRQHandler+0x66>
		rxManData.HiBitCounter++;
 8001f26:	7863      	ldrb	r3, [r4, #1]
		rxManData.ManRxData |= (1<<rxManData.BitPos);	
 8001f28:	78a2      	ldrb	r2, [r4, #2]
		rxManData.HiBitCounter++;
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	7063      	strb	r3, [r4, #1]
		rxManData.ManRxData |= (1<<rxManData.BitPos);	
 8001f2e:	2301      	movs	r3, #1
 8001f30:	4093      	lsls	r3, r2
 8001f32:	6862      	ldr	r2, [r4, #4]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	6063      	str	r3, [r4, #4]
	}
	else
		rxManData.HiBitCounter = 0;
	
	//  
	if(rxManData.BitPos > 0){
 8001f38:	78a5      	ldrb	r5, [r4, #2]
 8001f3a:	b14d      	cbz	r5, 8001f50 <TIM5_IRQHandler+0x64>
		rxManData.BitPos--;
 8001f3c:	3d01      	subs	r5, #1
 8001f3e:	b2ed      	uxtb	r5, r5
 8001f40:	70a5      	strb	r5, [r4, #2]
		if(rxManData.BitPos == 0){
 8001f42:	b92d      	cbnz	r5, 8001f50 <TIM5_IRQHandler+0x64>
			//   3   SDF ,  callback    
			rxManData.ManRxData = rxManData.ManRxData >> 3;
 8001f44:	6863      	ldr	r3, [r4, #4]
 8001f46:	08db      	lsrs	r3, r3, #3
 8001f48:	6063      	str	r3, [r4, #4]
			BSP_Manchester_RxEndCallback();
 8001f4a:	f7ff ff83 	bl	8001e54 <BSP_Manchester_RxEndCallback>
			rxManData.ManRxData = 0;
 8001f4e:	6065      	str	r5, [r4, #4]
 8001f50:	bd38      	pop	{r3, r4, r5, pc}
		rxManData.HiBitCounter = 0;
 8001f52:	7063      	strb	r3, [r4, #1]
 8001f54:	e7f0      	b.n	8001f38 <TIM5_IRQHandler+0x4c>
 8001f56:	bf00      	nop
 8001f58:	40000c00 	.word	0x40000c00
 8001f5c:	20000d54 	.word	0x20000d54
 8001f60:	40020000 	.word	0x40020000

08001f64 <BSP_RTC_Init>:
RTC_HandleTypeDef RtcHandle;

static	RTC_TimeTypeDef	rtcTime;

void	BSP_RTC_Init()
{
 8001f64:	b510      	push	{r4, lr}
	RtcHandle.Instance = RTC;
 8001f66:	4826      	ldr	r0, [pc, #152]	; (8002000 <BSP_RTC_Init+0x9c>)
 8001f68:	4b26      	ldr	r3, [pc, #152]	; (8002004 <BSP_RTC_Init+0xa0>)
 8001f6a:	6003      	str	r3, [r0, #0]
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
	RtcHandle.Init.AsynchPrediv = 0x7F;
 8001f6c:	227f      	movs	r2, #127	; 0x7f
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 8001f6e:	2300      	movs	r3, #0
{
 8001f70:	b086      	sub	sp, #24
	RtcHandle.Init.AsynchPrediv = 0x7F;
 8001f72:	6082      	str	r2, [r0, #8]
	RtcHandle.Init.SynchPrediv = 0x00FF;
 8001f74:	22ff      	movs	r2, #255	; 0xff
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 8001f76:	6043      	str	r3, [r0, #4]
	RtcHandle.Init.SynchPrediv = 0x00FF;
 8001f78:	60c2      	str	r2, [r0, #12]
	RtcHandle.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f7a:	6103      	str	r3, [r0, #16]
	RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f7c:	6143      	str	r3, [r0, #20]
	RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f7e:	6183      	str	r3, [r0, #24]

	  __HAL_RTC_RESET_HANDLE_STATE(&RtcHandle);
 8001f80:	7743      	strb	r3, [r0, #29]

	if(HAL_RTC_Init(&RtcHandle) != HAL_OK){
 8001f82:	f003 f939 	bl	80051f8 <HAL_RTC_Init>
 8001f86:	b118      	cbz	r0, 8001f90 <BSP_RTC_Init+0x2c>
	    Error_Handler();
 8001f88:	2114      	movs	r1, #20
 8001f8a:	481f      	ldr	r0, [pc, #124]	; (8002008 <BSP_RTC_Init+0xa4>)
 8001f8c:	f7ff fb7e 	bl	800168c <_Error_Handler>
	}

	if(HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0) != 0x32F2){
 8001f90:	2100      	movs	r1, #0
 8001f92:	481b      	ldr	r0, [pc, #108]	; (8002000 <BSP_RTC_Init+0x9c>)
 8001f94:	f003 fa5e 	bl	8005454 <HAL_RTCEx_BKUPRead>
 8001f98:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8001f9c:	4298      	cmp	r0, r3
 8001f9e:	d02d      	beq.n	8001ffc <BSP_RTC_Init+0x98>
		RTC_TimeTypeDef  stimestructure;

		sdatestructure.Year = 0x00;
		  sdatestructure.Month = RTC_MONTH_JANUARY;
		  sdatestructure.Date = 0x00;
		  sdatestructure.WeekDay = RTC_WEEKDAY_TUESDAY;
 8001fa0:	a906      	add	r1, sp, #24
 8001fa2:	2302      	movs	r3, #2
		sdatestructure.Year = 0x00;
 8001fa4:	2400      	movs	r4, #0
		  sdatestructure.Month = RTC_MONTH_JANUARY;
 8001fa6:	2201      	movs	r2, #1
		  sdatestructure.WeekDay = RTC_WEEKDAY_TUESDAY;
 8001fa8:	f801 3d18 	strb.w	r3, [r1, #-24]!

		  if(HAL_RTC_SetDate(&RtcHandle,&sdatestructure,RTC_FORMAT_BCD) != HAL_OK)
 8001fac:	4814      	ldr	r0, [pc, #80]	; (8002000 <BSP_RTC_Init+0x9c>)
		sdatestructure.Year = 0x00;
 8001fae:	f88d 4003 	strb.w	r4, [sp, #3]
		  sdatestructure.Month = RTC_MONTH_JANUARY;
 8001fb2:	f88d 2001 	strb.w	r2, [sp, #1]
		  sdatestructure.Date = 0x00;
 8001fb6:	f88d 4002 	strb.w	r4, [sp, #2]
		  if(HAL_RTC_SetDate(&RtcHandle,&sdatestructure,RTC_FORMAT_BCD) != HAL_OK)
 8001fba:	f003 f976 	bl	80052aa <HAL_RTC_SetDate>
 8001fbe:	b118      	cbz	r0, 8001fc8 <BSP_RTC_Init+0x64>
		  {
		    /* Initialization Error */
		    Error_Handler();
 8001fc0:	2123      	movs	r1, #35	; 0x23
 8001fc2:	4811      	ldr	r0, [pc, #68]	; (8002008 <BSP_RTC_Init+0xa4>)
 8001fc4:	f7ff fb62 	bl	800168c <_Error_Handler>
		    stimestructure.Seconds = 0x00;
		    stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
		    stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
		    stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;

		    if(HAL_RTC_SetTime(&RtcHandle,&stimestructure,RTC_FORMAT_BCD) != HAL_OK)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	a901      	add	r1, sp, #4
 8001fcc:	480c      	ldr	r0, [pc, #48]	; (8002000 <BSP_RTC_Init+0x9c>)
		  stimestructure.Hours = 0x00;
 8001fce:	f88d 4004 	strb.w	r4, [sp, #4]
		    stimestructure.Minutes = 0x00;
 8001fd2:	f88d 4005 	strb.w	r4, [sp, #5]
		    stimestructure.Seconds = 0x00;
 8001fd6:	f88d 4006 	strb.w	r4, [sp, #6]
		    stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
 8001fda:	f88d 4007 	strb.w	r4, [sp, #7]
		    stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001fde:	9404      	str	r4, [sp, #16]
		    stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 8001fe0:	9405      	str	r4, [sp, #20]
		    if(HAL_RTC_SetTime(&RtcHandle,&stimestructure,RTC_FORMAT_BCD) != HAL_OK)
 8001fe2:	f003 f9c2 	bl	800536a <HAL_RTC_SetTime>
 8001fe6:	b118      	cbz	r0, 8001ff0 <BSP_RTC_Init+0x8c>
		    {
		      /* Initialization Error */
		      Error_Handler();
 8001fe8:	2130      	movs	r1, #48	; 0x30
 8001fea:	4807      	ldr	r0, [pc, #28]	; (8002008 <BSP_RTC_Init+0xa4>)
 8001fec:	f7ff fb4e 	bl	800168c <_Error_Handler>
		    }

		    /*##-3- Writes a data in a RTC Backup data Register1 #######################*/
		    HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, 0x32F2);
 8001ff0:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	4802      	ldr	r0, [pc, #8]	; (8002000 <BSP_RTC_Init+0x9c>)
 8001ff8:	f003 fa27 	bl	800544a <HAL_RTCEx_BKUPWrite>
	}

}
 8001ffc:	b006      	add	sp, #24
 8001ffe:	bd10      	pop	{r4, pc}
 8002000:	200235a4 	.word	0x200235a4
 8002004:	40002800 	.word	0x40002800
 8002008:	0800d01d 	.word	0x0800d01d

0800200c <BSP_SDCard_Task>:
	* @reval	None
  */
static tSDCardWriteData	sdWriteData;

void	BSP_SDCard_Task(void const * argument)
{
 800200c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
	FIL 			fFile;
	portBASE_TYPE 	xStatus;
	//tSDCardFileNames			*logFileNames = 0;

	
	FATFS_LinkDriver(&SD_Driver, SDPath);
 8002010:	4950      	ldr	r1, [pc, #320]	; (8002154 <BSP_SDCard_Task+0x148>)
 8002012:	4851      	ldr	r0, [pc, #324]	; (8002158 <BSP_SDCard_Task+0x14c>)
{
 8002014:	f5ad 7d2a 	sub.w	sp, sp, #680	; 0x2a8
	FATFS_LinkDriver(&SD_Driver, SDPath);
 8002018:	f006 faac 	bl	8008574 <FATFS_LinkDriver>
	BSP_SD_Init();
 800201c:	f006 fbca 	bl	80087b4 <BSP_SD_Init>

	if(f_mount(&fileSystem, "", 0) != FR_OK){
 8002020:	2200      	movs	r2, #0
 8002022:	494e      	ldr	r1, [pc, #312]	; (800215c <BSP_SDCard_Task+0x150>)
 8002024:	484e      	ldr	r0, [pc, #312]	; (8002160 <BSP_SDCard_Task+0x154>)
 8002026:	f005 feb5 	bl	8007d94 <f_mount>
 800202a:	b120      	cbz	r0, 8002036 <BSP_SDCard_Task+0x2a>
			Error_Handler();
 800202c:	f44f 718b 	mov.w	r1, #278	; 0x116
 8002030:	484c      	ldr	r0, [pc, #304]	; (8002164 <BSP_SDCard_Task+0x158>)
 8002032:	f7ff fb2b 	bl	800168c <_Error_Handler>
	}

	BSP_SD_GetCardInfo(&sdInfo);
 8002036:	484c      	ldr	r0, [pc, #304]	; (8002168 <BSP_SDCard_Task+0x15c>)
 8002038:	f006 fc82 	bl	8008940 <BSP_SD_GetCardInfo>
	if(!logFileNames){
		Error_Handler();
	}
	 */

	fResult = f_open(&fFile,"imulog.ini",FA_OPEN_APPEND|FA_WRITE);
 800203c:	2232      	movs	r2, #50	; 0x32
 800203e:	494b      	ldr	r1, [pc, #300]	; (800216c <BSP_SDCard_Task+0x160>)
 8002040:	a81e      	add	r0, sp, #120	; 0x78
 8002042:	f005 fef1 	bl	8007e28 <f_open>
	if(fResult == FR_OK){
 8002046:	b930      	cbnz	r0, 8002056 <BSP_SDCard_Task+0x4a>
		f_printf(&fFile,"\r\n--------------------START--------------------\r\n");
 8002048:	4949      	ldr	r1, [pc, #292]	; (8002170 <BSP_SDCard_Task+0x164>)
 800204a:	a81e      	add	r0, sp, #120	; 0x78
 800204c:	f006 f977 	bl	800833e <f_printf>
		f_close(&fFile);
 8002050:	a81e      	add	r0, sp, #120	; 0x78
 8002052:	f006 f95b 	bl	800830c <f_close>
	}

	fResult = f_open(&fFile,"senslog.ini",FA_OPEN_APPEND|FA_WRITE);
 8002056:	2232      	movs	r2, #50	; 0x32
 8002058:	4946      	ldr	r1, [pc, #280]	; (8002174 <BSP_SDCard_Task+0x168>)
 800205a:	a81e      	add	r0, sp, #120	; 0x78
 800205c:	f005 fee4 	bl	8007e28 <f_open>
	if(fResult == FR_OK){
 8002060:	b930      	cbnz	r0, 8002070 <BSP_SDCard_Task+0x64>
		f_printf(&fFile,"\r\n--------------------START--------------------\r\n");
 8002062:	4943      	ldr	r1, [pc, #268]	; (8002170 <BSP_SDCard_Task+0x164>)
 8002064:	a81e      	add	r0, sp, #120	; 0x78
 8002066:	f006 f96a 	bl	800833e <f_printf>
		f_close(&fFile);
 800206a:	a81e      	add	r0, sp, #120	; 0x78
 800206c:	f006 f94e 	bl	800830c <f_close>
	}


	while(1)
	{
		xStatus=xQueueReceive(xSDCardDataWriteQueue, &sdWriteData, portMAX_DELAY);
 8002070:	4c41      	ldr	r4, [pc, #260]	; (8002178 <BSP_SDCard_Task+0x16c>)
 8002072:	4d42      	ldr	r5, [pc, #264]	; (800217c <BSP_SDCard_Task+0x170>)
			{
				case E_RANGEFINDER:
				{


					fResult = f_open(&fFile,"senslog.ini",FA_OPEN_APPEND|FA_WRITE);
 8002074:	4e3f      	ldr	r6, [pc, #252]	; (8002174 <BSP_SDCard_Task+0x168>)
		xStatus=xQueueReceive(xSDCardDataWriteQueue, &sdWriteData, portMAX_DELAY);
 8002076:	4940      	ldr	r1, [pc, #256]	; (8002178 <BSP_SDCard_Task+0x16c>)
 8002078:	6828      	ldr	r0, [r5, #0]
 800207a:	2300      	movs	r3, #0
 800207c:	f04f 32ff 	mov.w	r2, #4294967295
 8002080:	f007 fcb6 	bl	80099f0 <xQueueGenericReceive>
		if (xStatus == pdPASS)
 8002084:	2801      	cmp	r0, #1
 8002086:	d1f6      	bne.n	8002076 <BSP_SDCard_Task+0x6a>
			switch(sdWriteData.type)
 8002088:	7823      	ldrb	r3, [r4, #0]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d026      	beq.n	80020dc <BSP_SDCard_Task+0xd0>
 800208e:	2b02      	cmp	r3, #2
 8002090:	d1f1      	bne.n	8002076 <BSP_SDCard_Task+0x6a>
				 */
				}break;

				case E_GYRO:
				{
					fResult = f_open(&fFile,"imulog.ini",FA_OPEN_APPEND|FA_WRITE);
 8002092:	2232      	movs	r2, #50	; 0x32
 8002094:	4935      	ldr	r1, [pc, #212]	; (800216c <BSP_SDCard_Task+0x160>)
 8002096:	a81e      	add	r0, sp, #120	; 0x78
 8002098:	f005 fec6 	bl	8007e28 <f_open>
					if(fResult == FR_OK){
 800209c:	2800      	cmp	r0, #0
 800209e:	d157      	bne.n	8002150 <BSP_SDCard_Task+0x144>

						char	fmtStr[100];
						sprintf(fmtStr,"IMU Az:%f Gx:%f Gy:%f\n",sdWriteData.imuData.fAz,sdWriteData.imuData.fPitch,sdWriteData.imuData.fRoll);
 80020a0:	68e0      	ldr	r0, [r4, #12]
 80020a2:	f7fe fa61 	bl	8000568 <__aeabi_f2d>
 80020a6:	4680      	mov	r8, r0
 80020a8:	6960      	ldr	r0, [r4, #20]
 80020aa:	4689      	mov	r9, r1
 80020ac:	f7fe fa5c 	bl	8000568 <__aeabi_f2d>
 80020b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80020b4:	6920      	ldr	r0, [r4, #16]
 80020b6:	f7fe fa57 	bl	8000568 <__aeabi_f2d>
 80020ba:	4642      	mov	r2, r8
 80020bc:	e9cd 0100 	strd	r0, r1, [sp]
 80020c0:	464b      	mov	r3, r9
 80020c2:	492f      	ldr	r1, [pc, #188]	; (8002180 <BSP_SDCard_Task+0x174>)
 80020c4:	a805      	add	r0, sp, #20
 80020c6:	f009 fbad 	bl	800b824 <siprintf>
						f_printf(&fFile,"%s",fmtStr);
 80020ca:	aa05      	add	r2, sp, #20
 80020cc:	492d      	ldr	r1, [pc, #180]	; (8002184 <BSP_SDCard_Task+0x178>)
 80020ce:	a81e      	add	r0, sp, #120	; 0x78
 80020d0:	f006 f935 	bl	800833e <f_printf>
							//sprintf(fmtStr,"IMU Ax%f Gx:%f Gy:%f\n",sdWriteData.imuData.fAz,sdWriteData.imuData.fPitch,sdWriteData.imuData.fRoll);
							sprintf(fmtStr,"%f;%f;%f\n",imuLowData[i].fAccel[2],imuLowData[i].fGyro[0],imuLowData[i].fGyro[1]);
							f_printf(&fFile,"%s",fmtStr);
						}*/

						f_close(&fFile);
 80020d4:	a81e      	add	r0, sp, #120	; 0x78
 80020d6:	f006 f919 	bl	800830c <f_close>
 80020da:	e7cc      	b.n	8002076 <BSP_SDCard_Task+0x6a>
					fResult = f_open(&fFile,"senslog.ini",FA_OPEN_APPEND|FA_WRITE);
 80020dc:	2232      	movs	r2, #50	; 0x32
 80020de:	4631      	mov	r1, r6
 80020e0:	a81e      	add	r0, sp, #120	; 0x78
 80020e2:	f005 fea1 	bl	8007e28 <f_open>
					if(fResult == FR_OK){
 80020e6:	2800      	cmp	r0, #0
 80020e8:	d130      	bne.n	800214c <BSP_SDCard_Task+0x140>
						if(sdWriteData.sensorsData.devType == TYPE_1){
 80020ea:	78a3      	ldrb	r3, [r4, #2]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d109      	bne.n	8002104 <BSP_SDCard_Task+0xf8>
							f_printf(&fFile,"%d %5d %5d %5d\n",
 80020f0:	8921      	ldrh	r1, [r4, #8]
 80020f2:	9101      	str	r1, [sp, #4]
 80020f4:	88e1      	ldrh	r1, [r4, #6]
 80020f6:	9100      	str	r1, [sp, #0]
 80020f8:	88a3      	ldrh	r3, [r4, #4]
 80020fa:	78e2      	ldrb	r2, [r4, #3]
 80020fc:	4922      	ldr	r1, [pc, #136]	; (8002188 <BSP_SDCard_Task+0x17c>)
 80020fe:	a81e      	add	r0, sp, #120	; 0x78
 8002100:	f006 f91d 	bl	800833e <f_printf>
						if(sdWriteData.sensorsData.devType == TYPE_2){
 8002104:	78a3      	ldrb	r3, [r4, #2]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d109      	bne.n	800211e <BSP_SDCard_Task+0x112>
							f_printf(&fFile,"%d %5d %5d %5d\n",
 800210a:	2100      	movs	r1, #0
 800210c:	9101      	str	r1, [sp, #4]
 800210e:	88e1      	ldrh	r1, [r4, #6]
 8002110:	9100      	str	r1, [sp, #0]
 8002112:	88a3      	ldrh	r3, [r4, #4]
 8002114:	78e2      	ldrb	r2, [r4, #3]
 8002116:	491c      	ldr	r1, [pc, #112]	; (8002188 <BSP_SDCard_Task+0x17c>)
 8002118:	a81e      	add	r0, sp, #120	; 0x78
 800211a:	f006 f910 	bl	800833e <f_printf>
						f_close(&fFile);
 800211e:	a81e      	add	r0, sp, #120	; 0x78
 8002120:	f006 f8f4 	bl	800830c <f_close>
						sprintf(usbOutputBuffer,"%d %5d %5d %5d\n",sdWriteData.sensorsData.devID,
 8002124:	8921      	ldrh	r1, [r4, #8]
 8002126:	9101      	str	r1, [sp, #4]
 8002128:	88e1      	ldrh	r1, [r4, #6]
 800212a:	88a3      	ldrh	r3, [r4, #4]
 800212c:	78e2      	ldrb	r2, [r4, #3]
 800212e:	9100      	str	r1, [sp, #0]
 8002130:	4816      	ldr	r0, [pc, #88]	; (800218c <BSP_SDCard_Task+0x180>)
 8002132:	4915      	ldr	r1, [pc, #84]	; (8002188 <BSP_SDCard_Task+0x17c>)
 8002134:	f009 fb76 	bl	800b824 <siprintf>
						BSP_Usb_SendString(usbOutputBuffer);
 8002138:	4814      	ldr	r0, [pc, #80]	; (800218c <BSP_SDCard_Task+0x180>)
 800213a:	f000 f937 	bl	80023ac <BSP_Usb_SendString>
						if(sdWriteData.sensorsData.devID == 4)
 800213e:	78e3      	ldrb	r3, [r4, #3]
 8002140:	2b04      	cmp	r3, #4
 8002142:	d198      	bne.n	8002076 <BSP_SDCard_Task+0x6a>
							BSP_Usb_SendString("--------------------------------------\n");
 8002144:	4812      	ldr	r0, [pc, #72]	; (8002190 <BSP_SDCard_Task+0x184>)

						//BSP_Usb_SendString(fmtStr);
					}
					else
						BSP_Usb_SendString("write imu error\n");
 8002146:	f000 f931 	bl	80023ac <BSP_Usb_SendString>
 800214a:	e794      	b.n	8002076 <BSP_SDCard_Task+0x6a>
						BSP_Usb_SendString("write error sensors\n");
 800214c:	4811      	ldr	r0, [pc, #68]	; (8002194 <BSP_SDCard_Task+0x188>)
 800214e:	e7fa      	b.n	8002146 <BSP_SDCard_Task+0x13a>
						BSP_Usb_SendString("write imu error\n");
 8002150:	4811      	ldr	r0, [pc, #68]	; (8002198 <BSP_SDCard_Task+0x18c>)
 8002152:	e7f8      	b.n	8002146 <BSP_SDCard_Task+0x13a>
 8002154:	20024291 	.word	0x20024291
 8002158:	0800d26c 	.word	0x0800d26c
 800215c:	0800d096 	.word	0x0800d096
 8002160:	20000d64 	.word	0x20000d64
 8002164:	0800d03a 	.word	0x0800d03a
 8002168:	20000f98 	.word	0x20000f98
 800216c:	0800d05a 	.word	0x0800d05a
 8002170:	0800d065 	.word	0x0800d065
 8002174:	0800d097 	.word	0x0800d097
 8002178:	20000fd8 	.word	0x20000fd8
 800217c:	200235c8 	.word	0x200235c8
 8002180:	0800d0f0 	.word	0x0800d0f0
 8002184:	0800d107 	.word	0x0800d107
 8002188:	0800d0a3 	.word	0x0800d0a3
 800218c:	20000ff2 	.word	0x20000ff2
 8002190:	0800d0b3 	.word	0x0800d0b3
 8002194:	0800d0db 	.word	0x0800d0db
 8002198:	0800d10a 	.word	0x0800d10a

0800219c <BSP_SDCard_Init>:
{	
 800219c:	b530      	push	{r4, r5, lr}
	xSDCardDataWriteQueue = xQueueCreate(SDCARD_WRITE_QUEUE_SIZE, sizeof(tSDCardWriteData));
 800219e:	2200      	movs	r2, #0
{	
 80021a0:	b087      	sub	sp, #28
	xSDCardDataWriteQueue = xQueueCreate(SDCARD_WRITE_QUEUE_SIZE, sizeof(tSDCardWriteData));
 80021a2:	2118      	movs	r1, #24
 80021a4:	2010      	movs	r0, #16
 80021a6:	f007 fa93 	bl	80096d0 <xQueueGenericCreate>
	osThreadDef(SDCardTask, BSP_SDCard_Task, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 80021aa:	4d0b      	ldr	r5, [pc, #44]	; (80021d8 <BSP_SDCard_Init+0x3c>)
	xSDCardDataWriteQueue = xQueueCreate(SDCARD_WRITE_QUEUE_SIZE, sizeof(tSDCardWriteData));
 80021ac:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <BSP_SDCard_Init+0x40>)
 80021ae:	6018      	str	r0, [r3, #0]
	osThreadDef(SDCardTask, BSP_SDCard_Task, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 80021b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b2:	ac01      	add	r4, sp, #4
 80021b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021b6:	682b      	ldr	r3, [r5, #0]
 80021b8:	6023      	str	r3, [r4, #0]
	usbTaskSdCardHandle = osThreadCreate(osThread(SDCardTask), NULL);
 80021ba:	2100      	movs	r1, #0
 80021bc:	a801      	add	r0, sp, #4
 80021be:	f006 fe76 	bl	8008eae <osThreadCreate>
 80021c2:	4b07      	ldr	r3, [pc, #28]	; (80021e0 <BSP_SDCard_Init+0x44>)
	uFilesCount = 0;
 80021c4:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <BSP_SDCard_Init+0x48>)
	usbTaskSdCardHandle = osThreadCreate(osThread(SDCardTask), NULL);
 80021c6:	6018      	str	r0, [r3, #0]
	uFilesCount = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	6013      	str	r3, [r2, #0]
	startBtnState = 0;
 80021cc:	4a06      	ldr	r2, [pc, #24]	; (80021e8 <BSP_SDCard_Init+0x4c>)
 80021ce:	7013      	strb	r3, [r2, #0]
	startBtnPress = 0;
 80021d0:	4a06      	ldr	r2, [pc, #24]	; (80021ec <BSP_SDCard_Init+0x50>)
 80021d2:	7013      	strb	r3, [r2, #0]
}
 80021d4:	b007      	add	sp, #28
 80021d6:	bd30      	pop	{r4, r5, pc}
 80021d8:	0800cef8 	.word	0x0800cef8
 80021dc:	200235c8 	.word	0x200235c8
 80021e0:	20023624 	.word	0x20023624
 80021e4:	200235c4 	.word	0x200235c4
 80021e8:	20000ff1 	.word	0x20000ff1
 80021ec:	20000ff0 	.word	0x20000ff0

080021f0 <BSP_SDCard_SPIInit>:
{
 80021f0:	b508      	push	{r3, lr}
	spiSDHandle.Instance               = SPI4;
 80021f2:	4b0f      	ldr	r3, [pc, #60]	; (8002230 <BSP_SDCard_SPIInit+0x40>)
 80021f4:	4a0f      	ldr	r2, [pc, #60]	; (8002234 <BSP_SDCard_SPIInit+0x44>)
 80021f6:	601a      	str	r2, [r3, #0]
	spiSDHandle.Init.CRCPolynomial     = 7;
 80021f8:	2107      	movs	r1, #7
	spiSDHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 80021fa:	2200      	movs	r2, #0
	spiSDHandle.Init.BaudRatePrescaler = baudratePrescaler;
 80021fc:	61d8      	str	r0, [r3, #28]
	spiSDHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 80021fe:	609a      	str	r2, [r3, #8]
	spiSDHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002200:	615a      	str	r2, [r3, #20]
	spiSDHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8002202:	611a      	str	r2, [r3, #16]
	spiSDHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002204:	629a      	str	r2, [r3, #40]	; 0x28
	spiSDHandle.Init.CRCPolynomial     = 7;
 8002206:	62d9      	str	r1, [r3, #44]	; 0x2c
	spiSDHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 8002208:	60da      	str	r2, [r3, #12]
	spiSDHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800220a:	621a      	str	r2, [r3, #32]
	spiSDHandle.Init.NSS               = SPI_NSS_HARD_OUTPUT;
 800220c:	f44f 2180 	mov.w	r1, #262144	; 0x40000
	spiSDHandle.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002210:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_SPI_Init(&spiSDHandle) != HAL_OK){
 8002212:	4618      	mov	r0, r3
	spiSDHandle.Init.Mode = SPI_MODE_MASTER;
 8002214:	f44f 7282 	mov.w	r2, #260	; 0x104
	spiSDHandle.Init.NSS               = SPI_NSS_HARD_OUTPUT;
 8002218:	6199      	str	r1, [r3, #24]
	spiSDHandle.Init.Mode = SPI_MODE_MASTER;
 800221a:	605a      	str	r2, [r3, #4]
	if(HAL_SPI_Init(&spiSDHandle) != HAL_OK){
 800221c:	f003 f976 	bl	800550c <HAL_SPI_Init>
 8002220:	b128      	cbz	r0, 800222e <BSP_SDCard_SPIInit+0x3e>
		Error_Handler();
 8002222:	214d      	movs	r1, #77	; 0x4d
 8002224:	4804      	ldr	r0, [pc, #16]	; (8002238 <BSP_SDCard_SPIInit+0x48>)
}
 8002226:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800222a:	f7ff ba2f 	b.w	800168c <_Error_Handler>
 800222e:	bd08      	pop	{r3, pc}
 8002230:	200235cc 	.word	0x200235cc
 8002234:	40013400 	.word	0x40013400
 8002238:	0800d03a 	.word	0x0800d03a

0800223c <BSP_SDCard_WriteSensorsData>:
	if(xSDCardDataWriteQueue!=0)
 800223c:	4b04      	ldr	r3, [pc, #16]	; (8002250 <BSP_SDCard_WriteSensorsData+0x14>)
{
 800223e:	4601      	mov	r1, r0
	if(xSDCardDataWriteQueue!=0)
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	b118      	cbz	r0, 800224c <BSP_SDCard_WriteSensorsData+0x10>
		xQueueSendToBack(xSDCardDataWriteQueue,Data,0);
 8002244:	2300      	movs	r3, #0
 8002246:	461a      	mov	r2, r3
 8002248:	f007 ba66 	b.w	8009718 <xQueueGenericSend>
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	200235c8 	.word	0x200235c8

08002254 <SD_IO_CSState>:
 * @param	state: CS High/Low
 * @reval	None
 */
void    SD_IO_CSState(uint8_t state)
{
	if(state)
 8002254:	4602      	mov	r2, r0
 8002256:	b100      	cbz	r0, 800225a <SD_IO_CSState+0x6>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4,GPIO_PIN_SET);
 8002258:	2201      	movs	r2, #1
	else
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4,GPIO_PIN_RESET);
 800225a:	2110      	movs	r1, #16
 800225c:	4801      	ldr	r0, [pc, #4]	; (8002264 <SD_IO_CSState+0x10>)
 800225e:	f000 bd81 	b.w	8002d64 <HAL_GPIO_WritePin>
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000

08002268 <SD_IO_WriteReadData>:
 * @param	DataOut:      
 * @param	DataLength:  
 * @reval	None
 */
void   SD_IO_WriteReadData(const uint8_t *DataIn, uint8_t *DataOut, uint16_t DataLength)
{
 8002268:	b507      	push	{r0, r1, r2, lr}
  	  status = HAL_SPI_TransmitReceive(&spiSDHandle, (uint8_t*) DataIn, DataOut, DataLegnth, 5000);
 800226a:	f241 3388 	movw	r3, #5000	; 0x1388
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	4613      	mov	r3, r2
 8002272:	460a      	mov	r2, r1
 8002274:	4601      	mov	r1, r0
 8002276:	4803      	ldr	r0, [pc, #12]	; (8002284 <SD_IO_WriteReadData+0x1c>)
 8002278:	f003 f985 	bl	8005586 <HAL_SPI_TransmitReceive>
	SPIx_WriteReadData(DataIn, DataOut, DataLength);
}
 800227c:	b003      	add	sp, #12
 800227e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002282:	bf00      	nop
 8002284:	200235cc 	.word	0x200235cc

08002288 <SD_IO_WriteByte>:
 * @brief	LL  /   SPI
 * @param	Data:     
 * @reval	 
 */
uint8_t   SD_IO_WriteByte(uint8_t Data)
{
 8002288:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  	  status = HAL_SPI_TransmitReceive(&spiSDHandle, (uint8_t*) DataIn, DataOut, DataLegnth, 5000);
 800228a:	f241 3388 	movw	r3, #5000	; 0x1388
{
 800228e:	f88d 000f 	strb.w	r0, [sp, #15]
  	  status = HAL_SPI_TransmitReceive(&spiSDHandle, (uint8_t*) DataIn, DataOut, DataLegnth, 5000);
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	f10d 0217 	add.w	r2, sp, #23
 8002298:	2301      	movs	r3, #1
 800229a:	f10d 010f 	add.w	r1, sp, #15
 800229e:	4804      	ldr	r0, [pc, #16]	; (80022b0 <SD_IO_WriteByte+0x28>)
 80022a0:	f003 f971 	bl	8005586 <HAL_SPI_TransmitReceive>
	uint8_t tmp;
		SPIx_WriteReadData(&Data,&tmp,1);
	return tmp;
}
 80022a4:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80022a8:	b007      	add	sp, #28
 80022aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80022ae:	bf00      	nop
 80022b0:	200235cc 	.word	0x200235cc

080022b4 <SD_IO_Init>:
{
 80022b4:	b510      	push	{r4, lr}
	BSP_SDCard_SPIInit(SPI_BAUDRATEPRESCALER_256);
 80022b6:	2038      	movs	r0, #56	; 0x38
 80022b8:	f7ff ff9a 	bl	80021f0 <BSP_SDCard_SPIInit>
 80022bc:	240a      	movs	r4, #10
	    SD_IO_WriteByte(0xFF);
 80022be:	20ff      	movs	r0, #255	; 0xff
 80022c0:	f7ff ffe2 	bl	8002288 <SD_IO_WriteByte>
	for (int counter = 0; counter <= 9; counter++){
 80022c4:	3c01      	subs	r4, #1
 80022c6:	d1fa      	bne.n	80022be <SD_IO_Init+0xa>
	BSP_SDCard_SPIInit(SPI_BAUDRATEPRESCALER_8);
 80022c8:	2010      	movs	r0, #16
}
 80022ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	BSP_SDCard_SPIInit(SPI_BAUDRATEPRESCALER_8);
 80022ce:	f7ff bf8f 	b.w	80021f0 <BSP_SDCard_SPIInit>

080022d2 <HAL_UART_RxCpltCallback>:
		Error_Handler();
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80022d2:	4770      	bx	lr

080022d4 <BSP_Usb_RxTask>:
	* @brief	      CDC USB
	* @param	argument:   FreeRTOS 
	* @reval	None
	*/
void	BSP_Usb_RxTask(void const * argument)
{
 80022d4:	e7fe      	b.n	80022d4 <BSP_Usb_RxTask>
	...

080022d8 <BSP_Usb_TxTask>:
{
 80022d8:	b570      	push	{r4, r5, r6, lr}
		xStatus=xQueueReceive(usbTxDataQueue, &txMsg, portMAX_DELAY);
 80022da:	4d0a      	ldr	r5, [pc, #40]	; (8002304 <BSP_Usb_TxTask+0x2c>)
 80022dc:	4e0a      	ldr	r6, [pc, #40]	; (8002308 <BSP_Usb_TxTask+0x30>)
 80022de:	4909      	ldr	r1, [pc, #36]	; (8002304 <BSP_Usb_TxTask+0x2c>)
 80022e0:	6830      	ldr	r0, [r6, #0]
 80022e2:	2300      	movs	r3, #0
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295
 80022e8:	f007 fb82 	bl	80099f0 <xQueueGenericReceive>
			if (xStatus == pdPASS){
 80022ec:	2801      	cmp	r0, #1
		xStatus=xQueueReceive(usbTxDataQueue, &txMsg, portMAX_DELAY);
 80022ee:	4604      	mov	r4, r0
			if (xStatus == pdPASS){
 80022f0:	d1f5      	bne.n	80022de <BSP_Usb_TxTask+0x6>
					CDC_Transmit_FS(txMsg.pData,txMsg.Len);
 80022f2:	88a9      	ldrh	r1, [r5, #4]
 80022f4:	6828      	ldr	r0, [r5, #0]
 80022f6:	f004 f9e3 	bl	80066c0 <CDC_Transmit_FS>
					osDelay(1);
 80022fa:	4620      	mov	r0, r4
 80022fc:	f006 fdef 	bl	8008ede <osDelay>
 8002300:	e7ed      	b.n	80022de <BSP_Usb_TxTask+0x6>
 8002302:	bf00      	nop
 8002304:	20001074 	.word	0x20001074
 8002308:	20023670 	.word	0x20023670

0800230c <BSP_Usb_Init>:
{
 800230c:	b570      	push	{r4, r5, r6, lr}
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 800230e:	2200      	movs	r2, #0
{
 8002310:	b08a      	sub	sp, #40	; 0x28
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 8002312:	2108      	movs	r1, #8
 8002314:	2010      	movs	r0, #16
 8002316:	f007 f9db 	bl	80096d0 <xQueueGenericCreate>
 800231a:	4c15      	ldr	r4, [pc, #84]	; (8002370 <BSP_Usb_Init+0x64>)
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 800231c:	2200      	movs	r2, #0
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 800231e:	6020      	str	r0, [r4, #0]
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 8002320:	2101      	movs	r1, #1
 8002322:	2020      	movs	r0, #32
 8002324:	f007 f9d4 	bl	80096d0 <xQueueGenericCreate>
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <BSP_Usb_Init+0x68>)
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 800232a:	4913      	ldr	r1, [pc, #76]	; (8002378 <BSP_Usb_Init+0x6c>)
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 800232c:	6018      	str	r0, [r3, #0]
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 800232e:	6820      	ldr	r0, [r4, #0]
	osThreadDef(usbTxTask, BSP_Usb_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 8002330:	4c12      	ldr	r4, [pc, #72]	; (800237c <BSP_Usb_Init+0x70>)
 8002332:	4626      	mov	r6, r4
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 8002334:	f007 fc70 	bl	8009c18 <vQueueAddToRegistry>
	osThreadDef(usbTxTask, BSP_Usb_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 8002338:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800233a:	466d      	mov	r5, sp
 800233c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800233e:	6833      	ldr	r3, [r6, #0]
 8002340:	602b      	str	r3, [r5, #0]
 	usbTaskTxHandle = osThreadCreate(osThread(usbTxTask), NULL);
 8002342:	2100      	movs	r1, #0
 8002344:	4668      	mov	r0, sp
 8002346:	f006 fdb2 	bl	8008eae <osThreadCreate>
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <BSP_Usb_Init+0x74>)
	osThreadDef(usbRxTask, BSP_Usb_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 800234c:	3414      	adds	r4, #20
 	usbTaskTxHandle = osThreadCreate(osThread(usbTxTask), NULL);
 800234e:	6018      	str	r0, [r3, #0]
	osThreadDef(usbRxTask, BSP_Usb_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 8002350:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002352:	ad05      	add	r5, sp, #20
 8002354:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	602b      	str	r3, [r5, #0]
	usbTaskRxHandle = osThreadCreate(osThread(usbRxTask), NULL);
 800235a:	2100      	movs	r1, #0
 800235c:	a805      	add	r0, sp, #20
 800235e:	f006 fda6 	bl	8008eae <osThreadCreate>
 8002362:	4b08      	ldr	r3, [pc, #32]	; (8002384 <BSP_Usb_Init+0x78>)
 8002364:	6018      	str	r0, [r3, #0]
	MX_USB_DEVICE_Init();
 8002366:	f004 f969 	bl	800663c <MX_USB_DEVICE_Init>
}
 800236a:	b00a      	add	sp, #40	; 0x28
 800236c:	bd70      	pop	{r4, r5, r6, pc}
 800236e:	bf00      	nop
 8002370:	20023670 	.word	0x20023670
 8002374:	2002366c 	.word	0x2002366c
 8002378:	0800d126 	.word	0x0800d126
 800237c:	0800cf0c 	.word	0x0800cf0c
 8002380:	20023674 	.word	0x20023674
 8002384:	20023668 	.word	0x20023668

08002388 <BSP_Usb_SendPackage>:
	* @param	pData:     
	* @param	Len:   
	* @reval 	None
	*/
void BSP_Usb_SendPackage(uint8_t	*pData,uint16_t	Len)
{
 8002388:	b410      	push	{r4}
	static tUSBTxPackage	txMsg;
		
	txMsg.pData = pData;
 800238a:	4c06      	ldr	r4, [pc, #24]	; (80023a4 <BSP_Usb_SendPackage+0x1c>)
 800238c:	6020      	str	r0, [r4, #0]
	txMsg.Len = Len;
	
	xQueueSendToBack(usbTxDataQueue,&txMsg,0);
 800238e:	4806      	ldr	r0, [pc, #24]	; (80023a8 <BSP_Usb_SendPackage+0x20>)
	txMsg.Len = Len;
 8002390:	80a1      	strh	r1, [r4, #4]
	xQueueSendToBack(usbTxDataQueue,&txMsg,0);
 8002392:	2300      	movs	r3, #0
 8002394:	4621      	mov	r1, r4
 8002396:	461a      	mov	r2, r3
 8002398:	6800      	ldr	r0, [r0, #0]
}
 800239a:	f85d 4b04 	ldr.w	r4, [sp], #4
	xQueueSendToBack(usbTxDataQueue,&txMsg,0);
 800239e:	f007 b9bb 	b.w	8009718 <xQueueGenericSend>
 80023a2:	bf00      	nop
 80023a4:	2000107c 	.word	0x2000107c
 80023a8:	20023670 	.word	0x20023670

080023ac <BSP_Usb_SendString>:
	* @brief	      USB
	* @param	String:     
	* @reval 	None
	*/
void BSP_Usb_SendString(char	*String)
{
 80023ac:	b510      	push	{r4, lr}
 80023ae:	4604      	mov	r4, r0
	int Len = strlen(String);
 80023b0:	f7fd ff1e 	bl	80001f0 <strlen>
	
	if(Len > 0 && Len < USB_MAX_TX_PACKAGE)
 80023b4:	1e43      	subs	r3, r0, #1
 80023b6:	2b7e      	cmp	r3, #126	; 0x7e
 80023b8:	d805      	bhi.n	80023c6 <BSP_Usb_SendString+0x1a>
		BSP_Usb_SendPackage((uint8_t*)String,Len);
 80023ba:	b281      	uxth	r1, r0
 80023bc:	4620      	mov	r0, r4
}
 80023be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		BSP_Usb_SendPackage((uint8_t*)String,Len);
 80023c2:	f7ff bfe1 	b.w	8002388 <BSP_Usb_SendPackage>
 80023c6:	bd10      	pop	{r4, pc}

080023c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <HAL_Init+0x30>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023d2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80023da:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023e2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e4:	2003      	movs	r0, #3
 80023e6:	f000 fb4b 	bl	8002a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ea:	2000      	movs	r0, #0
 80023ec:	f7ff fa6c 	bl	80018c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f0:	f7ff f94d 	bl	800168e <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80023f4:	2000      	movs	r0, #0
 80023f6:	bd08      	pop	{r3, pc}
 80023f8:	40023c00 	.word	0x40023c00

080023fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80023fc:	4a03      	ldr	r2, [pc, #12]	; (800240c <HAL_IncTick+0x10>)
 80023fe:	4b04      	ldr	r3, [pc, #16]	; (8002410 <HAL_IncTick+0x14>)
 8002400:	6811      	ldr	r1, [r2, #0]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	440b      	add	r3, r1
 8002406:	6013      	str	r3, [r2, #0]
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	20023678 	.word	0x20023678
 8002410:	20000004 	.word	0x20000004

08002414 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002414:	4b01      	ldr	r3, [pc, #4]	; (800241c <HAL_GetTick+0x8>)
 8002416:	6818      	ldr	r0, [r3, #0]
}
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	20023678 	.word	0x20023678

08002420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002420:	b538      	push	{r3, r4, r5, lr}
 8002422:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002424:	f7ff fff6 	bl	8002414 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002428:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800242a:	bf1c      	itt	ne
 800242c:	4b05      	ldrne	r3, [pc, #20]	; (8002444 <HAL_Delay+0x24>)
 800242e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8002430:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8002432:	bf18      	it	ne
 8002434:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002436:	f7ff ffed 	bl	8002414 <HAL_GetTick>
 800243a:	1b40      	subs	r0, r0, r5
 800243c:	4284      	cmp	r4, r0
 800243e:	d8fa      	bhi.n	8002436 <HAL_Delay+0x16>
  {
  }
}
 8002440:	bd38      	pop	{r3, r4, r5, pc}
 8002442:	bf00      	nop
 8002444:	20000004 	.word	0x20000004

08002448 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002448:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 800244a:	4604      	mov	r4, r0
 800244c:	2800      	cmp	r0, #0
 800244e:	d06e      	beq.n	800252e <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8002450:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002454:	b90b      	cbnz	r3, 800245a <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002456:	f7ff f991 	bl	800177c <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800245a:	6822      	ldr	r2, [r4, #0]
 800245c:	6813      	ldr	r3, [r2, #0]
 800245e:	f023 0302 	bic.w	r3, r3, #2
 8002462:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002464:	f7ff ffd6 	bl	8002414 <HAL_GetTick>
 8002468:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 800246a:	6823      	ldr	r3, [r4, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	0791      	lsls	r1, r2, #30
 8002470:	d451      	bmi.n	8002516 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	f042 0201 	orr.w	r2, r2, #1
 8002478:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800247a:	f7ff ffcb 	bl	8002414 <HAL_GetTick>
 800247e:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8002480:	6823      	ldr	r3, [r4, #0]
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	07d2      	lsls	r2, r2, #31
 8002486:	d554      	bpl.n	8002532 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002488:	7e22      	ldrb	r2, [r4, #24]
 800248a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	bf0c      	ite	eq
 8002490:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002494:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8002498:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800249a:	7e62      	ldrb	r2, [r4, #25]
 800249c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	bf0c      	ite	eq
 80024a2:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024a6:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80024aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80024ac:	7ea2      	ldrb	r2, [r4, #26]
 80024ae:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	bf0c      	ite	eq
 80024b4:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024b8:	f022 0220 	bicne.w	r2, r2, #32
 80024bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80024be:	7ee2      	ldrb	r2, [r4, #27]
 80024c0:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	bf0c      	ite	eq
 80024c6:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024ca:	f042 0210 	orrne.w	r2, r2, #16
 80024ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80024d0:	7f22      	ldrb	r2, [r4, #28]
 80024d2:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	bf0c      	ite	eq
 80024d8:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024dc:	f022 0208 	bicne.w	r2, r2, #8
 80024e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80024e2:	7f62      	ldrb	r2, [r4, #29]
 80024e4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	bf0c      	ite	eq
 80024ea:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024ee:	f022 0204 	bicne.w	r2, r2, #4
 80024f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80024f4:	68e1      	ldr	r1, [r4, #12]
 80024f6:	68a2      	ldr	r2, [r4, #8]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	6921      	ldr	r1, [r4, #16]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	6961      	ldr	r1, [r4, #20]
 8002500:	430a      	orrs	r2, r1
 8002502:	6861      	ldr	r1, [r4, #4]
 8002504:	3901      	subs	r1, #1
 8002506:	430a      	orrs	r2, r1
 8002508:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800250a:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800250c:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800250e:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8002510:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8002514:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002516:	f7ff ff7d 	bl	8002414 <HAL_GetTick>
 800251a:	1b40      	subs	r0, r0, r5
 800251c:	280a      	cmp	r0, #10
 800251e:	d9a4      	bls.n	800246a <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002520:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002522:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002526:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8002528:	2305      	movs	r3, #5
 800252a:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 800252e:	2001      	movs	r0, #1
}
 8002530:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002532:	f7ff ff6f 	bl	8002414 <HAL_GetTick>
 8002536:	1b40      	subs	r0, r0, r5
 8002538:	280a      	cmp	r0, #10
 800253a:	d9a1      	bls.n	8002480 <HAL_CAN_Init+0x38>
 800253c:	e7f0      	b.n	8002520 <HAL_CAN_Init+0xd8>
	...

08002540 <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8002540:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002544:	2b01      	cmp	r3, #1
{
 8002546:	b530      	push	{r4, r5, lr}
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8002548:	d003      	beq.n	8002552 <HAL_CAN_ConfigFilter+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 800254a:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800254e:	2b02      	cmp	r3, #2
 8002550:	d177      	bne.n	8002642 <HAL_CAN_ConfigFilter+0x102>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002552:	4b3f      	ldr	r3, [pc, #252]	; (8002650 <HAL_CAN_ConfigFilter+0x110>)
 8002554:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002558:	f042 0201 	orr.w	r2, r2, #1
 800255c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002560:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002564:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002568:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800256c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002570:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8002572:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002576:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 800257a:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800257c:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 8002580:	2401      	movs	r4, #1
 8002582:	4084      	lsls	r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002584:	43e2      	mvns	r2, r4
 8002586:	4015      	ands	r5, r2
 8002588:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800258c:	69cd      	ldr	r5, [r1, #28]
 800258e:	2d00      	cmp	r5, #0
 8002590:	d136      	bne.n	8002600 <HAL_CAN_ConfigFilter+0xc0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002592:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8002596:	4015      	ands	r5, r2
 8002598:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800259c:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800259e:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025a0:	888b      	ldrh	r3, [r1, #4]
 80025a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80025a6:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025aa:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025ae:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025b2:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80025b4:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025b6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025ba:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80025be:	6988      	ldr	r0, [r1, #24]
 80025c0:	4b23      	ldr	r3, [pc, #140]	; (8002650 <HAL_CAN_ConfigFilter+0x110>)
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d135      	bne.n	8002632 <HAL_CAN_ConfigFilter+0xf2>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80025c6:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80025ca:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80025cc:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80025d0:	6908      	ldr	r0, [r1, #16]
 80025d2:	bb90      	cbnz	r0, 800263a <HAL_CAN_ConfigFilter+0xfa>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025d4:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80025d8:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 80025de:	6a0b      	ldr	r3, [r1, #32]
 80025e0:	4a1b      	ldr	r2, [pc, #108]	; (8002650 <HAL_CAN_ConfigFilter+0x110>)
 80025e2:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80025e4:	bf02      	ittt	eq
 80025e6:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 80025ea:	4323      	orreq	r3, r4
 80025ec:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025f0:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80025f4:	f023 0301 	bic.w	r3, r3, #1
 80025f8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80025fc:	2000      	movs	r0, #0
 80025fe:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002600:	2d01      	cmp	r5, #1
 8002602:	d1dc      	bne.n	80025be <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002604:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8002608:	4325      	orrs	r5, r4
 800260a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800260e:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002610:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002612:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8002616:	00c3      	lsls	r3, r0, #3
 8002618:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800261c:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002620:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002622:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002626:	688d      	ldr	r5, [r1, #8]
 8002628:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800262c:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 8002630:	e7c5      	b.n	80025be <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002632:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8002636:	4320      	orrs	r0, r4
 8002638:	e7c8      	b.n	80025cc <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800263a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800263e:	4322      	orrs	r2, r4
 8002640:	e7cb      	b.n	80025da <HAL_CAN_ConfigFilter+0x9a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002642:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002648:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800264a:	2001      	movs	r0, #1
  }
}
 800264c:	bd30      	pop	{r4, r5, pc}
 800264e:	bf00      	nop
 8002650:	40006400 	.word	0x40006400

08002654 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002654:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002656:	f890 3020 	ldrb.w	r3, [r0, #32]
 800265a:	2b01      	cmp	r3, #1
{
 800265c:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800265e:	d11f      	bne.n	80026a0 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002660:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002662:	2302      	movs	r3, #2
 8002664:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002668:	6813      	ldr	r3, [r2, #0]
 800266a:	f023 0301 	bic.w	r3, r3, #1
 800266e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002670:	f7ff fed0 	bl	8002414 <HAL_GetTick>
 8002674:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	6858      	ldr	r0, [r3, #4]
 800267a:	f010 0001 	ands.w	r0, r0, #1
 800267e:	d101      	bne.n	8002684 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002680:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002682:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002684:	f7ff fec6 	bl	8002414 <HAL_GetTick>
 8002688:	1b40      	subs	r0, r0, r5
 800268a:	280a      	cmp	r0, #10
 800268c:	d9f3      	bls.n	8002676 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800268e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002694:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8002696:	2305      	movs	r3, #5
 8002698:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 800269c:	2001      	movs	r0, #1
  }
}
 800269e:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80026a6:	6243      	str	r3, [r0, #36]	; 0x24
 80026a8:	e7f8      	b.n	800269c <HAL_CAN_Start+0x48>

080026aa <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80026aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80026ac:	f890 4020 	ldrb.w	r4, [r0, #32]
 80026b0:	2c01      	cmp	r4, #1
 80026b2:	d003      	beq.n	80026bc <HAL_CAN_AddTxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80026b4:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80026b8:	2c02      	cmp	r4, #2
 80026ba:	d141      	bne.n	8002740 <HAL_CAN_AddTxMessage+0x96>
  {
    /* Check that all the Tx mailboxes are not full */
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 80026bc:	6804      	ldr	r4, [r0, #0]
 80026be:	68a5      	ldr	r5, [r4, #8]
 80026c0:	016f      	lsls	r7, r5, #5
 80026c2:	d405      	bmi.n	80026d0 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 80026c4:	68a5      	ldr	r5, [r4, #8]
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 80026c6:	012e      	lsls	r6, r5, #4
 80026c8:	d402      	bmi.n	80026d0 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET))
 80026ca:	68a5      	ldr	r5, [r4, #8]
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 80026cc:	00ed      	lsls	r5, r5, #3
 80026ce:	d531      	bpl.n	8002734 <HAL_CAN_AddTxMessage+0x8a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80026d0:	68a0      	ldr	r0, [r4, #8]

      /* Store the Tx mailbox */
      *pTxMailbox = 1U << transmitmailbox;
 80026d2:	2501      	movs	r5, #1
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80026d4:	f3c0 6001 	ubfx	r0, r0, #24, #2
      *pTxMailbox = 1U << transmitmailbox;
 80026d8:	4085      	lsls	r5, r0
 80026da:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80026dc:	688d      	ldr	r5, [r1, #8]
 80026de:	68cf      	ldr	r7, [r1, #12]
 80026e0:	f100 0318 	add.w	r3, r0, #24
 80026e4:	bb0d      	cbnz	r5, 800272a <HAL_CAN_AddTxMessage+0x80>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80026e6:	680d      	ldr	r5, [r1, #0]
 80026e8:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	0100      	lsls	r0, r0, #4
 80026f0:	50e5      	str	r5, [r4, r3]
 80026f2:	1823      	adds	r3, r4, r0
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80026f4:	690d      	ldr	r5, [r1, #16]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80026f6:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80026f8:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80026fc:	2901      	cmp	r1, #1
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80026fe:	bf02      	ittt	eq
 8002700:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8002704:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8002708:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800270c:	4404      	add	r4, r0
 800270e:	6851      	ldr	r1, [r2, #4]
 8002710:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800271a:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 8002726:	2000      	movs	r0, #0
 8002728:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800272a:	684e      	ldr	r6, [r1, #4]
                                                           pHeader->IDE |
 800272c:	433d      	orrs	r5, r7
 800272e:	ea45 05c6 	orr.w	r5, r5, r6, lsl #3
 8002732:	e7db      	b.n	80026ec <HAL_CAN_AddTxMessage+0x42>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002734:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002736:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800273a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800273c:	2001      	movs	r0, #1
  }
}
 800273e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002740:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002742:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002746:	e7f8      	b.n	800273a <HAL_CAN_AddTxMessage+0x90>

08002748 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002748:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800274a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800274e:	2c01      	cmp	r4, #1
 8002750:	d003      	beq.n	800275a <HAL_CAN_GetRxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8002752:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8002756:	2c02      	cmp	r4, #2
 8002758:	d170      	bne.n	800283c <HAL_CAN_GetRxMessage+0xf4>
 800275a:	6806      	ldr	r6, [r0, #0]
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800275c:	b941      	cbnz	r1, 8002770 <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 800275e:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8002760:	07a4      	lsls	r4, r4, #30
 8002762:	d109      	bne.n	8002778 <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002764:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002766:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800276a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800276c:	2001      	movs	r0, #1
 800276e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 8002770:	2901      	cmp	r1, #1
 8002772:	d101      	bne.n	8002778 <HAL_CAN_GetRxMessage+0x30>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8002774:	6934      	ldr	r4, [r6, #16]
 8002776:	e7f3      	b.n	8002760 <HAL_CAN_GetRxMessage+0x18>
 8002778:	010c      	lsls	r4, r1, #4
 800277a:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800277c:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8002780:	f007 0704 	and.w	r7, r7, #4
 8002784:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002786:	2f00      	cmp	r7, #0
 8002788:	d14b      	bne.n	8002822 <HAL_CAN_GetRxMessage+0xda>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800278a:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800278e:	0d7f      	lsrs	r7, r7, #21
 8002790:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002792:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8002796:	f3c7 0740 	ubfx	r7, r7, #1, #1
 800279a:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800279c:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 80027a0:	f007 070f 	and.w	r7, r7, #15
 80027a4:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80027a6:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80027aa:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80027ae:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80027b0:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80027b4:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80027b6:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80027b8:	6155      	str	r5, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80027ba:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 80027be:	701a      	strb	r2, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80027c0:	6802      	ldr	r2, [r0, #0]
 80027c2:	4422      	add	r2, r4
 80027c4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80027c8:	0a12      	lsrs	r2, r2, #8
 80027ca:	705a      	strb	r2, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80027cc:	6802      	ldr	r2, [r0, #0]
 80027ce:	4422      	add	r2, r4
 80027d0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80027d4:	0c12      	lsrs	r2, r2, #16
 80027d6:	709a      	strb	r2, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 80027d8:	6802      	ldr	r2, [r0, #0]
 80027da:	4422      	add	r2, r4
 80027dc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80027e0:	0e12      	lsrs	r2, r2, #24
 80027e2:	70da      	strb	r2, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80027e4:	6802      	ldr	r2, [r0, #0]
 80027e6:	4422      	add	r2, r4
 80027e8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80027ec:	711a      	strb	r2, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 80027ee:	6802      	ldr	r2, [r0, #0]
 80027f0:	4422      	add	r2, r4
 80027f2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80027f6:	0a12      	lsrs	r2, r2, #8
 80027f8:	715a      	strb	r2, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 80027fa:	6802      	ldr	r2, [r0, #0]
 80027fc:	4422      	add	r2, r4
 80027fe:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002802:	0c12      	lsrs	r2, r2, #16
 8002804:	719a      	strb	r2, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 8002806:	6802      	ldr	r2, [r0, #0]
 8002808:	4414      	add	r4, r2
 800280a:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 800280e:	0e12      	lsrs	r2, r2, #24
 8002810:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002812:	b959      	cbnz	r1, 800282c <HAL_CAN_GetRxMessage+0xe4>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002814:	6802      	ldr	r2, [r0, #0]
 8002816:	68d3      	ldr	r3, [r2, #12]
 8002818:	f043 0320 	orr.w	r3, r3, #32
 800281c:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800281e:	2000      	movs	r0, #0
  }
}
 8002820:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002822:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8002826:	08ff      	lsrs	r7, r7, #3
 8002828:	6057      	str	r7, [r2, #4]
 800282a:	e7b2      	b.n	8002792 <HAL_CAN_GetRxMessage+0x4a>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 800282c:	2901      	cmp	r1, #1
 800282e:	d1f6      	bne.n	800281e <HAL_CAN_GetRxMessage+0xd6>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002830:	6802      	ldr	r2, [r0, #0]
 8002832:	6913      	ldr	r3, [r2, #16]
 8002834:	f043 0320 	orr.w	r3, r3, #32
 8002838:	6113      	str	r3, [r2, #16]
 800283a:	e7f0      	b.n	800281e <HAL_CAN_GetRxMessage+0xd6>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800283c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800283e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002842:	e792      	b.n	800276a <HAL_CAN_GetRxMessage+0x22>

08002844 <HAL_CAN_ActivateNotification>:
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8002844:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d003      	beq.n	8002854 <HAL_CAN_ActivateNotification+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 800284c:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8002850:	2b02      	cmp	r3, #2
 8002852:	d105      	bne.n	8002860 <HAL_CAN_ActivateNotification+0x1c>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002854:	6802      	ldr	r2, [r0, #0]
 8002856:	6953      	ldr	r3, [r2, #20]
 8002858:	4319      	orrs	r1, r3
 800285a:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 800285c:	2000      	movs	r0, #0
 800285e:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002860:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002862:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002866:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002868:	2001      	movs	r0, #1
  }
}
 800286a:	4770      	bx	lr

0800286c <HAL_CAN_TxMailbox1CompleteCallback>:
 800286c:	4770      	bx	lr

0800286e <HAL_CAN_TxMailbox2CompleteCallback>:
 800286e:	4770      	bx	lr

08002870 <HAL_CAN_TxMailbox0AbortCallback>:
 8002870:	4770      	bx	lr

08002872 <HAL_CAN_TxMailbox1AbortCallback>:
 8002872:	4770      	bx	lr

08002874 <HAL_CAN_TxMailbox2AbortCallback>:
 8002874:	4770      	bx	lr

08002876 <HAL_CAN_RxFifo0FullCallback>:
 8002876:	4770      	bx	lr

08002878 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8002878:	4770      	bx	lr

0800287a <HAL_CAN_RxFifo1FullCallback>:
 800287a:	4770      	bx	lr

0800287c <HAL_CAN_SleepCallback>:
 800287c:	4770      	bx	lr

0800287e <HAL_CAN_WakeUpFromRxMsgCallback>:
 800287e:	4770      	bx	lr

08002880 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002880:	4770      	bx	lr

08002882 <HAL_CAN_IRQHandler>:
{
 8002882:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002886:	6803      	ldr	r3, [r0, #0]
 8002888:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800288a:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800288e:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002890:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002894:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002898:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 800289c:	f016 0401 	ands.w	r4, r6, #1
{
 80028a0:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80028a2:	d022      	beq.n	80028ea <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 80028a4:	f017 0401 	ands.w	r4, r7, #1
 80028a8:	d007      	beq.n	80028ba <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80028aa:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 80028ac:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80028ae:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 80028b0:	f140 80a3 	bpl.w	80029fa <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80028b4:	f7ff f9b4 	bl	8001c20 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80028b8:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 80028ba:	05fb      	lsls	r3, r7, #23
 80028bc:	d509      	bpl.n	80028d2 <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80028be:	682b      	ldr	r3, [r5, #0]
 80028c0:	f44f 7280 	mov.w	r2, #256	; 0x100
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 80028c4:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80028c6:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 80028c8:	f140 80a5 	bpl.w	8002a16 <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80028cc:	4628      	mov	r0, r5
 80028ce:	f7ff ffcd 	bl	800286c <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 80028d2:	03fb      	lsls	r3, r7, #15
 80028d4:	d509      	bpl.n	80028ea <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80028d6:	682b      	ldr	r3, [r5, #0]
 80028d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 80028dc:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80028de:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 80028e0:	f140 80a7 	bpl.w	8002a32 <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80028e4:	4628      	mov	r0, r5
 80028e6:	f7ff ffc2 	bl	800286e <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 80028ea:	0733      	lsls	r3, r6, #28
 80028ec:	d507      	bpl.n	80028fe <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 80028ee:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80028f2:	bf1f      	itttt	ne
 80028f4:	682b      	ldrne	r3, [r5, #0]
 80028f6:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80028f8:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80028fc:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 80028fe:	0777      	lsls	r7, r6, #29
 8002900:	d508      	bpl.n	8002914 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8002902:	f01b 0f08 	tst.w	fp, #8
 8002906:	d005      	beq.n	8002914 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002908:	682b      	ldr	r3, [r5, #0]
 800290a:	2208      	movs	r2, #8
 800290c:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800290e:	4628      	mov	r0, r5
 8002910:	f7ff ffb1 	bl	8002876 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8002914:	07b0      	lsls	r0, r6, #30
 8002916:	d506      	bpl.n	8002926 <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8002918:	682b      	ldr	r3, [r5, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	0799      	lsls	r1, r3, #30
 800291e:	d002      	beq.n	8002926 <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002920:	4628      	mov	r0, r5
 8002922:	f7ff f94b 	bl	8001bbc <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8002926:	0672      	lsls	r2, r6, #25
 8002928:	d507      	bpl.n	800293a <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 800292a:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800292e:	bf1f      	itttt	ne
 8002930:	682b      	ldrne	r3, [r5, #0]
 8002932:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002934:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002938:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 800293a:	06b3      	lsls	r3, r6, #26
 800293c:	d508      	bpl.n	8002950 <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 800293e:	f01a 0f08 	tst.w	sl, #8
 8002942:	d005      	beq.n	8002950 <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002944:	682b      	ldr	r3, [r5, #0]
 8002946:	2208      	movs	r2, #8
 8002948:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800294a:	4628      	mov	r0, r5
 800294c:	f7ff ff95 	bl	800287a <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8002950:	06f7      	lsls	r7, r6, #27
 8002952:	d506      	bpl.n	8002962 <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 8002954:	682b      	ldr	r3, [r5, #0]
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	0798      	lsls	r0, r3, #30
 800295a:	d002      	beq.n	8002962 <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800295c:	4628      	mov	r0, r5
 800295e:	f7ff ff8b 	bl	8002878 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 8002962:	03b1      	lsls	r1, r6, #14
 8002964:	d508      	bpl.n	8002978 <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 8002966:	f019 0f10 	tst.w	r9, #16
 800296a:	d005      	beq.n	8002978 <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800296c:	682b      	ldr	r3, [r5, #0]
 800296e:	2210      	movs	r2, #16
 8002970:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8002972:	4628      	mov	r0, r5
 8002974:	f7ff ff82 	bl	800287c <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 8002978:	03f2      	lsls	r2, r6, #15
 800297a:	d508      	bpl.n	800298e <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 800297c:	f019 0f08 	tst.w	r9, #8
 8002980:	d005      	beq.n	800298e <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002982:	682b      	ldr	r3, [r5, #0]
 8002984:	2208      	movs	r2, #8
 8002986:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002988:	4628      	mov	r0, r5
 800298a:	f7ff ff78 	bl	800287e <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != RESET)
 800298e:	0433      	lsls	r3, r6, #16
 8002990:	d52a      	bpl.n	80029e8 <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8002992:	f019 0f04 	tst.w	r9, #4
 8002996:	682a      	ldr	r2, [r5, #0]
 8002998:	d024      	beq.n	80029e4 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800299a:	05f7      	lsls	r7, r6, #23
 800299c:	d504      	bpl.n	80029a8 <HAL_CAN_IRQHandler+0x126>
 800299e:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80029a2:	bf18      	it	ne
 80029a4:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 80029a8:	05b0      	lsls	r0, r6, #22
 80029aa:	d504      	bpl.n	80029b6 <HAL_CAN_IRQHandler+0x134>
 80029ac:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80029b0:	bf18      	it	ne
 80029b2:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 80029b6:	0571      	lsls	r1, r6, #21
 80029b8:	d504      	bpl.n	80029c4 <HAL_CAN_IRQHandler+0x142>
 80029ba:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 80029be:	bf18      	it	ne
 80029c0:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 80029c4:	0533      	lsls	r3, r6, #20
 80029c6:	d50d      	bpl.n	80029e4 <HAL_CAN_IRQHandler+0x162>
 80029c8:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 80029cc:	d00a      	beq.n	80029e4 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 80029ce:	2b30      	cmp	r3, #48	; 0x30
 80029d0:	d04c      	beq.n	8002a6c <HAL_CAN_IRQHandler+0x1ea>
 80029d2:	d83c      	bhi.n	8002a4e <HAL_CAN_IRQHandler+0x1cc>
 80029d4:	2b10      	cmp	r3, #16
 80029d6:	d043      	beq.n	8002a60 <HAL_CAN_IRQHandler+0x1de>
 80029d8:	2b20      	cmp	r3, #32
 80029da:	d044      	beq.n	8002a66 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80029dc:	6993      	ldr	r3, [r2, #24]
 80029de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e2:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80029e4:	2304      	movs	r3, #4
 80029e6:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80029e8:	b12c      	cbz	r4, 80029f6 <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 80029ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80029ec:	431c      	orrs	r4, r3
 80029ee:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80029f0:	4628      	mov	r0, r5
 80029f2:	f7ff ff45 	bl	8002880 <HAL_CAN_ErrorCallback>
 80029f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 80029fa:	077a      	lsls	r2, r7, #29
 80029fc:	d405      	bmi.n	8002a0a <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 80029fe:	f017 0408 	ands.w	r4, r7, #8
 8002a02:	d105      	bne.n	8002a10 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002a04:	f7ff ff34 	bl	8002870 <HAL_CAN_TxMailbox0AbortCallback>
 8002a08:	e757      	b.n	80028ba <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002a0a:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8002a0e:	e754      	b.n	80028ba <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002a10:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8002a14:	e751      	b.n	80028ba <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8002a16:	0579      	lsls	r1, r7, #21
 8002a18:	d502      	bpl.n	8002a20 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002a1a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8002a1e:	e758      	b.n	80028d2 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8002a20:	053a      	lsls	r2, r7, #20
 8002a22:	d502      	bpl.n	8002a2a <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a24:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002a28:	e753      	b.n	80028d2 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a2a:	4628      	mov	r0, r5
 8002a2c:	f7ff ff21 	bl	8002872 <HAL_CAN_TxMailbox1AbortCallback>
 8002a30:	e74f      	b.n	80028d2 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 8002a32:	0379      	lsls	r1, r7, #13
 8002a34:	d502      	bpl.n	8002a3c <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002a36:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002a3a:	e756      	b.n	80028ea <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8002a3c:	033a      	lsls	r2, r7, #12
 8002a3e:	d502      	bpl.n	8002a46 <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002a40:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8002a44:	e751      	b.n	80028ea <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002a46:	4628      	mov	r0, r5
 8002a48:	f7ff ff14 	bl	8002874 <HAL_CAN_TxMailbox2AbortCallback>
 8002a4c:	e74d      	b.n	80028ea <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8002a4e:	2b50      	cmp	r3, #80	; 0x50
 8002a50:	d00f      	beq.n	8002a72 <HAL_CAN_IRQHandler+0x1f0>
 8002a52:	2b60      	cmp	r3, #96	; 0x60
 8002a54:	d010      	beq.n	8002a78 <HAL_CAN_IRQHandler+0x1f6>
 8002a56:	2b40      	cmp	r3, #64	; 0x40
 8002a58:	d1c0      	bne.n	80029dc <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002a5a:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8002a5e:	e7bd      	b.n	80029dc <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002a60:	f044 0408 	orr.w	r4, r4, #8
            break;
 8002a64:	e7ba      	b.n	80029dc <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002a66:	f044 0410 	orr.w	r4, r4, #16
            break;
 8002a6a:	e7b7      	b.n	80029dc <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002a6c:	f044 0420 	orr.w	r4, r4, #32
            break;
 8002a70:	e7b4      	b.n	80029dc <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002a72:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8002a76:	e7b1      	b.n	80029dc <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002a78:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8002a7c:	e7ae      	b.n	80029dc <HAL_CAN_IRQHandler+0x15a>
	...

08002a80 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a80:	4a07      	ldr	r2, [pc, #28]	; (8002aa0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002a82:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a88:	041b      	lsls	r3, r3, #16
 8002a8a:	0c1b      	lsrs	r3, r3, #16
 8002a8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002a90:	0200      	lsls	r0, r0, #8
 8002a92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a96:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8002a9a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002a9c:	60d3      	str	r3, [r2, #12]
 8002a9e:	4770      	bx	lr
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aa4:	4b17      	ldr	r3, [pc, #92]	; (8002b04 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aa6:	b530      	push	{r4, r5, lr}
 8002aa8:	68dc      	ldr	r4, [r3, #12]
 8002aaa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aae:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ab2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	bf28      	it	cs
 8002ab8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aba:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002abc:	f04f 0501 	mov.w	r5, #1
 8002ac0:	fa05 f303 	lsl.w	r3, r5, r3
 8002ac4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ac8:	bf8c      	ite	hi
 8002aca:	3c03      	subhi	r4, #3
 8002acc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ace:	4019      	ands	r1, r3
 8002ad0:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ad2:	fa05 f404 	lsl.w	r4, r5, r4
 8002ad6:	3c01      	subs	r4, #1
 8002ad8:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8002ada:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002adc:	ea42 0201 	orr.w	r2, r2, r1
 8002ae0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae4:	bfaf      	iteee	ge
 8002ae6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aea:	f000 000f 	andlt.w	r0, r0, #15
 8002aee:	4b06      	ldrlt	r3, [pc, #24]	; (8002b08 <HAL_NVIC_SetPriority+0x64>)
 8002af0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af2:	bfa5      	ittet	ge
 8002af4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8002af8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afa:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8002b00:	bd30      	pop	{r4, r5, pc}
 8002b02:	bf00      	nop
 8002b04:	e000ed00 	.word	0xe000ed00
 8002b08:	e000ed14 	.word	0xe000ed14

08002b0c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002b0c:	0942      	lsrs	r2, r0, #5
 8002b0e:	2301      	movs	r3, #1
 8002b10:	f000 001f 	and.w	r0, r0, #31
 8002b14:	fa03 f000 	lsl.w	r0, r3, r0
 8002b18:	4b01      	ldr	r3, [pc, #4]	; (8002b20 <HAL_NVIC_EnableIRQ+0x14>)
 8002b1a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8002b1e:	4770      	bx	lr
 8002b20:	e000e100 	.word	0xe000e100

08002b24 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b24:	3801      	subs	r0, #1
 8002b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002b2a:	d20a      	bcs.n	8002b42 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2e:	4a07      	ldr	r2, [pc, #28]	; (8002b4c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b30:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b32:	21f0      	movs	r1, #240	; 0xf0
 8002b34:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b38:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b3c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002b42:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	e000e010 	.word	0xe000e010
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002b50:	4b04      	ldr	r3, [pc, #16]	; (8002b64 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002b52:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002b54:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002b56:	bf0c      	ite	eq
 8002b58:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002b5c:	f022 0204 	bicne.w	r2, r2, #4
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	4770      	bx	lr
 8002b64:	e000e010 	.word	0xe000e010

08002b68 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b68:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d003      	beq.n	8002b78 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b70:	2380      	movs	r3, #128	; 0x80
 8002b72:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002b74:	2001      	movs	r0, #1
 8002b76:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b78:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b7a:	2305      	movs	r3, #5
 8002b7c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002b80:	6813      	ldr	r3, [r2, #0]
 8002b82:	f023 0301 	bic.w	r3, r3, #1
 8002b86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8002b88:	2000      	movs	r0, #0
}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b90:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b92:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b94:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8002d5c <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b98:	4a6e      	ldr	r2, [pc, #440]	; (8002d54 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b9a:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8002d60 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b9e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba0:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8002ba2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ba6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8002ba8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bac:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8002bb0:	45b6      	cmp	lr, r6
 8002bb2:	f040 80b6 	bne.w	8002d22 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bb6:	684c      	ldr	r4, [r1, #4]
 8002bb8:	f024 0710 	bic.w	r7, r4, #16
 8002bbc:	2f02      	cmp	r7, #2
 8002bbe:	d116      	bne.n	8002bee <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8002bc0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002bc4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bc8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002bcc:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bd0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002bd4:	f04f 0c0f 	mov.w	ip, #15
 8002bd8:	fa0c fc0b 	lsl.w	ip, ip, fp
 8002bdc:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002be0:	690d      	ldr	r5, [r1, #16]
 8002be2:	fa05 f50b 	lsl.w	r5, r5, fp
 8002be6:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8002bea:	f8ca 5020 	str.w	r5, [sl, #32]
 8002bee:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bf2:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8002bf4:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bf8:	fa05 f50a 	lsl.w	r5, r5, sl
 8002bfc:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bfe:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c02:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c06:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c0a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c0c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c10:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8002c12:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c16:	d811      	bhi.n	8002c3c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8002c18:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c1a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c1e:	68cf      	ldr	r7, [r1, #12]
 8002c20:	fa07 fc0a 	lsl.w	ip, r7, sl
 8002c24:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8002c28:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002c2a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c2c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c30:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8002c34:	409f      	lsls	r7, r3
 8002c36:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002c3a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8002c3c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c3e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c40:	688f      	ldr	r7, [r1, #8]
 8002c42:	fa07 f70a 	lsl.w	r7, r7, sl
 8002c46:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8002c48:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c4a:	00e5      	lsls	r5, r4, #3
 8002c4c:	d569      	bpl.n	8002d22 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	f04f 0b00 	mov.w	fp, #0
 8002c52:	f8cd b00c 	str.w	fp, [sp, #12]
 8002c56:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c5a:	4d3f      	ldr	r5, [pc, #252]	; (8002d58 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c5c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8002c60:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8002c64:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8002c68:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8002c6c:	9703      	str	r7, [sp, #12]
 8002c6e:	9f03      	ldr	r7, [sp, #12]
 8002c70:	f023 0703 	bic.w	r7, r3, #3
 8002c74:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002c78:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c7c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002c80:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c84:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002c88:	f04f 0e0f 	mov.w	lr, #15
 8002c8c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c90:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c92:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c96:	d04b      	beq.n	8002d30 <HAL_GPIO_Init+0x1a4>
 8002c98:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c9c:	42a8      	cmp	r0, r5
 8002c9e:	d049      	beq.n	8002d34 <HAL_GPIO_Init+0x1a8>
 8002ca0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ca4:	42a8      	cmp	r0, r5
 8002ca6:	d047      	beq.n	8002d38 <HAL_GPIO_Init+0x1ac>
 8002ca8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cac:	42a8      	cmp	r0, r5
 8002cae:	d045      	beq.n	8002d3c <HAL_GPIO_Init+0x1b0>
 8002cb0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cb4:	42a8      	cmp	r0, r5
 8002cb6:	d043      	beq.n	8002d40 <HAL_GPIO_Init+0x1b4>
 8002cb8:	4548      	cmp	r0, r9
 8002cba:	d043      	beq.n	8002d44 <HAL_GPIO_Init+0x1b8>
 8002cbc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002cc0:	42a8      	cmp	r0, r5
 8002cc2:	d041      	beq.n	8002d48 <HAL_GPIO_Init+0x1bc>
 8002cc4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cc8:	42a8      	cmp	r0, r5
 8002cca:	d03f      	beq.n	8002d4c <HAL_GPIO_Init+0x1c0>
 8002ccc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cd0:	42a8      	cmp	r0, r5
 8002cd2:	d03d      	beq.n	8002d50 <HAL_GPIO_Init+0x1c4>
 8002cd4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cd8:	42a8      	cmp	r0, r5
 8002cda:	bf14      	ite	ne
 8002cdc:	250a      	movne	r5, #10
 8002cde:	2509      	moveq	r5, #9
 8002ce0:	fa05 f50c 	lsl.w	r5, r5, ip
 8002ce4:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ce8:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8002cea:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002cec:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cee:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8002cf2:	bf0c      	ite	eq
 8002cf4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002cf6:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8002cf8:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8002cfa:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cfc:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002d00:	bf0c      	ite	eq
 8002d02:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002d04:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8002d06:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d08:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d0a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8002d0e:	bf0c      	ite	eq
 8002d10:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002d12:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8002d14:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8002d16:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d18:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002d1a:	bf54      	ite	pl
 8002d1c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002d1e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002d20:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d22:	3301      	adds	r3, #1
 8002d24:	2b10      	cmp	r3, #16
 8002d26:	f47f af3c 	bne.w	8002ba2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8002d2a:	b005      	add	sp, #20
 8002d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d30:	465d      	mov	r5, fp
 8002d32:	e7d5      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d34:	2501      	movs	r5, #1
 8002d36:	e7d3      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d38:	2502      	movs	r5, #2
 8002d3a:	e7d1      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d3c:	2503      	movs	r5, #3
 8002d3e:	e7cf      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d40:	2504      	movs	r5, #4
 8002d42:	e7cd      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d44:	2505      	movs	r5, #5
 8002d46:	e7cb      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d48:	2506      	movs	r5, #6
 8002d4a:	e7c9      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d4c:	2507      	movs	r5, #7
 8002d4e:	e7c7      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d50:	2508      	movs	r5, #8
 8002d52:	e7c5      	b.n	8002ce0 <HAL_GPIO_Init+0x154>
 8002d54:	40013c00 	.word	0x40013c00
 8002d58:	40020000 	.word	0x40020000
 8002d5c:	40023800 	.word	0x40023800
 8002d60:	40021400 	.word	0x40021400

08002d64 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d64:	b10a      	cbz	r2, 8002d6a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d66:	6181      	str	r1, [r0, #24]
 8002d68:	4770      	bx	lr
 8002d6a:	0409      	lsls	r1, r1, #16
 8002d6c:	e7fb      	b.n	8002d66 <HAL_GPIO_WritePin+0x2>
	...

08002d70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d70:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d72:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8002d74:	6959      	ldr	r1, [r3, #20]
 8002d76:	4201      	tst	r1, r0
 8002d78:	d002      	beq.n	8002d80 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d7a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d7c:	f7fe ff9d 	bl	8001cba <HAL_GPIO_EXTI_Callback>
 8002d80:	bd08      	pop	{r3, pc}
 8002d82:	bf00      	nop
 8002d84:	40013c00 	.word	0x40013c00

08002d88 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d88:	6802      	ldr	r2, [r0, #0]
 8002d8a:	6953      	ldr	r3, [r2, #20]
 8002d8c:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8002d90:	d00d      	beq.n	8002dae <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d92:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002d96:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002d98:	2304      	movs	r3, #4
 8002d9a:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8002d9c:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8002da6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8002daa:	2001      	movs	r0, #1
 8002dac:	4770      	bx	lr
  }
  return HAL_OK;
 8002dae:	4618      	mov	r0, r3
}
 8002db0:	4770      	bx	lr

08002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002db2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002db6:	4604      	mov	r4, r0
 8002db8:	4617      	mov	r7, r2
 8002dba:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dbc:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8002dc0:	b28e      	uxth	r6, r1
 8002dc2:	6825      	ldr	r5, [r4, #0]
 8002dc4:	f1b8 0f01 	cmp.w	r8, #1
 8002dc8:	bf0c      	ite	eq
 8002dca:	696b      	ldreq	r3, [r5, #20]
 8002dcc:	69ab      	ldrne	r3, [r5, #24]
 8002dce:	ea36 0303 	bics.w	r3, r6, r3
 8002dd2:	bf14      	ite	ne
 8002dd4:	2001      	movne	r0, #1
 8002dd6:	2000      	moveq	r0, #0
 8002dd8:	b908      	cbnz	r0, 8002dde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8002dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dde:	696b      	ldr	r3, [r5, #20]
 8002de0:	055a      	lsls	r2, r3, #21
 8002de2:	d512      	bpl.n	8002e0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002de4:	682b      	ldr	r3, [r5, #0]
 8002de6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dea:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dec:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002df0:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002df2:	2304      	movs	r3, #4
 8002df4:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002df6:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8002dfc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8002e00:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8002e04:	2001      	movs	r0, #1
 8002e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002e0a:	1c7b      	adds	r3, r7, #1
 8002e0c:	d0d9      	beq.n	8002dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002e0e:	b94f      	cbnz	r7, 8002e24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e10:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8002e12:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e14:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8002e16:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8002e1a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8002e1e:	2003      	movs	r0, #3
 8002e20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002e24:	f7ff faf6 	bl	8002414 <HAL_GetTick>
 8002e28:	eba0 0009 	sub.w	r0, r0, r9
 8002e2c:	4287      	cmp	r7, r0
 8002e2e:	d2c8      	bcs.n	8002dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8002e30:	e7ee      	b.n	8002e10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08002e32 <I2C_WaitOnFlagUntilTimeout>:
{
 8002e32:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e36:	9e08      	ldr	r6, [sp, #32]
 8002e38:	4604      	mov	r4, r0
 8002e3a:	4690      	mov	r8, r2
 8002e3c:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002e3e:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8002e42:	b28d      	uxth	r5, r1
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	f1b9 0f01 	cmp.w	r9, #1
 8002e4a:	bf0c      	ite	eq
 8002e4c:	695b      	ldreq	r3, [r3, #20]
 8002e4e:	699b      	ldrne	r3, [r3, #24]
 8002e50:	ea35 0303 	bics.w	r3, r5, r3
 8002e54:	bf0c      	ite	eq
 8002e56:	2301      	moveq	r3, #1
 8002e58:	2300      	movne	r3, #0
 8002e5a:	4543      	cmp	r3, r8
 8002e5c:	d002      	beq.n	8002e64 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8002e5e:	2000      	movs	r0, #0
}
 8002e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002e64:	1c7b      	adds	r3, r7, #1
 8002e66:	d0ed      	beq.n	8002e44 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002e68:	b95f      	cbnz	r7, 8002e82 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e6a:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8002e6c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e6e:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8002e70:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8002e74:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8002e78:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e7a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002e82:	f7ff fac7 	bl	8002414 <HAL_GetTick>
 8002e86:	1b80      	subs	r0, r0, r6
 8002e88:	4287      	cmp	r7, r0
 8002e8a:	d2db      	bcs.n	8002e44 <I2C_WaitOnFlagUntilTimeout+0x12>
 8002e8c:	e7ed      	b.n	8002e6a <I2C_WaitOnFlagUntilTimeout+0x38>

08002e8e <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8002e8e:	b570      	push	{r4, r5, r6, lr}
 8002e90:	4604      	mov	r4, r0
 8002e92:	460d      	mov	r5, r1
 8002e94:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	061b      	lsls	r3, r3, #24
 8002e9c:	d501      	bpl.n	8002ea2 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ea2:	4620      	mov	r0, r4
 8002ea4:	f7ff ff70 	bl	8002d88 <I2C_IsAcknowledgeFailed>
 8002ea8:	b9a8      	cbnz	r0, 8002ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8002eaa:	1c6a      	adds	r2, r5, #1
 8002eac:	d0f3      	beq.n	8002e96 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002eae:	b965      	cbnz	r5, 8002eca <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002eb2:	f043 0320 	orr.w	r3, r3, #32
 8002eb6:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8002eb8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8002ebe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8002ec2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8002ec6:	2003      	movs	r0, #3
 8002ec8:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002eca:	f7ff faa3 	bl	8002414 <HAL_GetTick>
 8002ece:	1b80      	subs	r0, r0, r6
 8002ed0:	4285      	cmp	r5, r0
 8002ed2:	d2e0      	bcs.n	8002e96 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8002ed4:	e7ec      	b.n	8002eb0 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8002ed6:	2001      	movs	r0, #1
}
 8002ed8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002edc <I2C_RequestMemoryRead>:
{
 8002edc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002ee0:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002ee2:	6803      	ldr	r3, [r0, #0]
{
 8002ee4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002ee6:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002eee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ef6:	601a      	str	r2, [r3, #0]
{
 8002ef8:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002efa:	9500      	str	r5, [sp, #0]
 8002efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002efe:	2200      	movs	r2, #0
 8002f00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8002f04:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f06:	f7ff ff94 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8002f0a:	b980      	cbnz	r0, 8002f2e <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f0c:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f0e:	492f      	ldr	r1, [pc, #188]	; (8002fcc <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f10:	b2ff      	uxtb	r7, r7
 8002f12:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8002f16:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f18:	4620      	mov	r0, r4
 8002f1a:	462b      	mov	r3, r5
 8002f1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f1e:	f7ff ff48 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f22:	b140      	cbz	r0, 8002f36 <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d101      	bne.n	8002f2e <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8002f2a:	2001      	movs	r0, #1
 8002f2c:	e000      	b.n	8002f30 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8002f2e:	2003      	movs	r0, #3
}
 8002f30:	b004      	add	sp, #16
 8002f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f36:	6823      	ldr	r3, [r4, #0]
 8002f38:	9003      	str	r0, [sp, #12]
 8002f3a:	695a      	ldr	r2, [r3, #20]
 8002f3c:	9203      	str	r2, [sp, #12]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f42:	462a      	mov	r2, r5
 8002f44:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f46:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f48:	4620      	mov	r0, r4
 8002f4a:	f7ff ffa0 	bl	8002e8e <I2C_WaitOnTXEFlagUntilTimeout>
 8002f4e:	b140      	cbz	r0, 8002f62 <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d1eb      	bne.n	8002f2e <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002f56:	6822      	ldr	r2, [r4, #0]
 8002f58:	6813      	ldr	r3, [r2, #0]
 8002f5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	e7e3      	b.n	8002f2a <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f62:	f1b8 0f01 	cmp.w	r8, #1
 8002f66:	6823      	ldr	r3, [r4, #0]
 8002f68:	d124      	bne.n	8002fb4 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f6a:	b2f6      	uxtb	r6, r6
 8002f6c:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f6e:	462a      	mov	r2, r5
 8002f70:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002f72:	4620      	mov	r0, r4
 8002f74:	f7ff ff8b 	bl	8002e8e <I2C_WaitOnTXEFlagUntilTimeout>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	2800      	cmp	r0, #0
 8002f7c:	d1e8      	bne.n	8002f50 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002f7e:	6821      	ldr	r1, [r4, #0]
 8002f80:	680b      	ldr	r3, [r1, #0]
 8002f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f86:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f88:	4620      	mov	r0, r4
 8002f8a:	9500      	str	r5, [sp, #0]
 8002f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f8e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f92:	f7ff ff4e 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8002f96:	2800      	cmp	r0, #0
 8002f98:	d1c9      	bne.n	8002f2e <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f9a:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f9e:	490b      	ldr	r1, [pc, #44]	; (8002fcc <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002fa0:	f047 0701 	orr.w	r7, r7, #1
 8002fa4:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	462b      	mov	r3, r5
 8002faa:	f7ff ff02 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fae:	2800      	cmp	r0, #0
 8002fb0:	d1b8      	bne.n	8002f24 <I2C_RequestMemoryRead+0x48>
 8002fb2:	e7bd      	b.n	8002f30 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002fb4:	0a32      	lsrs	r2, r6, #8
 8002fb6:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fb8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002fba:	462a      	mov	r2, r5
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	f7ff ff66 	bl	8002e8e <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d1c4      	bne.n	8002f50 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fc6:	6823      	ldr	r3, [r4, #0]
 8002fc8:	e7cf      	b.n	8002f6a <I2C_RequestMemoryRead+0x8e>
 8002fca:	bf00      	nop
 8002fcc:	00010002 	.word	0x00010002

08002fd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	4604      	mov	r4, r0
 8002fd4:	460d      	mov	r5, r1
 8002fd6:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002fd8:	6820      	ldr	r0, [r4, #0]
 8002fda:	6943      	ldr	r3, [r0, #20]
 8002fdc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8002fe0:	d001      	beq.n	8002fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8002fe2:	2000      	movs	r0, #0
}
 8002fe4:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002fe6:	6942      	ldr	r2, [r0, #20]
 8002fe8:	06d2      	lsls	r2, r2, #27
 8002fea:	d50b      	bpl.n	8003004 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fec:	f06f 0210 	mvn.w	r2, #16
 8002ff0:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8002ff2:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ff4:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002ff6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002ffa:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002ffc:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8002ffe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8003002:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003004:	b95d      	cbnz	r5, 800301e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003006:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003008:	f043 0320 	orr.w	r3, r3, #32
 800300c:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 800300e:	2320      	movs	r3, #32
 8003010:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8003014:	2300      	movs	r3, #0
 8003016:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800301a:	2003      	movs	r0, #3
 800301c:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800301e:	f7ff f9f9 	bl	8002414 <HAL_GetTick>
 8003022:	1b80      	subs	r0, r0, r6
 8003024:	4285      	cmp	r5, r0
 8003026:	d2d7      	bcs.n	8002fd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8003028:	e7ed      	b.n	8003006 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

0800302a <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 800302a:	b570      	push	{r4, r5, r6, lr}
 800302c:	4604      	mov	r4, r0
 800302e:	460d      	mov	r5, r1
 8003030:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003032:	6823      	ldr	r3, [r4, #0]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	075b      	lsls	r3, r3, #29
 8003038:	d501      	bpl.n	800303e <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 800303a:	2000      	movs	r0, #0
 800303c:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800303e:	4620      	mov	r0, r4
 8003040:	f7ff fea2 	bl	8002d88 <I2C_IsAcknowledgeFailed>
 8003044:	b9a8      	cbnz	r0, 8003072 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8003046:	1c6a      	adds	r2, r5, #1
 8003048:	d0f3      	beq.n	8003032 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800304a:	b965      	cbnz	r5, 8003066 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800304c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800304e:	f043 0320 	orr.w	r3, r3, #32
 8003052:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8003054:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003056:	2300      	movs	r3, #0
 8003058:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 800305a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 800305e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8003062:	2003      	movs	r0, #3
 8003064:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003066:	f7ff f9d5 	bl	8002414 <HAL_GetTick>
 800306a:	1b80      	subs	r0, r0, r6
 800306c:	4285      	cmp	r5, r0
 800306e:	d2e0      	bcs.n	8003032 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8003070:	e7ec      	b.n	800304c <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8003072:	2001      	movs	r0, #1
}
 8003074:	bd70      	pop	{r4, r5, r6, pc}
	...

08003078 <HAL_I2C_Init>:
{
 8003078:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 800307a:	4604      	mov	r4, r0
 800307c:	2800      	cmp	r0, #0
 800307e:	d062      	beq.n	8003146 <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003080:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003084:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003088:	b91b      	cbnz	r3, 8003092 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800308a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800308e:	f7fe fba7 	bl	80017e0 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8003092:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003094:	4e2d      	ldr	r6, [pc, #180]	; (800314c <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8003096:	4d2e      	ldr	r5, [pc, #184]	; (8003150 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003098:	2324      	movs	r3, #36	; 0x24
 800309a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800309e:	6813      	ldr	r3, [r2, #0]
 80030a0:	f023 0301 	bic.w	r3, r3, #1
 80030a4:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030a6:	f001 ff1f 	bl	8004ee8 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80030aa:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 80030ac:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80030ae:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80030b2:	42b3      	cmp	r3, r6
 80030b4:	bf84      	itt	hi
 80030b6:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 80030ba:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 80030bc:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80030be:	bf91      	iteee	ls
 80030c0:	1c69      	addls	r1, r5, #1
 80030c2:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80030c6:	fbb1 f1f5 	udivhi	r1, r1, r5
 80030ca:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80030cc:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80030ce:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80030d0:	d821      	bhi.n	8003116 <HAL_I2C_Init+0x9e>
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80030d8:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80030dc:	2b03      	cmp	r3, #3
 80030de:	bf98      	it	ls
 80030e0:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030e2:	6a21      	ldr	r1, [r4, #32]
 80030e4:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80030e6:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030e8:	430b      	orrs	r3, r1
 80030ea:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80030ec:	68e1      	ldr	r1, [r4, #12]
 80030ee:	6923      	ldr	r3, [r4, #16]
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80030f4:	69a1      	ldr	r1, [r4, #24]
 80030f6:	6963      	ldr	r3, [r4, #20]
 80030f8:	430b      	orrs	r3, r1
 80030fa:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80030fc:	6813      	ldr	r3, [r2, #0]
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003104:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8003106:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003108:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800310a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800310e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003110:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8003114:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003116:	68a1      	ldr	r1, [r4, #8]
 8003118:	b949      	cbnz	r1, 800312e <HAL_I2C_Init+0xb6>
 800311a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800311e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003122:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003126:	b163      	cbz	r3, 8003142 <HAL_I2C_Init+0xca>
 8003128:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 800312c:	e7d9      	b.n	80030e2 <HAL_I2C_Init+0x6a>
 800312e:	2119      	movs	r1, #25
 8003130:	434b      	muls	r3, r1
 8003132:	fbb0 f0f3 	udiv	r0, r0, r3
 8003136:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800313a:	b113      	cbz	r3, 8003142 <HAL_I2C_Init+0xca>
 800313c:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8003140:	e7cf      	b.n	80030e2 <HAL_I2C_Init+0x6a>
 8003142:	2001      	movs	r0, #1
 8003144:	e7cd      	b.n	80030e2 <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8003146:	2001      	movs	r0, #1
}
 8003148:	bd70      	pop	{r4, r5, r6, pc}
 800314a:	bf00      	nop
 800314c:	000186a0 	.word	0x000186a0
 8003150:	000f4240 	.word	0x000f4240

08003154 <HAL_I2C_Master_Transmit>:
{
 8003154:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003158:	4604      	mov	r4, r0
 800315a:	461f      	mov	r7, r3
 800315c:	460d      	mov	r5, r1
 800315e:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8003160:	f7ff f958 	bl	8002414 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003164:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003168:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 800316a:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 800316c:	d004      	beq.n	8003178 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 800316e:	2502      	movs	r5, #2
}
 8003170:	4628      	mov	r0, r5
 8003172:	b004      	add	sp, #16
 8003174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003178:	9000      	str	r0, [sp, #0]
 800317a:	2319      	movs	r3, #25
 800317c:	2201      	movs	r2, #1
 800317e:	495d      	ldr	r1, [pc, #372]	; (80032f4 <HAL_I2C_Master_Transmit+0x1a0>)
 8003180:	4620      	mov	r0, r4
 8003182:	f7ff fe56 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003186:	2800      	cmp	r0, #0
 8003188:	d1f1      	bne.n	800316e <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 800318a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800318e:	2b01      	cmp	r3, #1
 8003190:	d0ed      	beq.n	800316e <HAL_I2C_Master_Transmit+0x1a>
 8003192:	2301      	movs	r3, #1
 8003194:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003198:	6823      	ldr	r3, [r4, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800319e:	bf5e      	ittt	pl
 80031a0:	681a      	ldrpl	r2, [r3, #0]
 80031a2:	f042 0201 	orrpl.w	r2, r2, #1
 80031a6:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031ae:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031b0:	2221      	movs	r2, #33	; 0x21
 80031b2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80031b6:	2210      	movs	r2, #16
 80031b8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031bc:	2200      	movs	r2, #0
 80031be:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c0:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 80031c4:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c6:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80031c8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80031ca:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 80031ce:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031d2:	2a04      	cmp	r2, #4
 80031d4:	d004      	beq.n	80031e0 <HAL_I2C_Master_Transmit+0x8c>
 80031d6:	2a01      	cmp	r2, #1
 80031d8:	d002      	beq.n	80031e0 <HAL_I2C_Master_Transmit+0x8c>
 80031da:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80031de:	d104      	bne.n	80031ea <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	e002      	b.n	80031f0 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031ea:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80031ec:	2a12      	cmp	r2, #18
 80031ee:	d0f7      	beq.n	80031e0 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031f0:	9600      	str	r6, [sp, #0]
 80031f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031f4:	2200      	movs	r2, #0
 80031f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80031fa:	4620      	mov	r0, r4
 80031fc:	f7ff fe19 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003200:	bb28      	cbnz	r0, 800324e <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003202:	6923      	ldr	r3, [r4, #16]
 8003204:	6822      	ldr	r2, [r4, #0]
 8003206:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800320a:	d112      	bne.n	8003232 <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800320c:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8003210:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003212:	4633      	mov	r3, r6
 8003214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003216:	4938      	ldr	r1, [pc, #224]	; (80032f8 <HAL_I2C_Master_Transmit+0x1a4>)
 8003218:	4620      	mov	r0, r4
 800321a:	f7ff fdca 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800321e:	4605      	mov	r5, r0
 8003220:	b9a0      	cbnz	r0, 800324c <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003222:	6823      	ldr	r3, [r4, #0]
 8003224:	9003      	str	r0, [sp, #12]
 8003226:	695a      	ldr	r2, [r3, #20]
 8003228:	9203      	str	r2, [sp, #12]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	9303      	str	r3, [sp, #12]
 800322e:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8003230:	e050      	b.n	80032d4 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003232:	11eb      	asrs	r3, r5, #7
 8003234:	f003 0306 	and.w	r3, r3, #6
 8003238:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800323c:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800323e:	492f      	ldr	r1, [pc, #188]	; (80032fc <HAL_I2C_Master_Transmit+0x1a8>)
 8003240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003242:	4633      	mov	r3, r6
 8003244:	4620      	mov	r0, r4
 8003246:	f7ff fdb4 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800324a:	b148      	cbz	r0, 8003260 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324c:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003250:	2b04      	cmp	r3, #4
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	d107      	bne.n	8003268 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8003258:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 800325c:	2501      	movs	r5, #1
 800325e:	e787      	b.n	8003170 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	b2ed      	uxtb	r5, r5
 8003264:	611d      	str	r5, [r3, #16]
 8003266:	e7d4      	b.n	8003212 <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8003268:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 800326c:	2503      	movs	r5, #3
 800326e:	e77f      	b.n	8003170 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003270:	4632      	mov	r2, r6
 8003272:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003274:	4620      	mov	r0, r4
 8003276:	f7ff fe0a 	bl	8002e8e <I2C_WaitOnTXEFlagUntilTimeout>
 800327a:	b140      	cbz	r0, 800328e <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800327c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800327e:	2b04      	cmp	r3, #4
 8003280:	d1f4      	bne.n	800326c <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003282:	6822      	ldr	r2, [r4, #0]
 8003284:	6813      	ldr	r3, [r2, #0]
 8003286:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	e7e6      	b.n	800325c <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800328e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003290:	6820      	ldr	r0, [r4, #0]
      hi2c->XferSize--;
 8003292:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003294:	1c4b      	adds	r3, r1, #1
 8003296:	6263      	str	r3, [r4, #36]	; 0x24
 8003298:	780b      	ldrb	r3, [r1, #0]
 800329a:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 800329c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800329e:	3b01      	subs	r3, #1
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032a4:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 80032a6:	1e53      	subs	r3, r2, #1
 80032a8:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032aa:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 80032ac:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032ae:	d50a      	bpl.n	80032c6 <HAL_I2C_Master_Transmit+0x172>
 80032b0:	b14b      	cbz	r3, 80032c6 <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80032b2:	1c8b      	adds	r3, r1, #2
 80032b4:	6263      	str	r3, [r4, #36]	; 0x24
 80032b6:	784b      	ldrb	r3, [r1, #1]
 80032b8:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 80032ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80032c0:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 80032c2:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80032c4:	8522      	strh	r2, [r4, #40]	; 0x28
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032c6:	4632      	mov	r2, r6
 80032c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80032ca:	4620      	mov	r0, r4
 80032cc:	f7ff fead 	bl	800302a <I2C_WaitOnBTFFlagUntilTimeout>
 80032d0:	2800      	cmp	r0, #0
 80032d2:	d1d3      	bne.n	800327c <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 80032d4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1ca      	bne.n	8003270 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80032da:	6821      	ldr	r1, [r4, #0]
 80032dc:	680a      	ldr	r2, [r1, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e2:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80032e4:	2220      	movs	r2, #32
 80032e6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80032ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 80032f2:	e73d      	b.n	8003170 <HAL_I2C_Master_Transmit+0x1c>
 80032f4:	00100002 	.word	0x00100002
 80032f8:	00010002 	.word	0x00010002
 80032fc:	00010008 	.word	0x00010008

08003300 <HAL_I2C_Master_Receive>:
{
 8003300:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003304:	4604      	mov	r4, r0
 8003306:	b089      	sub	sp, #36	; 0x24
 8003308:	4698      	mov	r8, r3
 800330a:	460d      	mov	r5, r1
 800330c:	4691      	mov	r9, r2
 800330e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8003310:	f7ff f880 	bl	8002414 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003314:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003318:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 800331a:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 800331c:	d004      	beq.n	8003328 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 800331e:	2502      	movs	r5, #2
}
 8003320:	4628      	mov	r0, r5
 8003322:	b009      	add	sp, #36	; 0x24
 8003324:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003328:	9000      	str	r0, [sp, #0]
 800332a:	2319      	movs	r3, #25
 800332c:	2201      	movs	r2, #1
 800332e:	499c      	ldr	r1, [pc, #624]	; (80035a0 <HAL_I2C_Master_Receive+0x2a0>)
 8003330:	4620      	mov	r0, r4
 8003332:	f7ff fd7e 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003336:	2800      	cmp	r0, #0
 8003338:	d1f1      	bne.n	800331e <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 800333a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800333e:	2b01      	cmp	r3, #1
 8003340:	d0ed      	beq.n	800331e <HAL_I2C_Master_Receive+0x1e>
 8003342:	2301      	movs	r3, #1
 8003344:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003348:	6823      	ldr	r3, [r4, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800334e:	bf5e      	ittt	pl
 8003350:	681a      	ldrpl	r2, [r3, #0]
 8003352:	f042 0201 	orrpl.w	r2, r2, #1
 8003356:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800335e:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003360:	2222      	movs	r2, #34	; 0x22
 8003362:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003366:	2210      	movs	r2, #16
 8003368:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800336c:	2200      	movs	r2, #0
 800336e:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003370:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8003374:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003378:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800337a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800337c:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800337e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003380:	6819      	ldr	r1, [r3, #0]
    hi2c->pBuffPtr    = pData;
 8003382:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003386:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800338a:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800338c:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800338e:	d004      	beq.n	800339a <HAL_I2C_Master_Receive+0x9a>
 8003390:	2a01      	cmp	r2, #1
 8003392:	d002      	beq.n	800339a <HAL_I2C_Master_Receive+0x9a>
 8003394:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8003398:	d104      	bne.n	80033a4 <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	e002      	b.n	80033aa <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80033a4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80033a6:	2a11      	cmp	r2, #17
 80033a8:	d0f7      	beq.n	800339a <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033aa:	9600      	str	r6, [sp, #0]
 80033ac:	463b      	mov	r3, r7
 80033ae:	2200      	movs	r2, #0
 80033b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033b4:	4620      	mov	r0, r4
 80033b6:	f7ff fd3c 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 80033ba:	2800      	cmp	r0, #0
 80033bc:	d14a      	bne.n	8003454 <HAL_I2C_Master_Receive+0x154>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033be:	6923      	ldr	r3, [r4, #16]
 80033c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	d136      	bne.n	8003436 <HAL_I2C_Master_Receive+0x136>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033c8:	f045 0501 	orr.w	r5, r5, #1
 80033cc:	b2ed      	uxtb	r5, r5
 80033ce:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033d0:	4633      	mov	r3, r6
 80033d2:	463a      	mov	r2, r7
 80033d4:	4973      	ldr	r1, [pc, #460]	; (80035a4 <HAL_I2C_Master_Receive+0x2a4>)
 80033d6:	4620      	mov	r0, r4
 80033d8:	f7ff fceb 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033dc:	4605      	mov	r5, r0
 80033de:	2800      	cmp	r0, #0
 80033e0:	d137      	bne.n	8003452 <HAL_I2C_Master_Receive+0x152>
    if(hi2c->XferSize == 0U)
 80033e2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80033e4:	6823      	ldr	r3, [r4, #0]
 80033e6:	2a00      	cmp	r2, #0
 80033e8:	d066      	beq.n	80034b8 <HAL_I2C_Master_Receive+0x1b8>
    else if(hi2c->XferSize == 1U)
 80033ea:	2a01      	cmp	r2, #1
 80033ec:	d177      	bne.n	80034de <HAL_I2C_Master_Receive+0x1de>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033f4:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	9504      	str	r5, [sp, #16]
 80033f8:	695a      	ldr	r2, [r3, #20]
 80033fa:	9204      	str	r2, [sp, #16]
 80033fc:	699a      	ldr	r2, [r3, #24]
 80033fe:	9204      	str	r2, [sp, #16]
 8003400:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003408:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800340a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80035ac <HAL_I2C_Master_Receive+0x2ac>
    while(hi2c->XferSize > 0U)
 800340e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003410:	2b00      	cmp	r3, #0
 8003412:	d05b      	beq.n	80034cc <HAL_I2C_Master_Receive+0x1cc>
      if(hi2c->XferSize <= 3U)
 8003414:	2b03      	cmp	r3, #3
 8003416:	f200 80cb 	bhi.w	80035b0 <HAL_I2C_Master_Receive+0x2b0>
        if(hi2c->XferSize == 1U)
 800341a:	2b01      	cmp	r3, #1
 800341c:	d17a      	bne.n	8003514 <HAL_I2C_Master_Receive+0x214>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800341e:	4632      	mov	r2, r6
 8003420:	4639      	mov	r1, r7
 8003422:	4620      	mov	r0, r4
 8003424:	f7ff fdd4 	bl	8002fd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003428:	2800      	cmp	r0, #0
 800342a:	f000 8090 	beq.w	800354e <HAL_I2C_Master_Receive+0x24e>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800342e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003430:	2b20      	cmp	r3, #32
 8003432:	d116      	bne.n	8003462 <HAL_I2C_Master_Receive+0x162>
 8003434:	e03e      	b.n	80034b4 <HAL_I2C_Master_Receive+0x1b4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003436:	ea4f 18e5 	mov.w	r8, r5, asr #7
 800343a:	f008 0806 	and.w	r8, r8, #6
 800343e:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8003442:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003444:	4958      	ldr	r1, [pc, #352]	; (80035a8 <HAL_I2C_Master_Receive+0x2a8>)
 8003446:	4633      	mov	r3, r6
 8003448:	463a      	mov	r2, r7
 800344a:	4620      	mov	r0, r4
 800344c:	f7ff fcb1 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003450:	b148      	cbz	r0, 8003466 <HAL_I2C_Master_Receive+0x166>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003452:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003454:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003456:	2b04      	cmp	r3, #4
 8003458:	f04f 0300 	mov.w	r3, #0
 800345c:	d128      	bne.n	80034b0 <HAL_I2C_Master_Receive+0x1b0>
        __HAL_UNLOCK(hi2c);
 800345e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8003462:	2501      	movs	r5, #1
 8003464:	e75c      	b.n	8003320 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003466:	6823      	ldr	r3, [r4, #0]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003468:	494e      	ldr	r1, [pc, #312]	; (80035a4 <HAL_I2C_Master_Receive+0x2a4>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800346a:	b2ed      	uxtb	r5, r5
 800346c:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800346e:	463a      	mov	r2, r7
 8003470:	4633      	mov	r3, r6
 8003472:	4620      	mov	r0, r4
 8003474:	f7ff fc9d 	bl	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003478:	4602      	mov	r2, r0
 800347a:	2800      	cmp	r0, #0
 800347c:	d1e9      	bne.n	8003452 <HAL_I2C_Master_Receive+0x152>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800347e:	6823      	ldr	r3, [r4, #0]
 8003480:	9007      	str	r0, [sp, #28]
 8003482:	6959      	ldr	r1, [r3, #20]
 8003484:	9107      	str	r1, [sp, #28]
 8003486:	6999      	ldr	r1, [r3, #24]
 8003488:	9107      	str	r1, [sp, #28]
 800348a:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800348c:	6819      	ldr	r1, [r3, #0]
 800348e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003492:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003494:	4620      	mov	r0, r4
 8003496:	9600      	str	r6, [sp, #0]
 8003498:	463b      	mov	r3, r7
 800349a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800349e:	f7ff fcc8 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 80034a2:	2800      	cmp	r0, #0
 80034a4:	d1d6      	bne.n	8003454 <HAL_I2C_Master_Receive+0x154>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80034a6:	6822      	ldr	r2, [r4, #0]
 80034a8:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 80034ac:	6113      	str	r3, [r2, #16]
 80034ae:	e78f      	b.n	80033d0 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 80034b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 80034b4:	2503      	movs	r5, #3
 80034b6:	e733      	b.n	8003320 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034b8:	9503      	str	r5, [sp, #12]
 80034ba:	695a      	ldr	r2, [r3, #20]
 80034bc:	9203      	str	r2, [sp, #12]
 80034be:	699a      	ldr	r2, [r3, #24]
 80034c0:	9203      	str	r2, [sp, #12]
 80034c2:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ca:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80034cc:	2320      	movs	r3, #32
 80034ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d2:	2300      	movs	r3, #0
 80034d4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80034d8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80034dc:	e720      	b.n	8003320 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 80034de:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80034e0:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 80034e2:	d10d      	bne.n	8003500 <HAL_I2C_Master_Receive+0x200>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80034e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e8:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034f0:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f2:	9505      	str	r5, [sp, #20]
 80034f4:	695a      	ldr	r2, [r3, #20]
 80034f6:	9205      	str	r2, [sp, #20]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	9305      	str	r3, [sp, #20]
 80034fc:	9b05      	ldr	r3, [sp, #20]
 80034fe:	e784      	b.n	800340a <HAL_I2C_Master_Receive+0x10a>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003500:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003504:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003506:	9506      	str	r5, [sp, #24]
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	9206      	str	r2, [sp, #24]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	9306      	str	r3, [sp, #24]
 8003510:	9b06      	ldr	r3, [sp, #24]
 8003512:	e77a      	b.n	800340a <HAL_I2C_Master_Receive+0x10a>
        else if(hi2c->XferSize == 2U)
 8003514:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003516:	9600      	str	r6, [sp, #0]
 8003518:	463b      	mov	r3, r7
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	4641      	mov	r1, r8
 8003520:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8003522:	d122      	bne.n	800356a <HAL_I2C_Master_Receive+0x26a>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003524:	f7ff fc85 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003528:	2800      	cmp	r0, #0
 800352a:	d1c3      	bne.n	80034b4 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800352c:	6823      	ldr	r3, [r4, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003534:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003536:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	1c51      	adds	r1, r2, #1
 800353c:	6261      	str	r1, [r4, #36]	; 0x24
 800353e:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8003540:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003542:	3b01      	subs	r3, #1
 8003544:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003546:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003548:	3b01      	subs	r3, #1
 800354a:	b29b      	uxth	r3, r3
 800354c:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800354e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003550:	1c5a      	adds	r2, r3, #1
 8003552:	6262      	str	r2, [r4, #36]	; 0x24
 8003554:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003556:	6912      	ldr	r2, [r2, #16]
 8003558:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800355a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800355c:	3b01      	subs	r3, #1
 800355e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003560:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003562:	3b01      	subs	r3, #1
 8003564:	b29b      	uxth	r3, r3
 8003566:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003568:	e751      	b.n	800340e <HAL_I2C_Master_Receive+0x10e>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800356a:	f7ff fc62 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 800356e:	4602      	mov	r2, r0
 8003570:	2800      	cmp	r0, #0
 8003572:	d19f      	bne.n	80034b4 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003574:	6823      	ldr	r3, [r4, #0]
 8003576:	6819      	ldr	r1, [r3, #0]
 8003578:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800357c:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800357e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	1c48      	adds	r0, r1, #1
 8003584:	6260      	str	r0, [r4, #36]	; 0x24
 8003586:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8003588:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800358a:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 800358c:	3b01      	subs	r3, #1
 800358e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003590:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003592:	3b01      	subs	r3, #1
 8003594:	b29b      	uxth	r3, r3
 8003596:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003598:	4641      	mov	r1, r8
 800359a:	463b      	mov	r3, r7
 800359c:	4620      	mov	r0, r4
 800359e:	e7c1      	b.n	8003524 <HAL_I2C_Master_Receive+0x224>
 80035a0:	00100002 	.word	0x00100002
 80035a4:	00010002 	.word	0x00010002
 80035a8:	00010008 	.word	0x00010008
 80035ac:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80035b0:	4632      	mov	r2, r6
 80035b2:	4639      	mov	r1, r7
 80035b4:	4620      	mov	r0, r4
 80035b6:	f7ff fd0b 	bl	8002fd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ba:	2800      	cmp	r0, #0
 80035bc:	f47f af37 	bne.w	800342e <HAL_I2C_Master_Receive+0x12e>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80035c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	6262      	str	r2, [r4, #36]	; 0x24
 80035c6:	6822      	ldr	r2, [r4, #0]
 80035c8:	6912      	ldr	r2, [r2, #16]
 80035ca:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80035cc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035ce:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 80035d0:	3b01      	subs	r3, #1
 80035d2:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80035d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29b      	uxth	r3, r3
 80035da:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035dc:	6953      	ldr	r3, [r2, #20]
 80035de:	075b      	lsls	r3, r3, #29
 80035e0:	f57f af15 	bpl.w	800340e <HAL_I2C_Master_Receive+0x10e>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80035e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80035e6:	1c59      	adds	r1, r3, #1
 80035e8:	6261      	str	r1, [r4, #36]	; 0x24
 80035ea:	e7b4      	b.n	8003556 <HAL_I2C_Master_Receive+0x256>

080035ec <HAL_I2C_Mem_Read>:
{
 80035ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035f0:	4604      	mov	r4, r0
 80035f2:	b086      	sub	sp, #24
 80035f4:	469a      	mov	sl, r3
 80035f6:	460d      	mov	r5, r1
 80035f8:	4691      	mov	r9, r2
 80035fa:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 80035fc:	f7fe ff0a 	bl	8002414 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003600:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003604:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8003606:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003608:	d004      	beq.n	8003614 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 800360a:	2502      	movs	r5, #2
}
 800360c:	4628      	mov	r0, r5
 800360e:	b006      	add	sp, #24
 8003610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003614:	9000      	str	r0, [sp, #0]
 8003616:	2319      	movs	r3, #25
 8003618:	2201      	movs	r2, #1
 800361a:	4979      	ldr	r1, [pc, #484]	; (8003800 <HAL_I2C_Mem_Read+0x214>)
 800361c:	4620      	mov	r0, r4
 800361e:	f7ff fc08 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003622:	2800      	cmp	r0, #0
 8003624:	d1f1      	bne.n	800360a <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8003626:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800362a:	2b01      	cmp	r3, #1
 800362c:	d0ed      	beq.n	800360a <HAL_I2C_Mem_Read+0x1e>
 800362e:	2301      	movs	r3, #1
 8003630:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003634:	6823      	ldr	r3, [r4, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800363a:	bf5e      	ittt	pl
 800363c:	681a      	ldrpl	r2, [r3, #0]
 800363e:	f042 0201 	orrpl.w	r2, r2, #1
 8003642:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800364a:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800364c:	2322      	movs	r3, #34	; 0x22
 800364e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003652:	2340      	movs	r3, #64	; 0x40
 8003654:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8003658:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800365a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800365c:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 8003660:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003664:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8003668:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800366a:	4b66      	ldr	r3, [pc, #408]	; (8003804 <HAL_I2C_Mem_Read+0x218>)
 800366c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800366e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003670:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003672:	4629      	mov	r1, r5
 8003674:	9601      	str	r6, [sp, #4]
 8003676:	9700      	str	r7, [sp, #0]
 8003678:	4653      	mov	r3, sl
 800367a:	464a      	mov	r2, r9
 800367c:	4620      	mov	r0, r4
 800367e:	f7ff fc2d 	bl	8002edc <I2C_RequestMemoryRead>
 8003682:	4605      	mov	r5, r0
 8003684:	b130      	cbz	r0, 8003694 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003686:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003688:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800368c:	2b04      	cmp	r3, #4
 800368e:	d13a      	bne.n	8003706 <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 8003690:	2501      	movs	r5, #1
 8003692:	e7bb      	b.n	800360c <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8003694:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003696:	6823      	ldr	r3, [r4, #0]
 8003698:	b992      	cbnz	r2, 80036c0 <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800369a:	9002      	str	r0, [sp, #8]
 800369c:	695a      	ldr	r2, [r3, #20]
 800369e:	9202      	str	r2, [sp, #8]
 80036a0:	699a      	ldr	r2, [r3, #24]
 80036a2:	9202      	str	r2, [sp, #8]
 80036a4:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ac:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80036ae:	2320      	movs	r3, #32
 80036b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b4:	2300      	movs	r3, #0
 80036b6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80036ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80036be:	e7a5      	b.n	800360c <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 80036c0:	2a01      	cmp	r2, #1
 80036c2:	d122      	bne.n	800370a <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036ca:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036cc:	9003      	str	r0, [sp, #12]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	9203      	str	r2, [sp, #12]
 80036d2:	699a      	ldr	r2, [r3, #24]
 80036d4:	9203      	str	r2, [sp, #12]
 80036d6:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036de:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036e0:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8003808 <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 80036e4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0e1      	beq.n	80036ae <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d86b      	bhi.n	80037c6 <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d123      	bne.n	800373a <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80036f2:	4632      	mov	r2, r6
 80036f4:	4639      	mov	r1, r7
 80036f6:	4620      	mov	r0, r4
 80036f8:	f7ff fc6a 	bl	8002fd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036fc:	2800      	cmp	r0, #0
 80036fe:	d039      	beq.n	8003774 <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003700:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003702:	2b20      	cmp	r3, #32
 8003704:	d1c4      	bne.n	8003690 <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 8003706:	2503      	movs	r5, #3
 8003708:	e780      	b.n	800360c <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 800370a:	2a02      	cmp	r2, #2
 800370c:	d10e      	bne.n	800372c <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003714:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800371c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371e:	9004      	str	r0, [sp, #16]
 8003720:	695a      	ldr	r2, [r3, #20]
 8003722:	9204      	str	r2, [sp, #16]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	9304      	str	r3, [sp, #16]
 8003728:	9b04      	ldr	r3, [sp, #16]
 800372a:	e7d9      	b.n	80036e0 <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800372c:	9005      	str	r0, [sp, #20]
 800372e:	695a      	ldr	r2, [r3, #20]
 8003730:	9205      	str	r2, [sp, #20]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	9305      	str	r3, [sp, #20]
 8003736:	9b05      	ldr	r3, [sp, #20]
 8003738:	e7d2      	b.n	80036e0 <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 800373a:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800373c:	9600      	str	r6, [sp, #0]
 800373e:	463b      	mov	r3, r7
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	4641      	mov	r1, r8
 8003746:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8003748:	d122      	bne.n	8003790 <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800374a:	f7ff fb72 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 800374e:	2800      	cmp	r0, #0
 8003750:	d1d9      	bne.n	8003706 <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003752:	6823      	ldr	r3, [r4, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800375a:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800375c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	1c51      	adds	r1, r2, #1
 8003762:	6261      	str	r1, [r4, #36]	; 0x24
 8003764:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8003766:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003768:	3b01      	subs	r3, #1
 800376a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800376c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800376e:	3b01      	subs	r3, #1
 8003770:	b29b      	uxth	r3, r3
 8003772:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003774:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	6262      	str	r2, [r4, #36]	; 0x24
 800377a:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800377c:	6912      	ldr	r2, [r2, #16]
 800377e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003780:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003782:	3b01      	subs	r3, #1
 8003784:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003786:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003788:	3b01      	subs	r3, #1
 800378a:	b29b      	uxth	r3, r3
 800378c:	8563      	strh	r3, [r4, #42]	; 0x2a
 800378e:	e7a9      	b.n	80036e4 <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003790:	f7ff fb4f 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003794:	4602      	mov	r2, r0
 8003796:	2800      	cmp	r0, #0
 8003798:	d1b5      	bne.n	8003706 <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800379a:	6823      	ldr	r3, [r4, #0]
 800379c:	6819      	ldr	r1, [r3, #0]
 800379e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80037a2:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80037a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	1c48      	adds	r0, r1, #1
 80037aa:	6260      	str	r0, [r4, #36]	; 0x24
 80037ac:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 80037ae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037b0:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 80037b2:	3b01      	subs	r3, #1
 80037b4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80037b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80037b8:	3b01      	subs	r3, #1
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037be:	4641      	mov	r1, r8
 80037c0:	463b      	mov	r3, r7
 80037c2:	4620      	mov	r0, r4
 80037c4:	e7c1      	b.n	800374a <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c6:	4632      	mov	r2, r6
 80037c8:	4639      	mov	r1, r7
 80037ca:	4620      	mov	r0, r4
 80037cc:	f7ff fc00 	bl	8002fd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037d0:	2800      	cmp	r0, #0
 80037d2:	d195      	bne.n	8003700 <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80037d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	6262      	str	r2, [r4, #36]	; 0x24
 80037da:	6822      	ldr	r2, [r4, #0]
 80037dc:	6912      	ldr	r2, [r2, #16]
 80037de:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80037e0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037e2:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 80037e4:	3b01      	subs	r3, #1
 80037e6:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80037e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80037ea:	3b01      	subs	r3, #1
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037f0:	6953      	ldr	r3, [r2, #20]
 80037f2:	075b      	lsls	r3, r3, #29
 80037f4:	f57f af76 	bpl.w	80036e4 <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80037f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037fa:	1c59      	adds	r1, r3, #1
 80037fc:	6261      	str	r1, [r4, #36]	; 0x24
 80037fe:	e7bd      	b.n	800377c <HAL_I2C_Mem_Read+0x190>
 8003800:	00100002 	.word	0x00100002
 8003804:	ffff0000 	.word	0xffff0000
 8003808:	00010004 	.word	0x00010004

0800380c <HAL_I2C_MasterTxCpltCallback>:
 800380c:	4770      	bx	lr

0800380e <HAL_I2C_MasterRxCpltCallback>:
 800380e:	4770      	bx	lr

08003810 <HAL_I2C_SlaveTxCpltCallback>:
 8003810:	4770      	bx	lr

08003812 <HAL_I2C_SlaveRxCpltCallback>:
 8003812:	4770      	bx	lr

08003814 <HAL_I2C_AddrCallback>:
{
 8003814:	4770      	bx	lr

08003816 <HAL_I2C_ListenCpltCallback>:
 8003816:	4770      	bx	lr

08003818 <HAL_I2C_MemTxCpltCallback>:
 8003818:	4770      	bx	lr

0800381a <HAL_I2C_MemRxCpltCallback>:
 800381a:	4770      	bx	lr

0800381c <HAL_I2C_ErrorCallback>:
 800381c:	4770      	bx	lr

0800381e <HAL_I2C_AbortCpltCallback>:
{
 800381e:	4770      	bx	lr

08003820 <I2C_ITError>:
  uint32_t CurrentState = hi2c->State;
 8003820:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003824:	3b29      	subs	r3, #41	; 0x29
 8003826:	2b01      	cmp	r3, #1
{
 8003828:	b510      	push	{r4, lr}
 800382a:	6803      	ldr	r3, [r0, #0]
 800382c:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800382e:	d839      	bhi.n	80038a4 <I2C_ITError+0x84>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003830:	2200      	movs	r2, #0
 8003832:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003834:	2228      	movs	r2, #40	; 0x28
 8003836:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003840:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003848:	d054      	beq.n	80038f4 <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800384a:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800384c:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800384e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003852:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003854:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003858:	2b01      	cmp	r3, #1
 800385a:	4b39      	ldr	r3, [pc, #228]	; (8003940 <I2C_ITError+0x120>)
 800385c:	d031      	beq.n	80038c2 <I2C_ITError+0xa2>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800385e:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003860:	f7ff f982 	bl	8002b68 <HAL_DMA_Abort_IT>
 8003864:	b150      	cbz	r0, 800387c <I2C_ITError+0x5c>
        __HAL_I2C_DISABLE(hi2c);
 8003866:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003868:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800386a:	6813      	ldr	r3, [r2, #0]
 800386c:	f023 0301 	bic.w	r3, r3, #1
 8003870:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003872:	2320      	movs	r3, #32
 8003874:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003878:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800387a:	4798      	blx	r3
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 800387c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003880:	2b28      	cmp	r3, #40	; 0x28
 8003882:	d10e      	bne.n	80038a2 <I2C_ITError+0x82>
 8003884:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003886:	075b      	lsls	r3, r3, #29
 8003888:	d50b      	bpl.n	80038a2 <I2C_ITError+0x82>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800388a:	4b2e      	ldr	r3, [pc, #184]	; (8003944 <I2C_ITError+0x124>)
 800388c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800388e:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003890:	2300      	movs	r3, #0
 8003892:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8003894:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8003896:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800389a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 800389e:	f7ff ffba 	bl	8003816 <HAL_I2C_ListenCpltCallback>
 80038a2:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 80038a4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80038a8:	2a60      	cmp	r2, #96	; 0x60
 80038aa:	d005      	beq.n	80038b8 <I2C_ITError+0x98>
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 80038b0:	bf5c      	itt	pl
 80038b2:	2220      	movpl	r2, #32
 80038b4:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80038b8:	2200      	movs	r2, #0
 80038ba:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038bc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80038c0:	e7bb      	b.n	800383a <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80038c2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80038c4:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80038c6:	f7ff f94f 	bl	8002b68 <HAL_DMA_Abort_IT>
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d0d6      	beq.n	800387c <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80038ce:	6822      	ldr	r2, [r4, #0]
 80038d0:	6953      	ldr	r3, [r2, #20]
 80038d2:	0658      	lsls	r0, r3, #25
 80038d4:	d504      	bpl.n	80038e0 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80038d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80038d8:	6912      	ldr	r2, [r2, #16]
 80038da:	1c59      	adds	r1, r3, #1
 80038dc:	6261      	str	r1, [r4, #36]	; 0x24
 80038de:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 80038e0:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80038e2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80038e4:	6813      	ldr	r3, [r2, #0]
 80038e6:	f023 0301 	bic.w	r3, r3, #1
 80038ea:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80038ec:	2320      	movs	r3, #32
 80038ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80038f2:	e7c1      	b.n	8003878 <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80038f4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80038f8:	2960      	cmp	r1, #96	; 0x60
 80038fa:	d114      	bne.n	8003926 <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 80038fc:	2120      	movs	r1, #32
 80038fe:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003902:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003904:	695a      	ldr	r2, [r3, #20]
 8003906:	0651      	lsls	r1, r2, #25
 8003908:	d504      	bpl.n	8003914 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800390a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	1c51      	adds	r1, r2, #1
 8003910:	6261      	str	r1, [r4, #36]	; 0x24
 8003912:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003914:	6822      	ldr	r2, [r4, #0]
 8003916:	6813      	ldr	r3, [r2, #0]
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800391e:	4620      	mov	r0, r4
 8003920:	f7ff ff7d 	bl	800381e <HAL_I2C_AbortCpltCallback>
 8003924:	e7aa      	b.n	800387c <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003926:	695a      	ldr	r2, [r3, #20]
 8003928:	0652      	lsls	r2, r2, #25
 800392a:	d504      	bpl.n	8003936 <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800392c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	1c51      	adds	r1, r2, #1
 8003932:	6261      	str	r1, [r4, #36]	; 0x24
 8003934:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8003936:	4620      	mov	r0, r4
 8003938:	f7ff ff70 	bl	800381c <HAL_I2C_ErrorCallback>
 800393c:	e79e      	b.n	800387c <I2C_ITError+0x5c>
 800393e:	bf00      	nop
 8003940:	08004151 	.word	0x08004151
 8003944:	ffff0000 	.word	0xffff0000

08003948 <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003948:	6803      	ldr	r3, [r0, #0]
{
 800394a:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800394c:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800394e:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8003950:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 8003952:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8003956:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003958:	2c10      	cmp	r4, #16
{
 800395a:	b08d      	sub	sp, #52	; 0x34
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800395c:	d002      	beq.n	8003964 <HAL_I2C_EV_IRQHandler+0x1c>
 800395e:	2c40      	cmp	r4, #64	; 0x40
 8003960:	f040 8255 	bne.w	8003e0e <HAL_I2C_EV_IRQHandler+0x4c6>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003964:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 8003968:	d066      	beq.n	8003a38 <HAL_I2C_EV_IRQHandler+0xf0>
 800396a:	0597      	lsls	r7, r2, #22
 800396c:	d564      	bpl.n	8003a38 <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800396e:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8003972:	2c40      	cmp	r4, #64	; 0x40
 8003974:	d143      	bne.n	80039fe <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 8003976:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003978:	2c00      	cmp	r4, #0
 800397a:	d13b      	bne.n	80039f4 <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800397c:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800397e:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003982:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8003984:	4e98      	ldr	r6, [pc, #608]	; (8003be8 <HAL_I2C_EV_IRQHandler+0x2a0>)
 8003986:	4c99      	ldr	r4, [pc, #612]	; (8003bec <HAL_I2C_EV_IRQHandler+0x2a4>)
 8003988:	402e      	ands	r6, r5
 800398a:	400c      	ands	r4, r1
 800398c:	2e00      	cmp	r6, #0
 800398e:	f000 819f 	beq.w	8003cd0 <HAL_I2C_EV_IRQHandler+0x388>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8003992:	4d97      	ldr	r5, [pc, #604]	; (8003bf0 <HAL_I2C_EV_IRQHandler+0x2a8>)
 8003994:	400d      	ands	r5, r1
 8003996:	2d00      	cmp	r5, #0
 8003998:	f000 8166 	beq.w	8003c68 <HAL_I2C_EV_IRQHandler+0x320>
 800399c:	0555      	lsls	r5, r2, #21
 800399e:	f140 8163 	bpl.w	8003c68 <HAL_I2C_EV_IRQHandler+0x320>
 80039a2:	2c00      	cmp	r4, #0
 80039a4:	f040 8160 	bne.w	8003c68 <HAL_I2C_EV_IRQHandler+0x320>
  uint32_t CurrentState       = hi2c->State;
 80039a8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039ac:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 80039ae:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039b2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 80039b4:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 80039b6:	b2c9      	uxtb	r1, r1
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039b8:	2d00      	cmp	r5, #0
 80039ba:	f040 8105 	bne.w	8003bc8 <HAL_I2C_EV_IRQHandler+0x280>
 80039be:	2a21      	cmp	r2, #33	; 0x21
 80039c0:	f040 8104 	bne.w	8003bcc <HAL_I2C_EV_IRQHandler+0x284>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039c4:	2c04      	cmp	r4, #4
 80039c6:	f000 816c 	beq.w	8003ca2 <HAL_I2C_EV_IRQHandler+0x35a>
 80039ca:	2c08      	cmp	r4, #8
 80039cc:	f000 8169 	beq.w	8003ca2 <HAL_I2C_EV_IRQHandler+0x35a>
 80039d0:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 80039d4:	f000 8165 	beq.w	8003ca2 <HAL_I2C_EV_IRQHandler+0x35a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039de:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80039e0:	2311      	movs	r3, #17
 80039e2:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e4:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80039e8:	2320      	movs	r3, #32
 80039ea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039ee:	f7ff ff0d 	bl	800380c <HAL_I2C_MasterTxCpltCallback>
 80039f2:	e0f6      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039f4:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039f6:	f044 0401 	orr.w	r4, r4, #1
 80039fa:	b2e4      	uxtb	r4, r4
 80039fc:	e7c1      	b.n	8003982 <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039fe:	6904      	ldr	r4, [r0, #16]
 8003a00:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 8003a04:	d105      	bne.n	8003a12 <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8003a06:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003a0a:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a0c:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8003a0e:	d1f2      	bne.n	80039f6 <HAL_I2C_EV_IRQHandler+0xae>
 8003a10:	e7b5      	b.n	800397e <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 8003a12:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003a14:	b934      	cbnz	r4, 8003a24 <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003a16:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003a18:	11e4      	asrs	r4, r4, #7
 8003a1a:	f004 0406 	and.w	r4, r4, #6
 8003a1e:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8003a22:	e7ae      	b.n	8003982 <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 8003a24:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003a26:	2c01      	cmp	r4, #1
 8003a28:	d1ac      	bne.n	8003984 <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003a2a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003a2c:	11e4      	asrs	r4, r4, #7
 8003a2e:	f004 0406 	and.w	r4, r4, #6
 8003a32:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 8003a36:	e7a4      	b.n	8003982 <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003a38:	4c6e      	ldr	r4, [pc, #440]	; (8003bf4 <HAL_I2C_EV_IRQHandler+0x2ac>)
 8003a3a:	400c      	ands	r4, r1
 8003a3c:	b11c      	cbz	r4, 8003a46 <HAL_I2C_EV_IRQHandler+0xfe>
 8003a3e:	0596      	lsls	r6, r2, #22
 8003a40:	d501      	bpl.n	8003a46 <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003a42:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003a44:	e7d9      	b.n	80039fa <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003a46:	4c6c      	ldr	r4, [pc, #432]	; (8003bf8 <HAL_I2C_EV_IRQHandler+0x2b0>)
 8003a48:	400c      	ands	r4, r1
 8003a4a:	2c00      	cmp	r4, #0
 8003a4c:	d09a      	beq.n	8003984 <HAL_I2C_EV_IRQHandler+0x3c>
 8003a4e:	0594      	lsls	r4, r2, #22
 8003a50:	d598      	bpl.n	8003984 <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 8003a52:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a56:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8003a58:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a5c:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 8003a60:	2f22      	cmp	r7, #34	; 0x22
  uint32_t CurrentMode        = hi2c->Mode;
 8003a62:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a64:	f040 80a8 	bne.w	8003bb8 <HAL_I2C_EV_IRQHandler+0x270>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003a68:	6d07      	ldr	r7, [r0, #80]	; 0x50
 8003a6a:	b947      	cbnz	r7, 8003a7e <HAL_I2C_EV_IRQHandler+0x136>
 8003a6c:	2c40      	cmp	r4, #64	; 0x40
 8003a6e:	d106      	bne.n	8003a7e <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a70:	9701      	str	r7, [sp, #4]
 8003a72:	695c      	ldr	r4, [r3, #20]
 8003a74:	9401      	str	r4, [sp, #4]
 8003a76:	699c      	ldr	r4, [r3, #24]
 8003a78:	9401      	str	r4, [sp, #4]
 8003a7a:	9c01      	ldr	r4, [sp, #4]
 8003a7c:	e782      	b.n	8003984 <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003a7e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003a80:	b98c      	cbnz	r4, 8003aa6 <HAL_I2C_EV_IRQHandler+0x15e>
 8003a82:	6907      	ldr	r7, [r0, #16]
 8003a84:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 8003a88:	d10d      	bne.n	8003aa6 <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8a:	9402      	str	r4, [sp, #8]
 8003a8c:	695c      	ldr	r4, [r3, #20]
 8003a8e:	9402      	str	r4, [sp, #8]
 8003a90:	699c      	ldr	r4, [r3, #24]
 8003a92:	9402      	str	r4, [sp, #8]
 8003a94:	9c02      	ldr	r4, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003a96:	681c      	ldr	r4, [r3, #0]
 8003a98:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8003a9c:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 8003a9e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003aa0:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 8003aa2:	6504      	str	r4, [r0, #80]	; 0x50
 8003aa4:	e76e      	b.n	8003984 <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 8003aa6:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8003aa8:	b2a4      	uxth	r4, r4
 8003aaa:	b954      	cbnz	r4, 8003ac2 <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aac:	9403      	str	r4, [sp, #12]
 8003aae:	695c      	ldr	r4, [r3, #20]
 8003ab0:	9403      	str	r4, [sp, #12]
 8003ab2:	699c      	ldr	r4, [r3, #24]
 8003ab4:	9403      	str	r4, [sp, #12]
 8003ab6:	9c03      	ldr	r4, [sp, #12]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003ab8:	681c      	ldr	r4, [r3, #0]
 8003aba:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8003abe:	601c      	str	r4, [r3, #0]
 8003ac0:	e019      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 8003ac2:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8003ac4:	b2a4      	uxth	r4, r4
 8003ac6:	2c01      	cmp	r4, #1
 8003ac8:	d142      	bne.n	8003b50 <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003aca:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 8003ace:	d11b      	bne.n	8003b08 <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003ad0:	681c      	ldr	r4, [r3, #0]
 8003ad2:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003ad6:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ad8:	685c      	ldr	r4, [r3, #4]
 8003ada:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 8003ade:	d00c      	beq.n	8003afa <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003ae0:	681c      	ldr	r4, [r3, #0]
 8003ae2:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003ae6:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae8:	2400      	movs	r4, #0
 8003aea:	9404      	str	r4, [sp, #16]
 8003aec:	695c      	ldr	r4, [r3, #20]
 8003aee:	9404      	str	r4, [sp, #16]
 8003af0:	699c      	ldr	r4, [r3, #24]
 8003af2:	9404      	str	r4, [sp, #16]
 8003af4:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 8003af6:	2400      	movs	r4, #0
 8003af8:	e7d3      	b.n	8003aa2 <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003afa:	9405      	str	r4, [sp, #20]
 8003afc:	695c      	ldr	r4, [r3, #20]
 8003afe:	9405      	str	r4, [sp, #20]
 8003b00:	699c      	ldr	r4, [r3, #24]
 8003b02:	9405      	str	r4, [sp, #20]
 8003b04:	9c05      	ldr	r4, [sp, #20]
 8003b06:	e7d7      	b.n	8003ab8 <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003b08:	2e04      	cmp	r6, #4
 8003b0a:	d015      	beq.n	8003b38 <HAL_I2C_EV_IRQHandler+0x1f0>
 8003b0c:	2e08      	cmp	r6, #8
 8003b0e:	d013      	beq.n	8003b38 <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8003b10:	f1be 0f12 	cmp.w	lr, #18
 8003b14:	d010      	beq.n	8003b38 <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003b16:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003b18:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003b1a:	681c      	ldr	r4, [r3, #0]
 8003b1c:	bf14      	ite	ne
 8003b1e:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003b22:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 8003b26:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b28:	2400      	movs	r4, #0
 8003b2a:	9406      	str	r4, [sp, #24]
 8003b2c:	695c      	ldr	r4, [r3, #20]
 8003b2e:	9406      	str	r4, [sp, #24]
 8003b30:	699c      	ldr	r4, [r3, #24]
 8003b32:	9406      	str	r4, [sp, #24]
 8003b34:	9c06      	ldr	r4, [sp, #24]
 8003b36:	e7de      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003b38:	681c      	ldr	r4, [r3, #0]
 8003b3a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003b3e:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b40:	2400      	movs	r4, #0
 8003b42:	9407      	str	r4, [sp, #28]
 8003b44:	695c      	ldr	r4, [r3, #20]
 8003b46:	9407      	str	r4, [sp, #28]
 8003b48:	699c      	ldr	r4, [r3, #24]
 8003b4a:	9407      	str	r4, [sp, #28]
 8003b4c:	9c07      	ldr	r4, [sp, #28]
 8003b4e:	e7b3      	b.n	8003ab8 <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 8003b50:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8003b52:	b2a4      	uxth	r4, r4
 8003b54:	2c02      	cmp	r4, #2
 8003b56:	d11c      	bne.n	8003b92 <HAL_I2C_EV_IRQHandler+0x24a>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003b58:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003b5a:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003b5c:	681c      	ldr	r4, [r3, #0]
 8003b5e:	bf1d      	ittte	ne
 8003b60:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 8003b64:	601c      	strne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003b66:	681c      	ldrne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003b68:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003b6c:	bf18      	it	ne
 8003b6e:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003b72:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b74:	685c      	ldr	r4, [r3, #4]
 8003b76:	0527      	lsls	r7, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003b78:	bf42      	ittt	mi
 8003b7a:	685c      	ldrmi	r4, [r3, #4]
 8003b7c:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8003b80:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b82:	2400      	movs	r4, #0
 8003b84:	9408      	str	r4, [sp, #32]
 8003b86:	695c      	ldr	r4, [r3, #20]
 8003b88:	9408      	str	r4, [sp, #32]
 8003b8a:	699c      	ldr	r4, [r3, #24]
 8003b8c:	9408      	str	r4, [sp, #32]
 8003b8e:	9c08      	ldr	r4, [sp, #32]
 8003b90:	e7b1      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x1ae>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003b92:	681c      	ldr	r4, [r3, #0]
 8003b94:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8003b98:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b9a:	685c      	ldr	r4, [r3, #4]
 8003b9c:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003b9e:	bf42      	ittt	mi
 8003ba0:	685c      	ldrmi	r4, [r3, #4]
 8003ba2:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8003ba6:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba8:	2400      	movs	r4, #0
 8003baa:	9409      	str	r4, [sp, #36]	; 0x24
 8003bac:	695c      	ldr	r4, [r3, #20]
 8003bae:	9409      	str	r4, [sp, #36]	; 0x24
 8003bb0:	699c      	ldr	r4, [r3, #24]
 8003bb2:	9409      	str	r4, [sp, #36]	; 0x24
 8003bb4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8003bb6:	e79e      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb8:	2400      	movs	r4, #0
 8003bba:	940a      	str	r4, [sp, #40]	; 0x28
 8003bbc:	695c      	ldr	r4, [r3, #20]
 8003bbe:	940a      	str	r4, [sp, #40]	; 0x28
 8003bc0:	699c      	ldr	r4, [r3, #24]
 8003bc2:	940a      	str	r4, [sp, #40]	; 0x28
 8003bc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003bc6:	e6dd      	b.n	8003984 <HAL_I2C_EV_IRQHandler+0x3c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003bc8:	2a21      	cmp	r2, #33	; 0x21
 8003bca:	d003      	beq.n	8003bd4 <HAL_I2C_EV_IRQHandler+0x28c>
 8003bcc:	2940      	cmp	r1, #64	; 0x40
 8003bce:	d108      	bne.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003bd0:	2a22      	cmp	r2, #34	; 0x22
 8003bd2:	d106      	bne.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount == 0U)
 8003bd4:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003bd6:	b292      	uxth	r2, r2
 8003bd8:	b982      	cbnz	r2, 8003bfc <HAL_I2C_EV_IRQHandler+0x2b4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be0:	605a      	str	r2, [r3, #4]
}
 8003be2:	b00d      	add	sp, #52	; 0x34
 8003be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003be6:	bf00      	nop
 8003be8:	00100004 	.word	0x00100004
 8003bec:	00010004 	.word	0x00010004
 8003bf0:	00010080 	.word	0x00010080
 8003bf4:	00010008 	.word	0x00010008
 8003bf8:	00010002 	.word	0x00010002
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bfc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8003c00:	2a40      	cmp	r2, #64	; 0x40
 8003c02:	d127      	bne.n	8003c54 <HAL_I2C_EV_IRQHandler+0x30c>
        if(hi2c->EventCount == 0)
 8003c04:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003c06:	b97a      	cbnz	r2, 8003c28 <HAL_I2C_EV_IRQHandler+0x2e0>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003c08:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003c0a:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c0c:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003c0e:	d105      	bne.n	8003c1c <HAL_I2C_EV_IRQHandler+0x2d4>
 8003c10:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c12:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8003c14:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003c16:	3302      	adds	r3, #2
            hi2c->EventCount++;
 8003c18:	6503      	str	r3, [r0, #80]	; 0x50
 8003c1a:	e7e2      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003c1c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c20:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8003c22:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003c24:	3301      	adds	r3, #1
 8003c26:	e7f7      	b.n	8003c18 <HAL_I2C_EV_IRQHandler+0x2d0>
        else if(hi2c->EventCount == 1)
 8003c28:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003c2a:	2a01      	cmp	r2, #1
 8003c2c:	d102      	bne.n	8003c34 <HAL_I2C_EV_IRQHandler+0x2ec>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c2e:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003c30:	b2d2      	uxtb	r2, r2
 8003c32:	e7f5      	b.n	8003c20 <HAL_I2C_EV_IRQHandler+0x2d8>
        else if(hi2c->EventCount == 2)
 8003c34:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003c36:	2a02      	cmp	r2, #2
 8003c38:	d1d3      	bne.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c3a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8003c3e:	2a22      	cmp	r2, #34	; 0x22
 8003c40:	d104      	bne.n	8003c4c <HAL_I2C_EV_IRQHandler+0x304>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	e7ca      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c4c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8003c50:	2a21      	cmp	r2, #33	; 0x21
 8003c52:	d1c6      	bne.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003c54:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003c56:	1c51      	adds	r1, r2, #1
 8003c58:	6241      	str	r1, [r0, #36]	; 0x24
 8003c5a:	7812      	ldrb	r2, [r2, #0]
 8003c5c:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003c5e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003c60:	3b01      	subs	r3, #1
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8003c66:	e7bc      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003c68:	2c00      	cmp	r4, #0
 8003c6a:	d0ba      	beq.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003c6c:	0594      	lsls	r4, r2, #22
 8003c6e:	d5b8      	bpl.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c70:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c72:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8003c76:	2a21      	cmp	r2, #33	; 0x21
 8003c78:	d1b3      	bne.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount != 0U)
 8003c7a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003c7c:	b292      	uxth	r2, r2
 8003c7e:	2a00      	cmp	r2, #0
 8003c80:	d1e8      	bne.n	8003c54 <HAL_I2C_EV_IRQHandler+0x30c>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c82:	2904      	cmp	r1, #4
 8003c84:	d00d      	beq.n	8003ca2 <HAL_I2C_EV_IRQHandler+0x35a>
 8003c86:	2908      	cmp	r1, #8
 8003c88:	d00b      	beq.n	8003ca2 <HAL_I2C_EV_IRQHandler+0x35a>
 8003c8a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8003c8e:	d008      	beq.n	8003ca2 <HAL_I2C_EV_IRQHandler+0x35a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c90:	6859      	ldr	r1, [r3, #4]
 8003c92:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8003c96:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c98:	2311      	movs	r3, #17
 8003c9a:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c9c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8003ca0:	e6a2      	b.n	80039e8 <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ca8:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cb0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cb2:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003cb4:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cb6:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003cb8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cbc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cc4:	2a40      	cmp	r2, #64	; 0x40
 8003cc6:	f47f ae92 	bne.w	80039ee <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003cca:	f7ff fda5 	bl	8003818 <HAL_I2C_MemTxCpltCallback>
 8003cce:	e788      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8003cd0:	4d90      	ldr	r5, [pc, #576]	; (8003f14 <HAL_I2C_EV_IRQHandler+0x5cc>)
 8003cd2:	400d      	ands	r5, r1
 8003cd4:	2d00      	cmp	r5, #0
 8003cd6:	d041      	beq.n	8003d5c <HAL_I2C_EV_IRQHandler+0x414>
 8003cd8:	0551      	lsls	r1, r2, #21
 8003cda:	d53f      	bpl.n	8003d5c <HAL_I2C_EV_IRQHandler+0x414>
 8003cdc:	2c00      	cmp	r4, #0
 8003cde:	d13d      	bne.n	8003d5c <HAL_I2C_EV_IRQHandler+0x414>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ce0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8003ce4:	2a22      	cmp	r2, #34	; 0x22
 8003ce6:	f47f af7c 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    tmp = hi2c->XferCount;
 8003cea:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003cec:	b292      	uxth	r2, r2
    if(tmp > 3U)
 8003cee:	2a03      	cmp	r2, #3
 8003cf0:	d913      	bls.n	8003d1a <HAL_I2C_EV_IRQHandler+0x3d2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003cf2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	1c51      	adds	r1, r2, #1
 8003cf8:	6241      	str	r1, [r0, #36]	; 0x24
 8003cfa:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003cfc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 8003d04:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b03      	cmp	r3, #3
 8003d0a:	f47f af6a 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d0e:	6802      	ldr	r2, [r0, #0]
 8003d10:	6853      	ldr	r3, [r2, #4]
 8003d12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d16:	6053      	str	r3, [r2, #4]
 8003d18:	e763      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    else if((tmp == 1U) || (tmp == 0U))
 8003d1a:	2a01      	cmp	r2, #1
 8003d1c:	f63f af61 	bhi.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d26:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d2e:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003d30:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	1c51      	adds	r1, r2, #1
 8003d36:	6241      	str	r1, [r0, #36]	; 0x24
 8003d38:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003d3a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8003d42:	2320      	movs	r3, #32
 8003d44:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d48:	6304      	str	r4, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d4a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d4e:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d52:	2b40      	cmp	r3, #64	; 0x40
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d54:	d158      	bne.n	8003e08 <HAL_I2C_EV_IRQHandler+0x4c0>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003d56:	f7ff fd60 	bl	800381a <HAL_I2C_MemRxCpltCallback>
 8003d5a:	e742      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003d5c:	2c00      	cmp	r4, #0
 8003d5e:	f43f af40 	beq.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003d62:	0597      	lsls	r7, r2, #22
 8003d64:	f57f af3d 	bpl.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d68:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 8003d6a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003d6c:	b292      	uxth	r2, r2
 8003d6e:	2a04      	cmp	r2, #4
 8003d70:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003d72:	d108      	bne.n	8003d86 <HAL_I2C_EV_IRQHandler+0x43e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d74:	6859      	ldr	r1, [r3, #4]
 8003d76:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003d7a:	6059      	str	r1, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003d7c:	1c51      	adds	r1, r2, #1
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	6241      	str	r1, [r0, #36]	; 0x24
 8003d82:	7013      	strb	r3, [r2, #0]
 8003d84:	e76b      	b.n	8003c5e <HAL_I2C_EV_IRQHandler+0x316>
  else if(hi2c->XferCount == 3U)
 8003d86:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8003d88:	b2a4      	uxth	r4, r4
 8003d8a:	2c03      	cmp	r4, #3
 8003d8c:	d108      	bne.n	8003da0 <HAL_I2C_EV_IRQHandler+0x458>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d8e:	6859      	ldr	r1, [r3, #4]
 8003d90:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003d94:	6059      	str	r1, [r3, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003d96:	6819      	ldr	r1, [r3, #0]
 8003d98:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003d9c:	6019      	str	r1, [r3, #0]
 8003d9e:	e7ed      	b.n	8003d7c <HAL_I2C_EV_IRQHandler+0x434>
  else if(hi2c->XferCount == 2U)
 8003da0:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8003da2:	b2a4      	uxth	r4, r4
 8003da4:	2c02      	cmp	r4, #2
 8003da6:	d1e9      	bne.n	8003d7c <HAL_I2C_EV_IRQHandler+0x434>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 8003da8:	3901      	subs	r1, #1
 8003daa:	2901      	cmp	r1, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003dac:	6819      	ldr	r1, [r3, #0]
 8003dae:	bf9d      	ittte	ls
 8003db0:	f421 6180 	bicls.w	r1, r1, #1024	; 0x400
 8003db4:	6019      	strls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003db6:	6819      	ldrls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003db8:	f441 7100 	orrhi.w	r1, r1, #512	; 0x200
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003dbc:	bf98      	it	ls
 8003dbe:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003dc2:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	1c51      	adds	r1, r2, #1
 8003dc8:	6241      	str	r1, [r0, #36]	; 0x24
 8003dca:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8003dcc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003dd4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003dd6:	1c5a      	adds	r2, r3, #1
 8003dd8:	6242      	str	r2, [r0, #36]	; 0x24
 8003dda:	6802      	ldr	r2, [r0, #0]
 8003ddc:	6912      	ldr	r2, [r2, #16]
 8003dde:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003de0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003de2:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003dea:	6853      	ldr	r3, [r2, #4]
 8003dec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df0:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	2320      	movs	r3, #32
 8003df4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003dfc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e00:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e04:	2a40      	cmp	r2, #64	; 0x40
 8003e06:	e7a5      	b.n	8003d54 <HAL_I2C_EV_IRQHandler+0x40c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e08:	f7ff fd01 	bl	800380e <HAL_I2C_MasterRxCpltCallback>
 8003e0c:	e6e9      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003e0e:	4c42      	ldr	r4, [pc, #264]	; (8003f18 <HAL_I2C_EV_IRQHandler+0x5d0>)
 8003e10:	400c      	ands	r4, r1
 8003e12:	b174      	cbz	r4, 8003e32 <HAL_I2C_EV_IRQHandler+0x4ea>
 8003e14:	0596      	lsls	r6, r2, #22
 8003e16:	d50c      	bpl.n	8003e32 <HAL_I2C_EV_IRQHandler+0x4ea>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003e18:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003e1a:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003e1c:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003e20:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003e22:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8003e26:	bf54      	ite	pl
 8003e28:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8003e2a:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003e2c:	f7ff fcf2 	bl	8003814 <HAL_I2C_AddrCallback>
 8003e30:	e6d7      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003e32:	4c3a      	ldr	r4, [pc, #232]	; (8003f1c <HAL_I2C_EV_IRQHandler+0x5d4>)
 8003e34:	400c      	ands	r4, r1
 8003e36:	2c00      	cmp	r4, #0
 8003e38:	d074      	beq.n	8003f24 <HAL_I2C_EV_IRQHandler+0x5dc>
 8003e3a:	0594      	lsls	r4, r2, #22
 8003e3c:	d572      	bpl.n	8003f24 <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 8003e3e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e42:	6859      	ldr	r1, [r3, #4]
 8003e44:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8003e48:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	910b      	str	r1, [sp, #44]	; 0x2c
 8003e4e:	6959      	ldr	r1, [r3, #20]
 8003e50:	910b      	str	r1, [sp, #44]	; 0x2c
 8003e52:	6819      	ldr	r1, [r3, #0]
 8003e54:	f041 0101 	orr.w	r1, r1, #1
 8003e58:	6019      	str	r1, [r3, #0]
 8003e5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003e5c:	6819      	ldr	r1, [r3, #0]
 8003e5e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003e62:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e64:	6859      	ldr	r1, [r3, #4]
 8003e66:	0509      	lsls	r1, r1, #20
  uint32_t CurrentState = hi2c->State;
 8003e68:	b2d2      	uxtb	r2, r2
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e6a:	d50c      	bpl.n	8003e86 <HAL_I2C_EV_IRQHandler+0x53e>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e6c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8003e70:	2922      	cmp	r1, #34	; 0x22
 8003e72:	d003      	beq.n	8003e7c <HAL_I2C_EV_IRQHandler+0x534>
 8003e74:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8003e78:	292a      	cmp	r1, #42	; 0x2a
 8003e7a:	d129      	bne.n	8003ed0 <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003e7c:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003e7e:	6809      	ldr	r1, [r1, #0]
 8003e80:	6849      	ldr	r1, [r1, #4]
 8003e82:	b289      	uxth	r1, r1
 8003e84:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8003e86:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003e88:	b289      	uxth	r1, r1
 8003e8a:	b1e1      	cbz	r1, 8003ec6 <HAL_I2C_EV_IRQHandler+0x57e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e8c:	6959      	ldr	r1, [r3, #20]
 8003e8e:	074f      	lsls	r7, r1, #29
 8003e90:	d508      	bpl.n	8003ea4 <HAL_I2C_EV_IRQHandler+0x55c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003e92:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	1c4c      	adds	r4, r1, #1
 8003e98:	6244      	str	r4, [r0, #36]	; 0x24
 8003e9a:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 8003e9c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ea4:	6801      	ldr	r1, [r0, #0]
 8003ea6:	694b      	ldr	r3, [r1, #20]
 8003ea8:	065e      	lsls	r6, r3, #25
 8003eaa:	d508      	bpl.n	8003ebe <HAL_I2C_EV_IRQHandler+0x576>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003eac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003eae:	6909      	ldr	r1, [r1, #16]
 8003eb0:	1c5c      	adds	r4, r3, #1
 8003eb2:	6244      	str	r4, [r0, #36]	; 0x24
 8003eb4:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 8003eb6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ebe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003ec0:	f043 0304 	orr.w	r3, r3, #4
 8003ec4:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ec6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003ec8:	b123      	cbz	r3, 8003ed4 <HAL_I2C_EV_IRQHandler+0x58c>
    I2C_ITError(hi2c);
 8003eca:	f7ff fca9 	bl	8003820 <I2C_ITError>
 8003ece:	e688      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003ed0:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003ed2:	e7d4      	b.n	8003e7e <HAL_I2C_EV_IRQHandler+0x536>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8003ed4:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 8003ed8:	2902      	cmp	r1, #2
 8003eda:	d80a      	bhi.n	8003ef2 <HAL_I2C_EV_IRQHandler+0x5aa>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003edc:	4a10      	ldr	r2, [pc, #64]	; (8003f20 <HAL_I2C_EV_IRQHandler+0x5d8>)
 8003ede:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8003ee0:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ee2:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ee4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ee8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003eec:	f7ff fc93 	bl	8003816 <HAL_I2C_ListenCpltCallback>
 8003ef0:	e677      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ef2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003ef4:	2b22      	cmp	r3, #34	; 0x22
 8003ef6:	d002      	beq.n	8003efe <HAL_I2C_EV_IRQHandler+0x5b6>
 8003ef8:	2a22      	cmp	r2, #34	; 0x22
 8003efa:	f47f ae72 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003efe:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003f00:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f02:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f04:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f08:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f0c:	f7ff fc81 	bl	8003812 <HAL_I2C_SlaveRxCpltCallback>
 8003f10:	e667      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003f12:	bf00      	nop
 8003f14:	00010040 	.word	0x00010040
 8003f18:	00010002 	.word	0x00010002
 8003f1c:	00010010 	.word	0x00010010
 8003f20:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8003f24:	4e39      	ldr	r6, [pc, #228]	; (800400c <HAL_I2C_EV_IRQHandler+0x6c4>)
 8003f26:	4c3a      	ldr	r4, [pc, #232]	; (8004010 <HAL_I2C_EV_IRQHandler+0x6c8>)
 8003f28:	402e      	ands	r6, r5
 8003f2a:	400c      	ands	r4, r1
 8003f2c:	2e00      	cmp	r6, #0
 8003f2e:	d036      	beq.n	8003f9e <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8003f30:	4d38      	ldr	r5, [pc, #224]	; (8004014 <HAL_I2C_EV_IRQHandler+0x6cc>)
 8003f32:	400d      	ands	r5, r1
 8003f34:	b33d      	cbz	r5, 8003f86 <HAL_I2C_EV_IRQHandler+0x63e>
 8003f36:	0555      	lsls	r5, r2, #21
 8003f38:	d525      	bpl.n	8003f86 <HAL_I2C_EV_IRQHandler+0x63e>
 8003f3a:	bb24      	cbnz	r4, 8003f86 <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8003f3c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8003f40:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003f42:	b292      	uxth	r2, r2
  uint32_t CurrentState = hi2c->State;
 8003f44:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 8003f46:	2a00      	cmp	r2, #0
 8003f48:	f43f ae4b 	beq.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003f4c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003f4e:	1c54      	adds	r4, r2, #1
 8003f50:	6244      	str	r4, [r0, #36]	; 0x24
 8003f52:	7812      	ldrb	r2, [r2, #0]
 8003f54:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003f56:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003f58:	3a01      	subs	r2, #1
 8003f5a:	b292      	uxth	r2, r2
 8003f5c:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f5e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003f60:	b292      	uxth	r2, r2
 8003f62:	2a00      	cmp	r2, #0
 8003f64:	f47f ae3d 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003f68:	2929      	cmp	r1, #41	; 0x29
 8003f6a:	f47f ae3a 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f74:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f76:	2321      	movs	r3, #33	; 0x21
 8003f78:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f7a:	2328      	movs	r3, #40	; 0x28
 8003f7c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f80:	f7ff fc46 	bl	8003810 <HAL_I2C_SlaveTxCpltCallback>
 8003f84:	e62d      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003f86:	2c00      	cmp	r4, #0
 8003f88:	f43f ae2b 	beq.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003f8c:	0594      	lsls	r4, r2, #22
 8003f8e:	f57f ae28 	bpl.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8003f92:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003f94:	b292      	uxth	r2, r2
 8003f96:	2a00      	cmp	r2, #0
 8003f98:	f47f ae5c 	bne.w	8003c54 <HAL_I2C_EV_IRQHandler+0x30c>
 8003f9c:	e621      	b.n	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8003f9e:	4d1e      	ldr	r5, [pc, #120]	; (8004018 <HAL_I2C_EV_IRQHandler+0x6d0>)
 8003fa0:	400d      	ands	r5, r1
 8003fa2:	b335      	cbz	r5, 8003ff2 <HAL_I2C_EV_IRQHandler+0x6aa>
 8003fa4:	0551      	lsls	r1, r2, #21
 8003fa6:	d524      	bpl.n	8003ff2 <HAL_I2C_EV_IRQHandler+0x6aa>
 8003fa8:	bb1c      	cbnz	r4, 8003ff2 <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 8003faa:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8003fae:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003fb0:	b289      	uxth	r1, r1
  uint32_t CurrentState = hi2c->State;
 8003fb2:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 8003fb4:	2900      	cmp	r1, #0
 8003fb6:	f43f ae14 	beq.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003fba:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	1c4c      	adds	r4, r1, #1
 8003fc0:	6244      	str	r4, [r0, #36]	; 0x24
 8003fc2:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8003fc4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003fcc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f47f ae06 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003fd6:	2a2a      	cmp	r2, #42	; 0x2a
 8003fd8:	f47f ae03 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fdc:	6802      	ldr	r2, [r0, #0]
 8003fde:	6853      	ldr	r3, [r2, #4]
 8003fe0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fe4:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fe6:	2322      	movs	r3, #34	; 0x22
 8003fe8:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fea:	2328      	movs	r3, #40	; 0x28
 8003fec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8003ff0:	e78c      	b.n	8003f0c <HAL_I2C_EV_IRQHandler+0x5c4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003ff2:	2c00      	cmp	r4, #0
 8003ff4:	f43f adf5 	beq.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003ff8:	0592      	lsls	r2, r2, #22
 8003ffa:	f57f adf2 	bpl.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8003ffe:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004000:	b292      	uxth	r2, r2
 8004002:	2a00      	cmp	r2, #0
 8004004:	f43f aded 	beq.w	8003be2 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004008:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800400a:	e6b7      	b.n	8003d7c <HAL_I2C_EV_IRQHandler+0x434>
 800400c:	00100004 	.word	0x00100004
 8004010:	00010004 	.word	0x00010004
 8004014:	00010080 	.word	0x00010080
 8004018:	00010040 	.word	0x00010040

0800401c <HAL_I2C_ER_IRQHandler>:
{
 800401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800401e:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004020:	4a49      	ldr	r2, [pc, #292]	; (8004148 <HAL_I2C_ER_IRQHandler+0x12c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004022:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004024:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004026:	4216      	tst	r6, r2
{
 8004028:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800402a:	d008      	beq.n	800403e <HAL_I2C_ER_IRQHandler+0x22>
 800402c:	05e8      	lsls	r0, r5, #23
 800402e:	d506      	bpl.n	800403e <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004030:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004038:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800403c:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800403e:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8004042:	d008      	beq.n	8004056 <HAL_I2C_ER_IRQHandler+0x3a>
 8004044:	05e9      	lsls	r1, r5, #23
 8004046:	d506      	bpl.n	8004056 <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004048:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800404a:	f042 0202 	orr.w	r2, r2, #2
 800404e:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004050:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004054:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004056:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 800405a:	d036      	beq.n	80040ca <HAL_I2C_ER_IRQHandler+0xae>
 800405c:	05ea      	lsls	r2, r5, #23
 800405e:	d534      	bpl.n	80040ca <HAL_I2C_ER_IRQHandler+0xae>
    tmp1 = hi2c->Mode;
 8004060:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8004064:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8004066:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 800406a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800406c:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 800406e:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8004070:	b2d2      	uxtb	r2, r2
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004072:	d158      	bne.n	8004126 <HAL_I2C_ER_IRQHandler+0x10a>
 8004074:	2900      	cmp	r1, #0
 8004076:	d156      	bne.n	8004126 <HAL_I2C_ER_IRQHandler+0x10a>
 8004078:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 800407c:	2921      	cmp	r1, #33	; 0x21
 800407e:	d003      	beq.n	8004088 <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004080:	2a28      	cmp	r2, #40	; 0x28
 8004082:	d150      	bne.n	8004126 <HAL_I2C_ER_IRQHandler+0x10a>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004084:	2821      	cmp	r0, #33	; 0x21
 8004086:	d14e      	bne.n	8004126 <HAL_I2C_ER_IRQHandler+0x10a>
  uint32_t CurrentState       = hi2c->State;
 8004088:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800408c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800408e:	2904      	cmp	r1, #4
  uint32_t CurrentState       = hi2c->State;
 8004090:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004092:	d001      	beq.n	8004098 <HAL_I2C_ER_IRQHandler+0x7c>
 8004094:	2908      	cmp	r1, #8
 8004096:	d12c      	bne.n	80040f2 <HAL_I2C_ER_IRQHandler+0xd6>
 8004098:	2a28      	cmp	r2, #40	; 0x28
 800409a:	d12a      	bne.n	80040f2 <HAL_I2C_ER_IRQHandler+0xd6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800409c:	4a2b      	ldr	r2, [pc, #172]	; (800414c <HAL_I2C_ER_IRQHandler+0x130>)
 800409e:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040a6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040ac:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040b4:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80040b6:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80040b8:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80040ba:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 80040bc:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 80040be:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80040c6:	f7ff fba6 	bl	8003816 <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80040ca:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 80040ce:	d009      	beq.n	80040e4 <HAL_I2C_ER_IRQHandler+0xc8>
 80040d0:	05eb      	lsls	r3, r5, #23
 80040d2:	d507      	bpl.n	80040e4 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80040d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040d6:	f043 0308 	orr.w	r3, r3, #8
 80040da:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80040e2:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80040e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040e6:	b373      	cbz	r3, 8004146 <HAL_I2C_ER_IRQHandler+0x12a>
    I2C_ITError(hi2c);
 80040e8:	4620      	mov	r0, r4
}
 80040ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80040ee:	f7ff bb97 	b.w	8003820 <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 80040f2:	2a21      	cmp	r2, #33	; 0x21
 80040f4:	d123      	bne.n	800413e <HAL_I2C_ER_IRQHandler+0x122>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040f6:	4915      	ldr	r1, [pc, #84]	; (800414c <HAL_I2C_ER_IRQHandler+0x130>)
 80040f8:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040fa:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80040fc:	2220      	movs	r2, #32
 80040fe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004102:	2200      	movs	r2, #0
 8004104:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800410e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004110:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004114:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800411c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800411e:	4620      	mov	r0, r4
 8004120:	f7ff fb76 	bl	8003810 <HAL_I2C_SlaveTxCpltCallback>
 8004124:	e7d1      	b.n	80040ca <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004126:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004128:	f042 0204 	orr.w	r2, r2, #4
 800412c:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 800412e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004132:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8004134:	bf02      	ittt	eq
 8004136:	681a      	ldreq	r2, [r3, #0]
 8004138:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 800413c:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800413e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004142:	615a      	str	r2, [r3, #20]
 8004144:	e7c1      	b.n	80040ca <HAL_I2C_ER_IRQHandler+0xae>
 8004146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004148:	00010100 	.word	0x00010100
 800414c:	ffff0000 	.word	0xffff0000

08004150 <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004150:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004152:	b508      	push	{r3, lr}
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004154:	6803      	ldr	r3, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004156:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800415e:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8004160:	2200      	movs	r2, #0
 8004162:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004164:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8004166:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004168:	650a      	str	r2, [r1, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 800416a:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 800416e:	2960      	cmp	r1, #96	; 0x60
 8004170:	f04f 0120 	mov.w	r1, #32
    hi2c->State = HAL_I2C_STATE_READY;
 8004174:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004178:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 800417c:	d107      	bne.n	800418e <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800417e:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	f022 0201 	bic.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004188:	f7ff fb49 	bl	800381e <HAL_I2C_AbortCpltCallback>
 800418c:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE(hi2c);
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	f022 0201 	bic.w	r2, r2, #1
 8004194:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8004196:	f7ff fb41 	bl	800381c <HAL_I2C_ErrorCallback>
 800419a:	bd08      	pop	{r3, pc}

0800419c <HAL_I2C_GetState>:
  return hi2c->State;
 800419c:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 80041a0:	4770      	bx	lr

080041a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80041a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80041a4:	4606      	mov	r6, r0
{ 
 80041a6:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 80041a8:	2800      	cmp	r0, #0
 80041aa:	d064      	beq.n	8004276 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041ac:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 80041ae:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 80041b0:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 80041b4:	f002 fa9a 	bl	80066ec <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80041b8:	f854 0b10 	ldr.w	r0, [r4], #16
 80041bc:	f001 fd44 	bl	8005c48 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80041c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041c2:	466d      	mov	r5, sp
 80041c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80041d2:	1d37      	adds	r7, r6, #4
 80041d4:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80041d8:	6830      	ldr	r0, [r6, #0]
 80041da:	f001 fcf5 	bl	8005bc8 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80041de:	2100      	movs	r1, #0
 80041e0:	6830      	ldr	r0, [r6, #0]
 80041e2:	f001 fd37 	bl	8005c54 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 80041e6:	2100      	movs	r1, #0
 80041e8:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80041ea:	4632      	mov	r2, r6
 80041ec:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 80041f0:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041f2:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 80041f4:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 80041f8:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 80041fa:	3101      	adds	r1, #1
 80041fc:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 80041fe:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004202:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8004206:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8004208:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 800420a:	64d0      	str	r0, [r2, #76]	; 0x4c
 800420c:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 8004210:	d1f0      	bne.n	80041f4 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8004212:	2200      	movs	r2, #0
 8004214:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8004218:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 800421a:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 800421e:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8004222:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8004224:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8004228:	3201      	adds	r2, #1
 800422a:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 800422c:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004230:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8004234:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8004238:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 800423c:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 8004240:	6041      	str	r1, [r0, #4]
 8004242:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 8004246:	d1e8      	bne.n	800421a <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8004248:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800424a:	466d      	mov	r5, sp
 800424c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800424e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004250:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004252:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004256:	e885 0003 	stmia.w	r5, {r0, r1}
 800425a:	4670      	mov	r0, lr
 800425c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8004260:	f001 fd10 	bl	8005c84 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8004264:	2301      	movs	r3, #1
 8004266:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 800426a:	6830      	ldr	r0, [r6, #0]
 800426c:	f002 f82d 	bl	80062ca <USB_DevDisconnect>
 return HAL_OK;
 8004270:	2000      	movs	r0, #0
}
 8004272:	b00b      	add	sp, #44	; 0x2c
 8004274:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004276:	2001      	movs	r0, #1
 8004278:	e7fb      	b.n	8004272 <HAL_PCD_Init+0xd0>

0800427a <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 800427a:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 800427e:	2b01      	cmp	r3, #1
{ 
 8004280:	b510      	push	{r4, lr}
 8004282:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8004284:	d00c      	beq.n	80042a0 <HAL_PCD_Start+0x26>
 8004286:	2301      	movs	r3, #1
 8004288:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 800428c:	6800      	ldr	r0, [r0, #0]
 800428e:	f002 f810 	bl	80062b2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8004292:	6820      	ldr	r0, [r4, #0]
 8004294:	f001 fcd2 	bl	8005c3c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 8004298:	2000      	movs	r0, #0
 800429a:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800429e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80042a0:	2002      	movs	r0, #2
}
 80042a2:	bd10      	pop	{r4, pc}

080042a4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80042a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042a8:	f8d0 9000 	ldr.w	r9, [r0]
{
 80042ac:	b087      	sub	sp, #28
 80042ae:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80042b0:	4648      	mov	r0, r9
 80042b2:	f002 f844 	bl	800633e <USB_GetMode>
 80042b6:	9002      	str	r0, [sp, #8]
 80042b8:	2800      	cmp	r0, #0
 80042ba:	f040 812e 	bne.w	800451a <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 80042be:	6820      	ldr	r0, [r4, #0]
 80042c0:	f002 f80f 	bl	80062e2 <USB_ReadInterrupts>
 80042c4:	2800      	cmp	r0, #0
 80042c6:	f000 8128 	beq.w	800451a <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80042ca:	6820      	ldr	r0, [r4, #0]
 80042cc:	f002 f809 	bl	80062e2 <USB_ReadInterrupts>
 80042d0:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042d2:	bf48      	it	mi
 80042d4:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80042d6:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042d8:	bf42      	ittt	mi
 80042da:	6953      	ldrmi	r3, [r2, #20]
 80042dc:	f003 0302 	andmi.w	r3, r3, #2
 80042e0:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80042e2:	f001 fffe 	bl	80062e2 <USB_ReadInterrupts>
 80042e6:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 80042ea:	d00a      	beq.n	8004302 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80042ec:	6820      	ldr	r0, [r4, #0]
 80042ee:	f001 fffc 	bl	80062ea <USB_ReadDevAllOutEpInterrupt>
 80042f2:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 80042f6:	4607      	mov	r7, r0
 80042f8:	46a2      	mov	sl, r4
      epnum = 0U;
 80042fa:	2500      	movs	r5, #0
      
      while ( ep_intr )
 80042fc:	2f00      	cmp	r7, #0
 80042fe:	f040 810f 	bne.w	8004520 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004302:	6820      	ldr	r0, [r4, #0]
 8004304:	f001 ffed 	bl	80062e2 <USB_ReadInterrupts>
 8004308:	0341      	lsls	r1, r0, #13
 800430a:	d50b      	bpl.n	8004324 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800430c:	6820      	ldr	r0, [r4, #0]
 800430e:	f001 fff4 	bl	80062fa <USB_ReadDevAllInEpInterrupt>
 8004312:	4626      	mov	r6, r4
 8004314:	9003      	str	r0, [sp, #12]
 8004316:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 800431a:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800431c:	9b03      	ldr	r3, [sp, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	f040 813f 	bne.w	80045a2 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004324:	6820      	ldr	r0, [r4, #0]
 8004326:	f001 ffdc 	bl	80062e2 <USB_ReadInterrupts>
 800432a:	2800      	cmp	r0, #0
 800432c:	da0d      	bge.n	800434a <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800432e:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 8004332:	f023 0301 	bic.w	r3, r3, #1
 8004336:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800433a:	4620      	mov	r0, r4
 800433c:	f002 fa4c 	bl	80067d8 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004340:	6822      	ldr	r2, [r4, #0]
 8004342:	6953      	ldr	r3, [r2, #20]
 8004344:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004348:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800434a:	6820      	ldr	r0, [r4, #0]
 800434c:	f001 ffc9 	bl	80062e2 <USB_ReadInterrupts>
 8004350:	0506      	lsls	r6, r0, #20
 8004352:	d50b      	bpl.n	800436c <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004354:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 8004358:	07d8      	lsls	r0, r3, #31
 800435a:	d502      	bpl.n	8004362 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800435c:	4620      	mov	r0, r4
 800435e:	f002 fa23 	bl	80067a8 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004362:	6822      	ldr	r2, [r4, #0]
 8004364:	6953      	ldr	r3, [r2, #20]
 8004366:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800436a:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800436c:	6820      	ldr	r0, [r4, #0]
 800436e:	f001 ffb8 	bl	80062e2 <USB_ReadInterrupts>
 8004372:	04c1      	lsls	r1, r0, #19
 8004374:	d537      	bpl.n	80043e6 <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8004376:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 800437a:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 800437c:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800437e:	f023 0301 	bic.w	r3, r3, #1
 8004382:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8004384:	2110      	movs	r1, #16
 8004386:	f001 fd19 	bl	8005dbc <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800438a:	6861      	ldr	r1, [r4, #4]
 800438c:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8004390:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004392:	9802      	ldr	r0, [sp, #8]
 8004394:	4288      	cmp	r0, r1
 8004396:	f040 8192 	bne.w	80046be <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800439a:	f04f 33ff 	mov.w	r3, #4294967295
 800439e:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80043a0:	69f3      	ldr	r3, [r6, #28]
 80043a2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80043a6:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 80043a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 818f 	beq.w	80046ce <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 80043b0:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 80043b4:	f043 030b 	orr.w	r3, r3, #11
 80043b8:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 80043bc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80043be:	f043 030b 	orr.w	r3, r3, #11
 80043c2:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80043c4:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80043c8:	7c21      	ldrb	r1, [r4, #16]
 80043ca:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80043cc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80043d0:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80043d4:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80043d8:	f001 ffd0 	bl	800637c <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80043dc:	6822      	ldr	r2, [r4, #0]
 80043de:	6953      	ldr	r3, [r2, #20]
 80043e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043e4:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80043e6:	6820      	ldr	r0, [r4, #0]
 80043e8:	f001 ff7b 	bl	80062e2 <USB_ReadInterrupts>
 80043ec:	0482      	lsls	r2, r0, #18
 80043ee:	d51d      	bpl.n	800442c <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 80043f0:	6820      	ldr	r0, [r4, #0]
 80043f2:	f001 ffa8 	bl	8006346 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80043f6:	6820      	ldr	r0, [r4, #0]
 80043f8:	68c3      	ldr	r3, [r0, #12]
 80043fa:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80043fe:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8004400:	f001 fd05 	bl	8005e0e <USB_GetDevSpeed>
 8004404:	2800      	cmp	r0, #0
 8004406:	f040 816b 	bne.w	80046e0 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800440a:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800440c:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800440e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004412:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8004414:	68d3      	ldr	r3, [r2, #12]
 8004416:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 800441a:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800441c:	4620      	mov	r0, r4
 800441e:	f002 f9b2 	bl	8006786 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004422:	6822      	ldr	r2, [r4, #0]
 8004424:	6953      	ldr	r3, [r2, #20]
 8004426:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800442a:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800442c:	6820      	ldr	r0, [r4, #0]
 800442e:	f001 ff58 	bl	80062e2 <USB_ReadInterrupts>
 8004432:	06c3      	lsls	r3, r0, #27
 8004434:	d52b      	bpl.n	800448e <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004436:	6822      	ldr	r2, [r4, #0]
 8004438:	6993      	ldr	r3, [r2, #24]
 800443a:	f023 0310 	bic.w	r3, r3, #16
 800443e:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 8004440:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8004444:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8004448:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800444a:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800444e:	f040 81a8 	bne.w	80047a2 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004452:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004456:	421e      	tst	r6, r3
 8004458:	d014      	beq.n	8004484 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800445a:	271c      	movs	r7, #28
 800445c:	fb07 4708 	mla	r7, r7, r8, r4
 8004460:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8004464:	4632      	mov	r2, r6
 8004466:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 800446a:	4648      	mov	r0, r9
 800446c:	f001 fecb 	bl	8006206 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8004470:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8004474:	4433      	add	r3, r6
 8004476:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800447a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800447e:	441e      	add	r6, r3
 8004480:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004484:	6822      	ldr	r2, [r4, #0]
 8004486:	6993      	ldr	r3, [r2, #24]
 8004488:	f043 0310 	orr.w	r3, r3, #16
 800448c:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800448e:	6820      	ldr	r0, [r4, #0]
 8004490:	f001 ff27 	bl	80062e2 <USB_ReadInterrupts>
 8004494:	0707      	lsls	r7, r0, #28
 8004496:	d507      	bpl.n	80044a8 <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 8004498:	4620      	mov	r0, r4
 800449a:	f002 f970 	bl	800677e <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800449e:	6822      	ldr	r2, [r4, #0]
 80044a0:	6953      	ldr	r3, [r2, #20]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80044a8:	6820      	ldr	r0, [r4, #0]
 80044aa:	f001 ff1a 	bl	80062e2 <USB_ReadInterrupts>
 80044ae:	02c6      	lsls	r6, r0, #11
 80044b0:	d508      	bpl.n	80044c4 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 80044b2:	b2e9      	uxtb	r1, r5
 80044b4:	4620      	mov	r0, r4
 80044b6:	f002 f997 	bl	80067e8 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80044ba:	6822      	ldr	r2, [r4, #0]
 80044bc:	6953      	ldr	r3, [r2, #20]
 80044be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044c2:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80044c4:	6820      	ldr	r0, [r4, #0]
 80044c6:	f001 ff0c 	bl	80062e2 <USB_ReadInterrupts>
 80044ca:	0280      	lsls	r0, r0, #10
 80044cc:	d508      	bpl.n	80044e0 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 80044ce:	b2e9      	uxtb	r1, r5
 80044d0:	4620      	mov	r0, r4
 80044d2:	f002 f985 	bl	80067e0 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044d6:	6822      	ldr	r2, [r4, #0]
 80044d8:	6953      	ldr	r3, [r2, #20]
 80044da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044de:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80044e0:	6820      	ldr	r0, [r4, #0]
 80044e2:	f001 fefe 	bl	80062e2 <USB_ReadInterrupts>
 80044e6:	0041      	lsls	r1, r0, #1
 80044e8:	d507      	bpl.n	80044fa <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 80044ea:	4620      	mov	r0, r4
 80044ec:	f002 f980 	bl	80067f0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80044f0:	6822      	ldr	r2, [r4, #0]
 80044f2:	6953      	ldr	r3, [r2, #20]
 80044f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044f8:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80044fa:	6820      	ldr	r0, [r4, #0]
 80044fc:	f001 fef1 	bl	80062e2 <USB_ReadInterrupts>
 8004500:	0742      	lsls	r2, r0, #29
 8004502:	d50a      	bpl.n	800451a <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004508:	076b      	lsls	r3, r5, #29
 800450a:	d502      	bpl.n	8004512 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800450c:	4620      	mov	r0, r4
 800450e:	f002 f973 	bl	80067f8 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	685a      	ldr	r2, [r3, #4]
 8004516:	4315      	orrs	r5, r2
 8004518:	605d      	str	r5, [r3, #4]
    }
  }
}
 800451a:	b007      	add	sp, #28
 800451c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 8004520:	07f8      	lsls	r0, r7, #31
 8004522:	d538      	bpl.n	8004596 <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8004524:	fa5f fb85 	uxtb.w	fp, r5
 8004528:	4659      	mov	r1, fp
 800452a:	6820      	ldr	r0, [r4, #0]
 800452c:	f001 feed 	bl	800630a <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004530:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8004534:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004536:	d021      	beq.n	800457c <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 8004538:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800453a:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 800453c:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800453e:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 8004540:	d10c      	bne.n	800455c <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 8004542:	6931      	ldr	r1, [r6, #16]
 8004544:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 8004548:	f3c1 0112 	ubfx	r1, r1, #0, #19
 800454c:	1a41      	subs	r1, r0, r1
 800454e:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8004552:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 8004556:	4408      	add	r0, r1
 8004558:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800455c:	4659      	mov	r1, fp
 800455e:	4620      	mov	r0, r4
 8004560:	f002 f8fc 	bl	800675c <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8004564:	6921      	ldr	r1, [r4, #16]
 8004566:	2901      	cmp	r1, #1
 8004568:	d108      	bne.n	800457c <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800456a:	b93d      	cbnz	r5, 800457c <HAL_PCD_IRQHandler+0x2d8>
 800456c:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8004570:	b922      	cbnz	r2, 800457c <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004572:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8004576:	6820      	ldr	r0, [r4, #0]
 8004578:	f001 ff00 	bl	800637c <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800457c:	f018 0f08 	tst.w	r8, #8
 8004580:	d004      	beq.n	800458c <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 8004582:	4620      	mov	r0, r4
 8004584:	f002 f8e4 	bl	8006750 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004588:	2308      	movs	r3, #8
 800458a:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800458c:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004590:	bf1c      	itt	ne
 8004592:	2310      	movne	r3, #16
 8004594:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8004596:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8004598:	087f      	lsrs	r7, r7, #1
 800459a:	3620      	adds	r6, #32
 800459c:	f10a 0a1c 	add.w	sl, sl, #28
 80045a0:	e6ac      	b.n	80042fc <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 80045a2:	9b03      	ldr	r3, [sp, #12]
 80045a4:	07da      	lsls	r2, r3, #31
 80045a6:	d558      	bpl.n	800465a <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 80045a8:	fa5f fb85 	uxtb.w	fp, r5
 80045ac:	4659      	mov	r1, fp
 80045ae:	6820      	ldr	r0, [r4, #0]
 80045b0:	f001 feb5 	bl	800631e <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80045b4:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 80045b6:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80045b8:	d520      	bpl.n	80045fc <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045ba:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 80045be:	2101      	movs	r1, #1
 80045c0:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045c2:	ea23 0301 	bic.w	r3, r3, r1
 80045c6:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80045ca:	2301      	movs	r3, #1
 80045cc:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 80045d0:	6923      	ldr	r3, [r4, #16]
 80045d2:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 80045d4:	bf01      	itttt	eq
 80045d6:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 80045d8:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 80045da:	189b      	addeq	r3, r3, r2
 80045dc:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 80045de:	4659      	mov	r1, fp
 80045e0:	4620      	mov	r0, r4
 80045e2:	f002 f8c4 	bl	800676e <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 80045e6:	6921      	ldr	r1, [r4, #16]
 80045e8:	2901      	cmp	r1, #1
 80045ea:	d107      	bne.n	80045fc <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80045ec:	b935      	cbnz	r5, 80045fc <HAL_PCD_IRQHandler+0x358>
 80045ee:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80045f0:	b923      	cbnz	r3, 80045fc <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045f2:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80045f6:	6820      	ldr	r0, [r4, #0]
 80045f8:	f001 fec0 	bl	800637c <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80045fc:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80045fe:	bf44      	itt	mi
 8004600:	2308      	movmi	r3, #8
 8004602:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004606:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004608:	bf44      	itt	mi
 800460a:	2310      	movmi	r3, #16
 800460c:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004610:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004612:	bf44      	itt	mi
 8004614:	2340      	movmi	r3, #64	; 0x40
 8004616:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800461a:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800461c:	bf44      	itt	mi
 800461e:	2302      	movmi	r3, #2
 8004620:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004624:	063f      	lsls	r7, r7, #24
 8004626:	d518      	bpl.n	800465a <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 800462c:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 800462e:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8004630:	1aff      	subs	r7, r7, r3
 8004632:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8004634:	429f      	cmp	r7, r3
 8004636:	bf28      	it	cs
 8004638:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800463a:	9b04      	ldr	r3, [sp, #16]
 800463c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8004640:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8004644:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 8004648:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800464c:	9305      	str	r3, [sp, #20]
 800464e:	9b05      	ldr	r3, [sp, #20]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	b29b      	uxth	r3, r3
 8004654:	4553      	cmp	r3, sl
 8004656:	d808      	bhi.n	800466a <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8004658:	b32f      	cbz	r7, 80046a6 <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 800465a:	9b03      	ldr	r3, [sp, #12]
 800465c:	085b      	lsrs	r3, r3, #1
        epnum++;
 800465e:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8004660:	9303      	str	r3, [sp, #12]
 8004662:	361c      	adds	r6, #28
 8004664:	f108 0820 	add.w	r8, r8, #32
 8004668:	e658      	b.n	800431c <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 800466a:	6d32      	ldr	r2, [r6, #80]	; 0x50
 800466c:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800466e:	4293      	cmp	r3, r2
 8004670:	d9f2      	bls.n	8004658 <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0f0      	beq.n	8004658 <HAL_PCD_IRQHandler+0x3b4>
 8004676:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8004678:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 800467a:	1a9b      	subs	r3, r3, r2
 800467c:	429f      	cmp	r7, r3
 800467e:	bf28      	it	cs
 8004680:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8004682:	7c23      	ldrb	r3, [r4, #16]
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	465a      	mov	r2, fp
 8004688:	b2bb      	uxth	r3, r7
 800468a:	6c71      	ldr	r1, [r6, #68]	; 0x44
 800468c:	f001 fda7 	bl	80061de <USB_WritePacket>
    ep->xfer_buff  += len;
 8004690:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8004692:	443b      	add	r3, r7
 8004694:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 8004696:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 8004698:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 800469c:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 800469e:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 80046a2:	6533      	str	r3, [r6, #80]	; 0x50
 80046a4:	e7d3      	b.n	800464e <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046a6:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 80046a8:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046aa:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 80046ae:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 80046b2:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046b4:	ea23 0302 	bic.w	r3, r3, r2
 80046b8:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 80046bc:	e7cd      	b.n	800465a <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046be:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80046c0:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c2:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 80046c4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c8:	9002      	str	r0, [sp, #8]
 80046ca:	3320      	adds	r3, #32
 80046cc:	e661      	b.n	8004392 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 80046ce:	6973      	ldr	r3, [r6, #20]
 80046d0:	f043 030b 	orr.w	r3, r3, #11
 80046d4:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 80046d6:	6933      	ldr	r3, [r6, #16]
 80046d8:	f043 030b 	orr.w	r3, r3, #11
 80046dc:	6133      	str	r3, [r6, #16]
 80046de:	e671      	b.n	80043c4 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 80046e0:	2303      	movs	r3, #3
 80046e2:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 80046e4:	2340      	movs	r3, #64	; 0x40
 80046e6:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 80046e8:	f000 fbf8 	bl	8004edc <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 80046ec:	4b34      	ldr	r3, [pc, #208]	; (80047c0 <HAL_PCD_IRQHandler+0x51c>)
 80046ee:	4a35      	ldr	r2, [pc, #212]	; (80047c4 <HAL_PCD_IRQHandler+0x520>)
 80046f0:	4403      	add	r3, r0
 80046f2:	4293      	cmp	r3, r2
 80046f4:	6823      	ldr	r3, [r4, #0]
 80046f6:	d804      	bhi.n	8004702 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80046fe:	60da      	str	r2, [r3, #12]
 8004700:	e68c      	b.n	800441c <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 8004702:	4a31      	ldr	r2, [pc, #196]	; (80047c8 <HAL_PCD_IRQHandler+0x524>)
 8004704:	4931      	ldr	r1, [pc, #196]	; (80047cc <HAL_PCD_IRQHandler+0x528>)
 8004706:	4402      	add	r2, r0
 8004708:	428a      	cmp	r2, r1
 800470a:	d803      	bhi.n	8004714 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8004712:	e7f4      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 8004714:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8004718:	492d      	ldr	r1, [pc, #180]	; (80047d0 <HAL_PCD_IRQHandler+0x52c>)
 800471a:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 800471e:	428a      	cmp	r2, r1
 8004720:	d803      	bhi.n	800472a <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8004728:	e7e9      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 800472a:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 800472e:	4929      	ldr	r1, [pc, #164]	; (80047d4 <HAL_PCD_IRQHandler+0x530>)
 8004730:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8004734:	428a      	cmp	r2, r1
 8004736:	d803      	bhi.n	8004740 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800473e:	e7de      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 8004740:	4a25      	ldr	r2, [pc, #148]	; (80047d8 <HAL_PCD_IRQHandler+0x534>)
 8004742:	4926      	ldr	r1, [pc, #152]	; (80047dc <HAL_PCD_IRQHandler+0x538>)
 8004744:	4402      	add	r2, r0
 8004746:	428a      	cmp	r2, r1
 8004748:	d803      	bhi.n	8004752 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800474a:	68da      	ldr	r2, [r3, #12]
 800474c:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8004750:	e7d5      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 8004752:	4a23      	ldr	r2, [pc, #140]	; (80047e0 <HAL_PCD_IRQHandler+0x53c>)
 8004754:	4923      	ldr	r1, [pc, #140]	; (80047e4 <HAL_PCD_IRQHandler+0x540>)
 8004756:	4402      	add	r2, r0
 8004758:	428a      	cmp	r2, r1
 800475a:	d803      	bhi.n	8004764 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8004762:	e7cc      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8004764:	4a20      	ldr	r2, [pc, #128]	; (80047e8 <HAL_PCD_IRQHandler+0x544>)
 8004766:	4921      	ldr	r1, [pc, #132]	; (80047ec <HAL_PCD_IRQHandler+0x548>)
 8004768:	4402      	add	r2, r0
 800476a:	428a      	cmp	r2, r1
 800476c:	d803      	bhi.n	8004776 <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800476e:	68da      	ldr	r2, [r3, #12]
 8004770:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8004774:	e7c3      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 8004776:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 800477a:	491d      	ldr	r1, [pc, #116]	; (80047f0 <HAL_PCD_IRQHandler+0x54c>)
 800477c:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8004780:	428a      	cmp	r2, r1
 8004782:	d803      	bhi.n	800478c <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800478a:	e7b8      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 800478c:	4a19      	ldr	r2, [pc, #100]	; (80047f4 <HAL_PCD_IRQHandler+0x550>)
 800478e:	491a      	ldr	r1, [pc, #104]	; (80047f8 <HAL_PCD_IRQHandler+0x554>)
 8004790:	4402      	add	r2, r0
 8004792:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	bf94      	ite	ls
 8004798:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800479c:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 80047a0:	e7ad      	b.n	80046fe <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 80047a2:	2b06      	cmp	r3, #6
 80047a4:	f47f ae6e 	bne.w	8004484 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80047a8:	2208      	movs	r2, #8
 80047aa:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 80047ae:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80047b0:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80047b2:	f001 fd28 	bl	8006206 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80047b6:	fb07 4708 	mla	r7, r7, r8, r4
 80047ba:	f3c6 160a 	ubfx	r6, r6, #4, #11
 80047be:	e65c      	b.n	800447a <HAL_PCD_IRQHandler+0x1d6>
 80047c0:	ff275340 	.word	0xff275340
 80047c4:	000c34ff 	.word	0x000c34ff
 80047c8:	ff1b1e40 	.word	0xff1b1e40
 80047cc:	000f423f 	.word	0x000f423f
 80047d0:	00124f7f 	.word	0x00124f7f
 80047d4:	0013d61f 	.word	0x0013d61f
 80047d8:	fee5b660 	.word	0xfee5b660
 80047dc:	0016e35f 	.word	0x0016e35f
 80047e0:	feced300 	.word	0xfeced300
 80047e4:	001b773f 	.word	0x001b773f
 80047e8:	feb35bc0 	.word	0xfeb35bc0
 80047ec:	002191bf 	.word	0x002191bf
 80047f0:	0038751f 	.word	0x0038751f
 80047f4:	fe5954e0 	.word	0xfe5954e0
 80047f8:	00419cdf 	.word	0x00419cdf

080047fc <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 80047fc:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8004800:	2b01      	cmp	r3, #1
{
 8004802:	b510      	push	{r4, lr}
 8004804:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8004806:	d009      	beq.n	800481c <HAL_PCD_SetAddress+0x20>
 8004808:	2301      	movs	r3, #1
 800480a:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800480e:	6800      	ldr	r0, [r0, #0]
 8004810:	f001 fd3f 	bl	8006292 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8004814:	2000      	movs	r0, #0
 8004816:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800481a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 800481c:	2002      	movs	r0, #2
}
 800481e:	bd10      	pop	{r4, pc}

08004820 <HAL_PCD_EP_Open>:
{
 8004820:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 8004822:	b24e      	sxtb	r6, r1
 8004824:	2e00      	cmp	r6, #0
{
 8004826:	4604      	mov	r4, r0
 8004828:	f04f 051c 	mov.w	r5, #28
 800482c:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8004830:	bfb5      	itete	lt
 8004832:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8004836:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800483a:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800483c:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 8004840:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 8004842:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 8004844:	bfb8      	it	lt
 8004846:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 8004848:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 800484a:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 800484c:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 8004850:	bf04      	itt	eq
 8004852:	2300      	moveq	r3, #0
 8004854:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 8004856:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8004858:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 800485a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 800485e:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 8004860:	2b01      	cmp	r3, #1
 8004862:	d009      	beq.n	8004878 <HAL_PCD_EP_Open+0x58>
 8004864:	2301      	movs	r3, #1
 8004866:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800486a:	6820      	ldr	r0, [r4, #0]
 800486c:	f001 faea 	bl	8005e44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8004870:	2000      	movs	r0, #0
 8004872:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 8004876:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 8004878:	2002      	movs	r0, #2
}
 800487a:	bd70      	pop	{r4, r5, r6, pc}

0800487c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 800487c:	b24b      	sxtb	r3, r1
 800487e:	2b00      	cmp	r3, #0
{  
 8004880:	b510      	push	{r4, lr}
 8004882:	f04f 021c 	mov.w	r2, #28
 8004886:	4604      	mov	r4, r0
 8004888:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800488c:	bfb5      	itete	lt
 800488e:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8004892:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8004896:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8004898:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 800489c:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 800489e:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 80048a0:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80048a2:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d009      	beq.n	80048be <HAL_PCD_EP_Close+0x42>
 80048aa:	2301      	movs	r3, #1
 80048ac:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 80048b0:	6820      	ldr	r0, [r4, #0]
 80048b2:	f001 fb06 	bl	8005ec2 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 80048b6:	2000      	movs	r0, #0
 80048b8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80048bc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80048be:	2002      	movs	r0, #2
}
 80048c0:	bd10      	pop	{r4, pc}

080048c2 <HAL_PCD_EP_Receive>:
{
 80048c2:	b538      	push	{r3, r4, r5, lr}
 80048c4:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80048c8:	241c      	movs	r4, #28
 80048ca:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 80048ce:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80048d2:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 80048d6:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 80048da:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 80048dc:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 80048e0:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 80048e4:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 80048e8:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 80048ec:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80048ee:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80048f0:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 80048f2:	bf08      	it	eq
 80048f4:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 80048f8:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 80048fa:	b91d      	cbnz	r5, 8004904 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80048fc:	f001 fc02 	bl	8006104 <USB_EP0StartXfer>
}
 8004900:	2000      	movs	r0, #0
 8004902:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8004904:	f001 fb38 	bl	8005f78 <USB_EPStartXfer>
 8004908:	e7fa      	b.n	8004900 <HAL_PCD_EP_Receive+0x3e>

0800490a <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 800490a:	231c      	movs	r3, #28
 800490c:	f001 010f 	and.w	r1, r1, #15
 8004910:	fb03 0101 	mla	r1, r3, r1, r0
}
 8004914:	f8b1 0210 	ldrh.w	r0, [r1, #528]	; 0x210
 8004918:	4770      	bx	lr

0800491a <HAL_PCD_EP_Transmit>:
{
 800491a:	b538      	push	{r3, r4, r5, lr}
 800491c:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8004920:	241c      	movs	r4, #28
 8004922:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8004926:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800492a:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 800492c:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 800492e:	2300      	movs	r3, #0
 8004930:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 8004932:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 8004934:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8004936:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 800493a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 800493e:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8004940:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8004942:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8004944:	bf08      	it	eq
 8004946:	64a2      	streq	r2, [r4, #72]	; 0x48
 8004948:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 800494a:	b91d      	cbnz	r5, 8004954 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800494c:	f001 fbda 	bl	8006104 <USB_EP0StartXfer>
}
 8004950:	2000      	movs	r0, #0
 8004952:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8004954:	f001 fb10 	bl	8005f78 <USB_EPStartXfer>
 8004958:	e7fa      	b.n	8004950 <HAL_PCD_EP_Transmit+0x36>

0800495a <HAL_PCD_EP_SetStall>:
{
 800495a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 800495c:	b24b      	sxtb	r3, r1
 800495e:	2b00      	cmp	r3, #0
 8004960:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8004964:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8004968:	bfb5      	itete	lt
 800496a:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 800496e:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8004972:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8004974:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 8004978:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800497a:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 800497c:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 800497e:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8004980:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8004982:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8004984:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8004988:	4293      	cmp	r3, r2
{
 800498a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 800498c:	d00f      	beq.n	80049ae <HAL_PCD_EP_SetStall+0x54>
 800498e:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 8004992:	6800      	ldr	r0, [r0, #0]
 8004994:	f001 fc45 	bl	8006222 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8004998:	b92d      	cbnz	r5, 80049a6 <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800499a:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 800499e:	7c21      	ldrb	r1, [r4, #16]
 80049a0:	6820      	ldr	r0, [r4, #0]
 80049a2:	f001 fceb 	bl	800637c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 80049a6:	2000      	movs	r0, #0
 80049a8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80049ac:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80049ae:	2002      	movs	r0, #2
}
 80049b0:	bd38      	pop	{r3, r4, r5, pc}

080049b2 <HAL_PCD_EP_ClrStall>:
{
 80049b2:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 80049b4:	b24b      	sxtb	r3, r1
 80049b6:	2b00      	cmp	r3, #0
{
 80049b8:	4605      	mov	r5, r0
 80049ba:	f04f 021c 	mov.w	r2, #28
 80049be:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80049c2:	bfb5      	itete	lt
 80049c4:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 80049c8:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80049cc:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 80049ce:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80049d2:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 80049d4:	2400      	movs	r4, #0
 80049d6:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 80049d8:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80049da:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80049dc:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d009      	beq.n	80049f8 <HAL_PCD_EP_ClrStall+0x46>
 80049e4:	2301      	movs	r3, #1
 80049e6:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 80049ea:	6828      	ldr	r0, [r5, #0]
 80049ec:	f001 fc38 	bl	8006260 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80049f0:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 80049f4:	4620      	mov	r0, r4
 80049f6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80049f8:	2002      	movs	r0, #2
}
 80049fa:	bd38      	pop	{r3, r4, r5, pc}

080049fc <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80049fc:	6800      	ldr	r0, [r0, #0]
{
 80049fe:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a00:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 8004a02:	b921      	cbnz	r1, 8004a0e <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8004a04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a08:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 8004a0a:	2000      	movs	r0, #0
 8004a0c:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8004a0e:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 8004a10:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8004a12:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 8004a16:	1e4e      	subs	r6, r1, #1
 8004a18:	b2ec      	uxtb	r4, r5
 8004a1a:	42b4      	cmp	r4, r6
 8004a1c:	f105 0501 	add.w	r5, r5, #1
 8004a20:	db06      	blt.n	8004a30 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 8004a22:	313f      	adds	r1, #63	; 0x3f
 8004a24:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8004a28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a2c:	6043      	str	r3, [r0, #4]
 8004a2e:	e7ec      	b.n	8004a0a <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 8004a30:	3440      	adds	r4, #64	; 0x40
 8004a32:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8004a36:	6864      	ldr	r4, [r4, #4]
 8004a38:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004a3c:	e7ec      	b.n	8004a18 <HAL_PCDEx_SetTxFiFo+0x1c>

08004a3e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8004a3e:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8004a40:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8004a42:	6259      	str	r1, [r3, #36]	; 0x24
}
 8004a44:	4770      	bx	lr
	...

08004a48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a48:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a4c:	4604      	mov	r4, r0
 8004a4e:	b918      	cbnz	r0, 8004a58 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8004a50:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8004a52:	b002      	add	sp, #8
 8004a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a58:	6803      	ldr	r3, [r0, #0]
 8004a5a:	07dd      	lsls	r5, r3, #31
 8004a5c:	d410      	bmi.n	8004a80 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	0798      	lsls	r0, r3, #30
 8004a62:	d458      	bmi.n	8004b16 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a64:	6823      	ldr	r3, [r4, #0]
 8004a66:	071a      	lsls	r2, r3, #28
 8004a68:	f100 809a 	bmi.w	8004ba0 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a6c:	6823      	ldr	r3, [r4, #0]
 8004a6e:	075b      	lsls	r3, r3, #29
 8004a70:	f100 80b8 	bmi.w	8004be4 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a74:	69a2      	ldr	r2, [r4, #24]
 8004a76:	2a00      	cmp	r2, #0
 8004a78:	f040 8119 	bne.w	8004cae <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e7e8      	b.n	8004a52 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a80:	4ba6      	ldr	r3, [pc, #664]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	f002 020c 	and.w	r2, r2, #12
 8004a88:	2a04      	cmp	r2, #4
 8004a8a:	d007      	beq.n	8004a9c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a8c:	689a      	ldr	r2, [r3, #8]
 8004a8e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a92:	2a08      	cmp	r2, #8
 8004a94:	d10a      	bne.n	8004aac <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	0259      	lsls	r1, r3, #9
 8004a9a:	d507      	bpl.n	8004aac <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a9c:	4b9f      	ldr	r3, [pc, #636]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	039a      	lsls	r2, r3, #14
 8004aa2:	d5dc      	bpl.n	8004a5e <HAL_RCC_OscConfig+0x16>
 8004aa4:	6863      	ldr	r3, [r4, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1d9      	bne.n	8004a5e <HAL_RCC_OscConfig+0x16>
 8004aaa:	e7d1      	b.n	8004a50 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aac:	6863      	ldr	r3, [r4, #4]
 8004aae:	4d9b      	ldr	r5, [pc, #620]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ab4:	d111      	bne.n	8004ada <HAL_RCC_OscConfig+0x92>
 8004ab6:	682b      	ldr	r3, [r5, #0]
 8004ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004abc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004abe:	f7fd fca9 	bl	8002414 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac2:	4d96      	ldr	r5, [pc, #600]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8004ac4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac6:	682b      	ldr	r3, [r5, #0]
 8004ac8:	039b      	lsls	r3, r3, #14
 8004aca:	d4c8      	bmi.n	8004a5e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004acc:	f7fd fca2 	bl	8002414 <HAL_GetTick>
 8004ad0:	1b80      	subs	r0, r0, r6
 8004ad2:	2864      	cmp	r0, #100	; 0x64
 8004ad4:	d9f7      	bls.n	8004ac6 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8004ad6:	2003      	movs	r0, #3
 8004ad8:	e7bb      	b.n	8004a52 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ada:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ade:	d104      	bne.n	8004aea <HAL_RCC_OscConfig+0xa2>
 8004ae0:	682b      	ldr	r3, [r5, #0]
 8004ae2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ae6:	602b      	str	r3, [r5, #0]
 8004ae8:	e7e5      	b.n	8004ab6 <HAL_RCC_OscConfig+0x6e>
 8004aea:	682a      	ldr	r2, [r5, #0]
 8004aec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004af0:	602a      	str	r2, [r5, #0]
 8004af2:	682a      	ldr	r2, [r5, #0]
 8004af4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004af8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1df      	bne.n	8004abe <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8004afe:	f7fd fc89 	bl	8002414 <HAL_GetTick>
 8004b02:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b04:	682b      	ldr	r3, [r5, #0]
 8004b06:	039f      	lsls	r7, r3, #14
 8004b08:	d5a9      	bpl.n	8004a5e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b0a:	f7fd fc83 	bl	8002414 <HAL_GetTick>
 8004b0e:	1b80      	subs	r0, r0, r6
 8004b10:	2864      	cmp	r0, #100	; 0x64
 8004b12:	d9f7      	bls.n	8004b04 <HAL_RCC_OscConfig+0xbc>
 8004b14:	e7df      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b16:	4b81      	ldr	r3, [pc, #516]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	f012 0f0c 	tst.w	r2, #12
 8004b1e:	d007      	beq.n	8004b30 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b20:	689a      	ldr	r2, [r3, #8]
 8004b22:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b26:	2a08      	cmp	r2, #8
 8004b28:	d111      	bne.n	8004b4e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	025e      	lsls	r6, r3, #9
 8004b2e:	d40e      	bmi.n	8004b4e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b30:	4b7a      	ldr	r3, [pc, #488]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	0795      	lsls	r5, r2, #30
 8004b36:	d502      	bpl.n	8004b3e <HAL_RCC_OscConfig+0xf6>
 8004b38:	68e2      	ldr	r2, [r4, #12]
 8004b3a:	2a01      	cmp	r2, #1
 8004b3c:	d188      	bne.n	8004a50 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	6921      	ldr	r1, [r4, #16]
 8004b42:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8004b46:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8004b4a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b4c:	e78a      	b.n	8004a64 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b4e:	68e2      	ldr	r2, [r4, #12]
 8004b50:	4b73      	ldr	r3, [pc, #460]	; (8004d20 <HAL_RCC_OscConfig+0x2d8>)
 8004b52:	b1b2      	cbz	r2, 8004b82 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8004b54:	2201      	movs	r2, #1
 8004b56:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004b58:	f7fd fc5c 	bl	8002414 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5c:	4d6f      	ldr	r5, [pc, #444]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8004b5e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	0798      	lsls	r0, r3, #30
 8004b64:	d507      	bpl.n	8004b76 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b66:	682b      	ldr	r3, [r5, #0]
 8004b68:	6922      	ldr	r2, [r4, #16]
 8004b6a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004b6e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004b72:	602b      	str	r3, [r5, #0]
 8004b74:	e776      	b.n	8004a64 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b76:	f7fd fc4d 	bl	8002414 <HAL_GetTick>
 8004b7a:	1b80      	subs	r0, r0, r6
 8004b7c:	2802      	cmp	r0, #2
 8004b7e:	d9ef      	bls.n	8004b60 <HAL_RCC_OscConfig+0x118>
 8004b80:	e7a9      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8004b82:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004b84:	f7fd fc46 	bl	8002414 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b88:	4d64      	ldr	r5, [pc, #400]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8004b8a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8c:	682b      	ldr	r3, [r5, #0]
 8004b8e:	0799      	lsls	r1, r3, #30
 8004b90:	f57f af68 	bpl.w	8004a64 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b94:	f7fd fc3e 	bl	8002414 <HAL_GetTick>
 8004b98:	1b80      	subs	r0, r0, r6
 8004b9a:	2802      	cmp	r0, #2
 8004b9c:	d9f6      	bls.n	8004b8c <HAL_RCC_OscConfig+0x144>
 8004b9e:	e79a      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ba0:	6962      	ldr	r2, [r4, #20]
 8004ba2:	4b60      	ldr	r3, [pc, #384]	; (8004d24 <HAL_RCC_OscConfig+0x2dc>)
 8004ba4:	b17a      	cbz	r2, 8004bc6 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004baa:	f7fd fc33 	bl	8002414 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bae:	4d5b      	ldr	r5, [pc, #364]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8004bb0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bb2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004bb4:	079f      	lsls	r7, r3, #30
 8004bb6:	f53f af59 	bmi.w	8004a6c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bba:	f7fd fc2b 	bl	8002414 <HAL_GetTick>
 8004bbe:	1b80      	subs	r0, r0, r6
 8004bc0:	2802      	cmp	r0, #2
 8004bc2:	d9f6      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x16a>
 8004bc4:	e787      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8004bc6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004bc8:	f7fd fc24 	bl	8002414 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bcc:	4d53      	ldr	r5, [pc, #332]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8004bce:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bd0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004bd2:	0798      	lsls	r0, r3, #30
 8004bd4:	f57f af4a 	bpl.w	8004a6c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bd8:	f7fd fc1c 	bl	8002414 <HAL_GetTick>
 8004bdc:	1b80      	subs	r0, r0, r6
 8004bde:	2802      	cmp	r0, #2
 8004be0:	d9f6      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x188>
 8004be2:	e778      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004be4:	4b4d      	ldr	r3, [pc, #308]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004be6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004be8:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8004bec:	d128      	bne.n	8004c40 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bee:	9201      	str	r2, [sp, #4]
 8004bf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bf2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004bf6:	641a      	str	r2, [r3, #64]	; 0x40
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfe:	9301      	str	r3, [sp, #4]
 8004c00:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004c02:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c04:	4d48      	ldr	r5, [pc, #288]	; (8004d28 <HAL_RCC_OscConfig+0x2e0>)
 8004c06:	682b      	ldr	r3, [r5, #0]
 8004c08:	05d9      	lsls	r1, r3, #23
 8004c0a:	d51b      	bpl.n	8004c44 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c0c:	68a3      	ldr	r3, [r4, #8]
 8004c0e:	4d43      	ldr	r5, [pc, #268]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d127      	bne.n	8004c64 <HAL_RCC_OscConfig+0x21c>
 8004c14:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004c16:	f043 0301 	orr.w	r3, r3, #1
 8004c1a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004c1c:	f7fd fbfa 	bl	8002414 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c20:	4d3e      	ldr	r5, [pc, #248]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8004c22:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c24:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c28:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004c2a:	079b      	lsls	r3, r3, #30
 8004c2c:	d539      	bpl.n	8004ca2 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8004c2e:	2e00      	cmp	r6, #0
 8004c30:	f43f af20 	beq.w	8004a74 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c34:	4a39      	ldr	r2, [pc, #228]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004c36:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004c38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c3e:	e719      	b.n	8004a74 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8004c40:	2600      	movs	r6, #0
 8004c42:	e7df      	b.n	8004c04 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c44:	682b      	ldr	r3, [r5, #0]
 8004c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c4a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004c4c:	f7fd fbe2 	bl	8002414 <HAL_GetTick>
 8004c50:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c52:	682b      	ldr	r3, [r5, #0]
 8004c54:	05da      	lsls	r2, r3, #23
 8004c56:	d4d9      	bmi.n	8004c0c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c58:	f7fd fbdc 	bl	8002414 <HAL_GetTick>
 8004c5c:	1bc0      	subs	r0, r0, r7
 8004c5e:	2802      	cmp	r0, #2
 8004c60:	d9f7      	bls.n	8004c52 <HAL_RCC_OscConfig+0x20a>
 8004c62:	e738      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c64:	2b05      	cmp	r3, #5
 8004c66:	d104      	bne.n	8004c72 <HAL_RCC_OscConfig+0x22a>
 8004c68:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004c6a:	f043 0304 	orr.w	r3, r3, #4
 8004c6e:	672b      	str	r3, [r5, #112]	; 0x70
 8004c70:	e7d0      	b.n	8004c14 <HAL_RCC_OscConfig+0x1cc>
 8004c72:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8004c74:	f022 0201 	bic.w	r2, r2, #1
 8004c78:	672a      	str	r2, [r5, #112]	; 0x70
 8004c7a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8004c7c:	f022 0204 	bic.w	r2, r2, #4
 8004c80:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1ca      	bne.n	8004c1c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8004c86:	f7fd fbc5 	bl	8002414 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c8a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004c8e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c90:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004c92:	0798      	lsls	r0, r3, #30
 8004c94:	d5cb      	bpl.n	8004c2e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c96:	f7fd fbbd 	bl	8002414 <HAL_GetTick>
 8004c9a:	1bc0      	subs	r0, r0, r7
 8004c9c:	4540      	cmp	r0, r8
 8004c9e:	d9f7      	bls.n	8004c90 <HAL_RCC_OscConfig+0x248>
 8004ca0:	e719      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca2:	f7fd fbb7 	bl	8002414 <HAL_GetTick>
 8004ca6:	1bc0      	subs	r0, r0, r7
 8004ca8:	4540      	cmp	r0, r8
 8004caa:	d9bd      	bls.n	8004c28 <HAL_RCC_OscConfig+0x1e0>
 8004cac:	e713      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cae:	4d1b      	ldr	r5, [pc, #108]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
 8004cb0:	68ab      	ldr	r3, [r5, #8]
 8004cb2:	f003 030c 	and.w	r3, r3, #12
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	f43f aeca 	beq.w	8004a50 <HAL_RCC_OscConfig+0x8>
 8004cbc:	4e1b      	ldr	r6, [pc, #108]	; (8004d2c <HAL_RCC_OscConfig+0x2e4>)
 8004cbe:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cc0:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8004cc2:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cc4:	d134      	bne.n	8004d30 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8004cc6:	f7fd fba5 	bl	8002414 <HAL_GetTick>
 8004cca:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	0199      	lsls	r1, r3, #6
 8004cd0:	d41e      	bmi.n	8004d10 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cd2:	6a22      	ldr	r2, [r4, #32]
 8004cd4:	69e3      	ldr	r3, [r4, #28]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004cda:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004cde:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004ce0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004ce4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ce6:	4c0d      	ldr	r4, [pc, #52]	; (8004d1c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ce8:	0852      	lsrs	r2, r2, #1
 8004cea:	3a01      	subs	r2, #1
 8004cec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cf0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004cf6:	f7fd fb8d 	bl	8002414 <HAL_GetTick>
 8004cfa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	019a      	lsls	r2, r3, #6
 8004d00:	f53f aebc 	bmi.w	8004a7c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d04:	f7fd fb86 	bl	8002414 <HAL_GetTick>
 8004d08:	1b40      	subs	r0, r0, r5
 8004d0a:	2802      	cmp	r0, #2
 8004d0c:	d9f6      	bls.n	8004cfc <HAL_RCC_OscConfig+0x2b4>
 8004d0e:	e6e2      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d10:	f7fd fb80 	bl	8002414 <HAL_GetTick>
 8004d14:	1bc0      	subs	r0, r0, r7
 8004d16:	2802      	cmp	r0, #2
 8004d18:	d9d8      	bls.n	8004ccc <HAL_RCC_OscConfig+0x284>
 8004d1a:	e6dc      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	42470000 	.word	0x42470000
 8004d24:	42470e80 	.word	0x42470e80
 8004d28:	40007000 	.word	0x40007000
 8004d2c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8004d30:	f7fd fb70 	bl	8002414 <HAL_GetTick>
 8004d34:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d36:	682b      	ldr	r3, [r5, #0]
 8004d38:	019b      	lsls	r3, r3, #6
 8004d3a:	f57f ae9f 	bpl.w	8004a7c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d3e:	f7fd fb69 	bl	8002414 <HAL_GetTick>
 8004d42:	1b00      	subs	r0, r0, r4
 8004d44:	2802      	cmp	r0, #2
 8004d46:	d9f6      	bls.n	8004d36 <HAL_RCC_OscConfig+0x2ee>
 8004d48:	e6c5      	b.n	8004ad6 <HAL_RCC_OscConfig+0x8e>
 8004d4a:	bf00      	nop

08004d4c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d4c:	4913      	ldr	r1, [pc, #76]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8004d4e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d50:	688b      	ldr	r3, [r1, #8]
 8004d52:	f003 030c 	and.w	r3, r3, #12
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d003      	beq.n	8004d62 <HAL_RCC_GetSysClockFreq+0x16>
 8004d5a:	2b08      	cmp	r3, #8
 8004d5c:	d003      	beq.n	8004d66 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d5e:	4810      	ldr	r0, [pc, #64]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004d60:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8004d62:	4810      	ldr	r0, [pc, #64]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x58>)
 8004d64:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d66:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d68:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d6a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d6c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d70:	bf14      	ite	ne
 8004d72:	480c      	ldrne	r0, [pc, #48]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d74:	480a      	ldreq	r0, [pc, #40]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d76:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004d7a:	bf18      	it	ne
 8004d7c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d7e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d82:	fba1 0100 	umull	r0, r1, r1, r0
 8004d86:	f7fb ff6b 	bl	8000c60 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d8a:	4b04      	ldr	r3, [pc, #16]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x50>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004d92:	3301      	adds	r3, #1
 8004d94:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8004d96:	fbb0 f0f3 	udiv	r0, r0, r3
 8004d9a:	bd08      	pop	{r3, pc}
 8004d9c:	40023800 	.word	0x40023800
 8004da0:	00f42400 	.word	0x00f42400
 8004da4:	007a1200 	.word	0x007a1200

08004da8 <HAL_RCC_ClockConfig>:
{
 8004da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dac:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8004dae:	4604      	mov	r4, r0
 8004db0:	b910      	cbnz	r0, 8004db8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8004db2:	2001      	movs	r0, #1
 8004db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004db8:	4b44      	ldr	r3, [pc, #272]	; (8004ecc <HAL_RCC_ClockConfig+0x124>)
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	f002 020f 	and.w	r2, r2, #15
 8004dc0:	428a      	cmp	r2, r1
 8004dc2:	d328      	bcc.n	8004e16 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc4:	6821      	ldr	r1, [r4, #0]
 8004dc6:	078f      	lsls	r7, r1, #30
 8004dc8:	d42d      	bmi.n	8004e26 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dca:	07c8      	lsls	r0, r1, #31
 8004dcc:	d440      	bmi.n	8004e50 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dce:	4b3f      	ldr	r3, [pc, #252]	; (8004ecc <HAL_RCC_ClockConfig+0x124>)
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	f002 020f 	and.w	r2, r2, #15
 8004dd6:	4295      	cmp	r5, r2
 8004dd8:	d366      	bcc.n	8004ea8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dda:	6822      	ldr	r2, [r4, #0]
 8004ddc:	0751      	lsls	r1, r2, #29
 8004dde:	d46c      	bmi.n	8004eba <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de0:	0713      	lsls	r3, r2, #28
 8004de2:	d507      	bpl.n	8004df4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004de4:	4a3a      	ldr	r2, [pc, #232]	; (8004ed0 <HAL_RCC_ClockConfig+0x128>)
 8004de6:	6921      	ldr	r1, [r4, #16]
 8004de8:	6893      	ldr	r3, [r2, #8]
 8004dea:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004dee:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004df2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004df4:	f7ff ffaa 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 8004df8:	4b35      	ldr	r3, [pc, #212]	; (8004ed0 <HAL_RCC_ClockConfig+0x128>)
 8004dfa:	4a36      	ldr	r2, [pc, #216]	; (8004ed4 <HAL_RCC_ClockConfig+0x12c>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004e02:	5cd3      	ldrb	r3, [r2, r3]
 8004e04:	40d8      	lsrs	r0, r3
 8004e06:	4b34      	ldr	r3, [pc, #208]	; (8004ed8 <HAL_RCC_ClockConfig+0x130>)
 8004e08:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8004e0a:	2000      	movs	r0, #0
 8004e0c:	f7fc fd5c 	bl	80018c8 <HAL_InitTick>
  return HAL_OK;
 8004e10:	2000      	movs	r0, #0
 8004e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e16:	b2ca      	uxtb	r2, r1
 8004e18:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 030f 	and.w	r3, r3, #15
 8004e20:	4299      	cmp	r1, r3
 8004e22:	d1c6      	bne.n	8004db2 <HAL_RCC_ClockConfig+0xa>
 8004e24:	e7ce      	b.n	8004dc4 <HAL_RCC_ClockConfig+0x1c>
 8004e26:	4b2a      	ldr	r3, [pc, #168]	; (8004ed0 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e28:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e2c:	bf1e      	ittt	ne
 8004e2e:	689a      	ldrne	r2, [r3, #8]
 8004e30:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8004e34:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e36:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e38:	bf42      	ittt	mi
 8004e3a:	689a      	ldrmi	r2, [r3, #8]
 8004e3c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8004e40:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	68a0      	ldr	r0, [r4, #8]
 8004e46:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004e4a:	4302      	orrs	r2, r0
 8004e4c:	609a      	str	r2, [r3, #8]
 8004e4e:	e7bc      	b.n	8004dca <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e50:	6862      	ldr	r2, [r4, #4]
 8004e52:	4b1f      	ldr	r3, [pc, #124]	; (8004ed0 <HAL_RCC_ClockConfig+0x128>)
 8004e54:	2a01      	cmp	r2, #1
 8004e56:	d11d      	bne.n	8004e94 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e5e:	d0a8      	beq.n	8004db2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e60:	4e1b      	ldr	r6, [pc, #108]	; (8004ed0 <HAL_RCC_ClockConfig+0x128>)
 8004e62:	68b3      	ldr	r3, [r6, #8]
 8004e64:	f023 0303 	bic.w	r3, r3, #3
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004e6c:	f7fd fad2 	bl	8002414 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e70:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004e74:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e76:	68b3      	ldr	r3, [r6, #8]
 8004e78:	6862      	ldr	r2, [r4, #4]
 8004e7a:	f003 030c 	and.w	r3, r3, #12
 8004e7e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004e82:	d0a4      	beq.n	8004dce <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e84:	f7fd fac6 	bl	8002414 <HAL_GetTick>
 8004e88:	1bc0      	subs	r0, r0, r7
 8004e8a:	4540      	cmp	r0, r8
 8004e8c:	d9f3      	bls.n	8004e76 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8004e8e:	2003      	movs	r0, #3
}
 8004e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e94:	1e91      	subs	r1, r2, #2
 8004e96:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e98:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e9a:	d802      	bhi.n	8004ea2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e9c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004ea0:	e7dd      	b.n	8004e5e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ea2:	f013 0f02 	tst.w	r3, #2
 8004ea6:	e7da      	b.n	8004e5e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea8:	b2ea      	uxtb	r2, r5
 8004eaa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	429d      	cmp	r5, r3
 8004eb4:	f47f af7d 	bne.w	8004db2 <HAL_RCC_ClockConfig+0xa>
 8004eb8:	e78f      	b.n	8004dda <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004eba:	4905      	ldr	r1, [pc, #20]	; (8004ed0 <HAL_RCC_ClockConfig+0x128>)
 8004ebc:	68e0      	ldr	r0, [r4, #12]
 8004ebe:	688b      	ldr	r3, [r1, #8]
 8004ec0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8004ec4:	4303      	orrs	r3, r0
 8004ec6:	608b      	str	r3, [r1, #8]
 8004ec8:	e78a      	b.n	8004de0 <HAL_RCC_ClockConfig+0x38>
 8004eca:	bf00      	nop
 8004ecc:	40023c00 	.word	0x40023c00
 8004ed0:	40023800 	.word	0x40023800
 8004ed4:	0800cf96 	.word	0x0800cf96
 8004ed8:	20000000 	.word	0x20000000

08004edc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8004edc:	4b01      	ldr	r3, [pc, #4]	; (8004ee4 <HAL_RCC_GetHCLKFreq+0x8>)
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	20000000 	.word	0x20000000

08004ee8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ee8:	4b04      	ldr	r3, [pc, #16]	; (8004efc <HAL_RCC_GetPCLK1Freq+0x14>)
 8004eea:	4a05      	ldr	r2, [pc, #20]	; (8004f00 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004ef2:	5cd3      	ldrb	r3, [r2, r3]
 8004ef4:	4a03      	ldr	r2, [pc, #12]	; (8004f04 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004ef6:	6810      	ldr	r0, [r2, #0]
}
 8004ef8:	40d8      	lsrs	r0, r3
 8004efa:	4770      	bx	lr
 8004efc:	40023800 	.word	0x40023800
 8004f00:	0800cfa6 	.word	0x0800cfa6
 8004f04:	20000000 	.word	0x20000000

08004f08 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f08:	4b04      	ldr	r3, [pc, #16]	; (8004f1c <HAL_RCC_GetPCLK2Freq+0x14>)
 8004f0a:	4a05      	ldr	r2, [pc, #20]	; (8004f20 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004f12:	5cd3      	ldrb	r3, [r2, r3]
 8004f14:	4a03      	ldr	r2, [pc, #12]	; (8004f24 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004f16:	6810      	ldr	r0, [r2, #0]
}
 8004f18:	40d8      	lsrs	r0, r3
 8004f1a:	4770      	bx	lr
 8004f1c:	40023800 	.word	0x40023800
 8004f20:	0800cfa6 	.word	0x0800cfa6
 8004f24:	20000000 	.word	0x20000000

08004f28 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f28:	230f      	movs	r3, #15
 8004f2a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	; (8004f5c <HAL_RCC_GetClockConfig+0x34>)
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	f002 0203 	and.w	r2, r2, #3
 8004f34:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8004f3c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f3e:	689a      	ldr	r2, [r3, #8]
 8004f40:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8004f44:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	08db      	lsrs	r3, r3, #3
 8004f4a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004f4e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f50:	4b03      	ldr	r3, [pc, #12]	; (8004f60 <HAL_RCC_GetClockConfig+0x38>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 030f 	and.w	r3, r3, #15
 8004f58:	600b      	str	r3, [r1, #0]
 8004f5a:	4770      	bx	lr
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40023c00 	.word	0x40023c00

08004f64 <HAL_RCCEx_PeriphCLKConfig>:

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f64:	6803      	ldr	r3, [r0, #0]
{
 8004f66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f68:	079a      	lsls	r2, r3, #30
{
 8004f6a:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f6c:	f040 8088 	bne.w	8005080 <HAL_RCCEx_PeriphCLKConfig+0x11c>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	f013 0f0c 	tst.w	r3, #12
 8004f76:	d044      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004f78:	4d80      	ldr	r5, [pc, #512]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x218>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f7a:	4e81      	ldr	r6, [pc, #516]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLSAI_DISABLE();
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004f80:	f7fd fa48 	bl	8002414 <HAL_GetTick>
 8004f84:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f86:	6833      	ldr	r3, [r6, #0]
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	f100 80bd 	bmi.w	8005108 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004f8e:	6821      	ldr	r1, [r4, #0]
 8004f90:	074f      	lsls	r7, r1, #29
 8004f92:	d515      	bpl.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f94:	6963      	ldr	r3, [r4, #20]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f96:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f9a:	6920      	ldr	r0, [r4, #16]
 8004f9c:	061b      	lsls	r3, r3, #24
 8004f9e:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8004fa2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004fac:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8004fb0:	6a22      	ldr	r2, [r4, #32]
 8004fb2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8004fb6:	3a01      	subs	r2, #1
 8004fb8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004fbc:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004fc0:	070e      	lsls	r6, r1, #28
 8004fc2:	d514      	bpl.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fc4:	4a6e      	ldr	r2, [pc, #440]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004fc6:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fc8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004fcc:	6920      	ldr	r0, [r4, #16]
 8004fce:	071b      	lsls	r3, r3, #28
 8004fd0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8004fd4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004fd8:	430b      	orrs	r3, r1
 8004fda:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004fde:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8004fe2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004fe4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004fee:	2301      	movs	r3, #1
 8004ff0:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ff2:	f7fd fa0f 	bl	8002414 <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ff6:	4d62      	ldr	r5, [pc, #392]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8004ff8:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ffa:	682b      	ldr	r3, [r5, #0]
 8004ffc:	0098      	lsls	r0, r3, #2
 8004ffe:	f140 808a 	bpl.w	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005002:	6823      	ldr	r3, [r4, #0]
 8005004:	069a      	lsls	r2, r3, #26
 8005006:	d531      	bpl.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005008:	2300      	movs	r3, #0
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	4b5c      	ldr	r3, [pc, #368]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800500e:	4d5d      	ldr	r5, [pc, #372]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x220>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8005010:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005012:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005016:	641a      	str	r2, [r3, #64]	; 0x40
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800501e:	9301      	str	r3, [sp, #4]
 8005020:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8005022:	682b      	ldr	r3, [r5, #0]
 8005024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005028:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800502a:	f7fd f9f3 	bl	8002414 <HAL_GetTick>
 800502e:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005030:	682b      	ldr	r3, [r5, #0]
 8005032:	05d9      	lsls	r1, r3, #23
 8005034:	d576      	bpl.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005036:	4d52      	ldr	r5, [pc, #328]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8005038:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800503a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800503e:	d177      	bne.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005040:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005042:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005046:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800504a:	4a4d      	ldr	r2, [pc, #308]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800504c:	f040 8091 	bne.w	8005172 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8005050:	6891      	ldr	r1, [r2, #8]
 8005052:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8005056:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800505a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800505e:	4301      	orrs	r1, r0
 8005060:	6091      	str	r1, [r2, #8]
 8005062:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005068:	430b      	orrs	r3, r1
 800506a:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800506c:	6820      	ldr	r0, [r4, #0]
 800506e:	f010 0010 	ands.w	r0, r0, #16
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005072:	bf1f      	itttt	ne
 8005074:	4b44      	ldrne	r3, [pc, #272]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005076:	f894 202c 	ldrbne.w	r2, [r4, #44]	; 0x2c
 800507a:	601a      	strne	r2, [r3, #0]
  }
  return HAL_OK;
 800507c:	2000      	movne	r0, #0
 800507e:	e041      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_PLLI2S_DISABLE();
 8005080:	4d42      	ldr	r5, [pc, #264]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x228>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005082:	4e3f      	ldr	r6, [pc, #252]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLI2S_DISABLE();
 8005084:	2300      	movs	r3, #0
 8005086:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005088:	f7fd f9c4 	bl	8002414 <HAL_GetTick>
 800508c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800508e:	6833      	ldr	r3, [r6, #0]
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	d431      	bmi.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005094:	6822      	ldr	r2, [r4, #0]
 8005096:	07d7      	lsls	r7, r2, #31
 8005098:	d506      	bpl.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800509a:	68a3      	ldr	r3, [r4, #8]
 800509c:	6861      	ldr	r1, [r4, #4]
 800509e:	071b      	lsls	r3, r3, #28
 80050a0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80050a4:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80050a8:	0790      	lsls	r0, r2, #30
 80050aa:	d515      	bpl.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050ac:	4a34      	ldr	r2, [pc, #208]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80050ae:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050b0:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80050b4:	6860      	ldr	r0, [r4, #4]
 80050b6:	061b      	lsls	r3, r3, #24
 80050b8:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80050bc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80050c0:	430b      	orrs	r3, r1
 80050c2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80050c6:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 80050ca:	69e3      	ldr	r3, [r4, #28]
 80050cc:	f021 011f 	bic.w	r1, r1, #31
 80050d0:	3b01      	subs	r3, #1
 80050d2:	430b      	orrs	r3, r1
 80050d4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLI2S_ENABLE();
 80050d8:	2301      	movs	r3, #1
 80050da:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80050dc:	f7fd f99a 	bl	8002414 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050e0:	4d27      	ldr	r5, [pc, #156]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 80050e2:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050e4:	682b      	ldr	r3, [r5, #0]
 80050e6:	0119      	lsls	r1, r3, #4
 80050e8:	f53f af42 	bmi.w	8004f70 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050ec:	f7fd f992 	bl	8002414 <HAL_GetTick>
 80050f0:	1b80      	subs	r0, r0, r6
 80050f2:	2802      	cmp	r0, #2
 80050f4:	d9f6      	bls.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80050f6:	e004      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050f8:	f7fd f98c 	bl	8002414 <HAL_GetTick>
 80050fc:	1bc0      	subs	r0, r0, r7
 80050fe:	2802      	cmp	r0, #2
 8005100:	d9c5      	bls.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        return HAL_TIMEOUT;
 8005102:	2003      	movs	r0, #3
}
 8005104:	b003      	add	sp, #12
 8005106:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005108:	f7fd f984 	bl	8002414 <HAL_GetTick>
 800510c:	1bc0      	subs	r0, r0, r7
 800510e:	2802      	cmp	r0, #2
 8005110:	f67f af39 	bls.w	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x22>
 8005114:	e7f5      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005116:	f7fd f97d 	bl	8002414 <HAL_GetTick>
 800511a:	1b80      	subs	r0, r0, r6
 800511c:	2802      	cmp	r0, #2
 800511e:	f67f af6c 	bls.w	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x96>
 8005122:	e7ee      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005124:	f7fd f976 	bl	8002414 <HAL_GetTick>
 8005128:	1b80      	subs	r0, r0, r6
 800512a:	2802      	cmp	r0, #2
 800512c:	d980      	bls.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 800512e:	e7e8      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005130:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005132:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005136:	4293      	cmp	r3, r2
 8005138:	d082      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800513a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 800513c:	4a14      	ldr	r2, [pc, #80]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800513e:	2101      	movs	r1, #1
 8005140:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005146:	2100      	movs	r1, #0
 8005148:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 800514a:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800514c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800514e:	07da      	lsls	r2, r3, #31
 8005150:	f57f af76 	bpl.w	8005040 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        tickstart = HAL_GetTick();
 8005154:	f7fd f95e 	bl	8002414 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005158:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800515c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800515e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005160:	079b      	lsls	r3, r3, #30
 8005162:	f53f af6d 	bmi.w	8005040 <HAL_RCCEx_PeriphCLKConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005166:	f7fd f955 	bl	8002414 <HAL_GetTick>
 800516a:	1b80      	subs	r0, r0, r6
 800516c:	42b8      	cmp	r0, r7
 800516e:	d9f6      	bls.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005170:	e7c7      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005172:	6891      	ldr	r1, [r2, #8]
 8005174:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8005178:	e772      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 800517a:	bf00      	nop
 800517c:	42470070 	.word	0x42470070
 8005180:	40023800 	.word	0x40023800
 8005184:	40007000 	.word	0x40007000
 8005188:	424711e0 	.word	0x424711e0
 800518c:	42470068 	.word	0x42470068
 8005190:	42470e40 	.word	0x42470e40

08005194 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005194:	6802      	ldr	r2, [r0, #0]
{
 8005196:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005198:	68d3      	ldr	r3, [r2, #12]
 800519a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800519e:	60d3      	str	r3, [r2, #12]
{
 80051a0:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 80051a2:	f7fd f937 	bl	8002414 <HAL_GetTick>
 80051a6:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	069b      	lsls	r3, r3, #26
 80051ae:	d501      	bpl.n	80051b4 <HAL_RTC_WaitForSynchro+0x20>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 80051b0:	2000      	movs	r0, #0
 80051b2:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80051b4:	f7fd f92e 	bl	8002414 <HAL_GetTick>
 80051b8:	1b40      	subs	r0, r0, r5
 80051ba:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80051be:	d9f3      	bls.n	80051a8 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80051c0:	2003      	movs	r0, #3
}
 80051c2:	bd38      	pop	{r3, r4, r5, pc}

080051c4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80051c4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U; 
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80051c6:	6803      	ldr	r3, [r0, #0]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	0652      	lsls	r2, r2, #25
{
 80051cc:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80051ce:	d501      	bpl.n	80051d4 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 80051d0:	2000      	movs	r0, #0
 80051d2:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80051d4:	f04f 32ff 	mov.w	r2, #4294967295
 80051d8:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80051da:	f7fd f91b 	bl	8002414 <HAL_GetTick>
 80051de:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80051e0:	6823      	ldr	r3, [r4, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	065b      	lsls	r3, r3, #25
 80051e6:	d4f3      	bmi.n	80051d0 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80051e8:	f7fd f914 	bl	8002414 <HAL_GetTick>
 80051ec:	1b40      	subs	r0, r0, r5
 80051ee:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80051f2:	d9f5      	bls.n	80051e0 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80051f4:	2003      	movs	r0, #3
}
 80051f6:	bd38      	pop	{r3, r4, r5, pc}

080051f8 <HAL_RTC_Init>:
{
 80051f8:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 80051fa:	4604      	mov	r4, r0
 80051fc:	b1b8      	cbz	r0, 800522e <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80051fe:	7f43      	ldrb	r3, [r0, #29]
 8005200:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005204:	b913      	cbnz	r3, 800520c <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8005206:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8005208:	f7fc fb34 	bl	8001874 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 800520c:	2302      	movs	r3, #2
 800520e:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005210:	6823      	ldr	r3, [r4, #0]
 8005212:	22ca      	movs	r2, #202	; 0xca
 8005214:	625a      	str	r2, [r3, #36]	; 0x24
 8005216:	2253      	movs	r2, #83	; 0x53
 8005218:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800521a:	4620      	mov	r0, r4
 800521c:	f7ff ffd2 	bl	80051c4 <RTC_EnterInitMode>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	4605      	mov	r5, r0
 8005224:	b128      	cbz	r0, 8005232 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005226:	22ff      	movs	r2, #255	; 0xff
 8005228:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800522a:	2304      	movs	r3, #4
 800522c:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 800522e:	2501      	movs	r5, #1
 8005230:	e02e      	b.n	8005290 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005232:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005234:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005236:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800523a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800523e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005240:	6862      	ldr	r2, [r4, #4]
 8005242:	6899      	ldr	r1, [r3, #8]
 8005244:	4302      	orrs	r2, r0
 8005246:	6960      	ldr	r0, [r4, #20]
 8005248:	4302      	orrs	r2, r0
 800524a:	430a      	orrs	r2, r1
 800524c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800524e:	68e2      	ldr	r2, [r4, #12]
 8005250:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	68a1      	ldr	r1, [r4, #8]
 8005256:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800525a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005262:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	069b      	lsls	r3, r3, #26
 8005268:	d405      	bmi.n	8005276 <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800526a:	4620      	mov	r0, r4
 800526c:	f7ff ff92 	bl	8005194 <HAL_RTC_WaitForSynchro>
 8005270:	b108      	cbz	r0, 8005276 <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005272:	6823      	ldr	r3, [r4, #0]
 8005274:	e7d7      	b.n	8005226 <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005276:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8005278:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800527a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800527c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005280:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8005282:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005284:	430a      	orrs	r2, r1
 8005286:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8005288:	22ff      	movs	r2, #255	; 0xff
 800528a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 800528c:	2301      	movs	r3, #1
 800528e:	7763      	strb	r3, [r4, #29]
}
 8005290:	4628      	mov	r0, r5
 8005292:	bd38      	pop	{r3, r4, r5, pc}

08005294 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8005294:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8005296:	2809      	cmp	r0, #9
 8005298:	d803      	bhi.n	80052a2 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800529a:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 800529e:	b2c0      	uxtb	r0, r0
 80052a0:	4770      	bx	lr
    Value -= 10U;
 80052a2:	380a      	subs	r0, #10
    bcdhigh++;
 80052a4:	3301      	adds	r3, #1
    Value -= 10U;
 80052a6:	b2c0      	uxtb	r0, r0
 80052a8:	e7f5      	b.n	8005296 <RTC_ByteToBcd2+0x2>

080052aa <HAL_RTC_SetDate>:
{
 80052aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 80052ac:	7f03      	ldrb	r3, [r0, #28]
 80052ae:	2b01      	cmp	r3, #1
{
 80052b0:	4605      	mov	r5, r0
 80052b2:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 80052b6:	d030      	beq.n	800531a <HAL_RTC_SetDate+0x70>
 80052b8:	2301      	movs	r3, #1
 80052ba:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80052bc:	7746      	strb	r6, [r0, #29]
 80052be:	784b      	ldrb	r3, [r1, #1]
 80052c0:	78c8      	ldrb	r0, [r1, #3]
 80052c2:	788e      	ldrb	r6, [r1, #2]
 80052c4:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80052c6:	2a00      	cmp	r2, #0
 80052c8:	d148      	bne.n	800535c <HAL_RTC_SetDate+0xb2>
 80052ca:	06da      	lsls	r2, r3, #27
 80052cc:	d503      	bpl.n	80052d6 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80052ce:	f023 0310 	bic.w	r3, r3, #16
 80052d2:	330a      	adds	r3, #10
 80052d4:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80052d6:	f7ff ffdd 	bl	8005294 <RTC_ByteToBcd2>
 80052da:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80052dc:	7848      	ldrb	r0, [r1, #1]
 80052de:	f7ff ffd9 	bl	8005294 <RTC_ByteToBcd2>
 80052e2:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80052e4:	4630      	mov	r0, r6
 80052e6:	f7ff ffd5 	bl	8005294 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80052ea:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 80052ee:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80052f2:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052f6:	682b      	ldr	r3, [r5, #0]
 80052f8:	22ca      	movs	r2, #202	; 0xca
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24
 80052fc:	2253      	movs	r2, #83	; 0x53
 80052fe:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005300:	4628      	mov	r0, r5
 8005302:	f7ff ff5f 	bl	80051c4 <RTC_EnterInitMode>
 8005306:	682b      	ldr	r3, [r5, #0]
 8005308:	4606      	mov	r6, r0
 800530a:	b140      	cbz	r0, 800531e <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800530c:	22ff      	movs	r2, #255	; 0xff
 800530e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005310:	2304      	movs	r3, #4
 8005312:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8005314:	2300      	movs	r3, #0
 8005316:	772b      	strb	r3, [r5, #28]
        return HAL_ERROR;
 8005318:	2601      	movs	r6, #1
}
 800531a:	4630      	mov	r0, r6
 800531c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800531e:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8005322:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8005326:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8005328:	68da      	ldr	r2, [r3, #12]
 800532a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800532e:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	069b      	lsls	r3, r3, #26
 8005334:	d40a      	bmi.n	800534c <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005336:	4628      	mov	r0, r5
 8005338:	f7ff ff2c 	bl	8005194 <HAL_RTC_WaitForSynchro>
 800533c:	b130      	cbz	r0, 800534c <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800533e:	682b      	ldr	r3, [r5, #0]
 8005340:	22ff      	movs	r2, #255	; 0xff
 8005342:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005344:	2304      	movs	r3, #4
 8005346:	776b      	strb	r3, [r5, #29]
        __HAL_UNLOCK(hrtc);
 8005348:	772e      	strb	r6, [r5, #28]
 800534a:	e7e5      	b.n	8005318 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	22ff      	movs	r2, #255	; 0xff
 8005350:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8005352:	2301      	movs	r3, #1
 8005354:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8005356:	2300      	movs	r3, #0
 8005358:	772b      	strb	r3, [r5, #28]
    return HAL_OK;    
 800535a:	e7de      	b.n	800531a <HAL_RTC_SetDate+0x70>
                  (((uint32_t)sDate->Month) << 8U) | \
 800535c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800535e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005362:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005364:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8005368:	e7c5      	b.n	80052f6 <HAL_RTC_SetDate+0x4c>

0800536a <HAL_RTC_SetTime>:
{
 800536a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 800536c:	7f03      	ldrb	r3, [r0, #28]
 800536e:	2b01      	cmp	r3, #1
{
 8005370:	4606      	mov	r6, r0
 8005372:	460f      	mov	r7, r1
 8005374:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 8005378:	d02f      	beq.n	80053da <HAL_RTC_SetTime+0x70>
 800537a:	2301      	movs	r3, #1
 800537c:	7703      	strb	r3, [r0, #28]
 800537e:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005380:	7745      	strb	r5, [r0, #29]
 8005382:	7808      	ldrb	r0, [r1, #0]
 8005384:	784d      	ldrb	r5, [r1, #1]
 8005386:	788c      	ldrb	r4, [r1, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005388:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 800538a:	bb42      	cbnz	r2, 80053de <HAL_RTC_SetTime+0x74>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800538c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8005390:	bf08      	it	eq
 8005392:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005394:	f7ff ff7e 	bl	8005294 <RTC_ByteToBcd2>
 8005398:	4601      	mov	r1, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800539a:	4628      	mov	r0, r5
 800539c:	f7ff ff7a 	bl	8005294 <RTC_ByteToBcd2>
 80053a0:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80053a2:	4620      	mov	r0, r4
 80053a4:	f7ff ff76 	bl	8005294 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 80053a8:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80053aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80053ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80053b2:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053b6:	6833      	ldr	r3, [r6, #0]
 80053b8:	22ca      	movs	r2, #202	; 0xca
 80053ba:	625a      	str	r2, [r3, #36]	; 0x24
 80053bc:	2253      	movs	r2, #83	; 0x53
 80053be:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80053c0:	4630      	mov	r0, r6
 80053c2:	f7ff feff 	bl	80051c4 <RTC_EnterInitMode>
 80053c6:	6833      	ldr	r3, [r6, #0]
 80053c8:	4605      	mov	r5, r0
 80053ca:	b1a8      	cbz	r0, 80053f8 <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80053cc:	22ff      	movs	r2, #255	; 0xff
 80053ce:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80053d0:	2304      	movs	r3, #4
 80053d2:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 80053d4:	2300      	movs	r3, #0
 80053d6:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 80053d8:	2501      	movs	r5, #1
}
 80053da:	4628      	mov	r0, r5
 80053dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80053de:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80053e2:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 80053e6:	bf08      	it	eq
 80053e8:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80053ea:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80053ee:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 80053f0:	78cc      	ldrb	r4, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80053f2:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80053f6:	e7de      	b.n	80053b6 <HAL_RTC_SetTime+0x4c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80053f8:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 80053fc:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8005400:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005402:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005404:	6938      	ldr	r0, [r7, #16]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005406:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800540a:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	6899      	ldr	r1, [r3, #8]
 8005410:	4302      	orrs	r2, r0
 8005412:	430a      	orrs	r2, r1
 8005414:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800541c:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	069b      	lsls	r3, r3, #26
 8005422:	d40a      	bmi.n	800543a <HAL_RTC_SetTime+0xd0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005424:	4630      	mov	r0, r6
 8005426:	f7ff feb5 	bl	8005194 <HAL_RTC_WaitForSynchro>
 800542a:	b130      	cbz	r0, 800543a <HAL_RTC_SetTime+0xd0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800542c:	6833      	ldr	r3, [r6, #0]
 800542e:	22ff      	movs	r2, #255	; 0xff
 8005430:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005432:	2304      	movs	r3, #4
 8005434:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8005436:	7735      	strb	r5, [r6, #28]
 8005438:	e7ce      	b.n	80053d8 <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800543a:	6833      	ldr	r3, [r6, #0]
 800543c:	22ff      	movs	r2, #255	; 0xff
 800543e:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8005440:	2301      	movs	r3, #1
 8005442:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc); 
 8005444:	2300      	movs	r3, #0
 8005446:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8005448:	e7c7      	b.n	80053da <HAL_RTC_SetTime+0x70>

0800544a <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800544a:	6803      	ldr	r3, [r0, #0]
 800544c:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800544e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005452:	4770      	bx	lr

08005454 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8005454:	6803      	ldr	r3, [r0, #0]
 8005456:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005458:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800545c:	4770      	bx	lr

0800545e <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800545e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005462:	9e06      	ldr	r6, [sp, #24]
 8005464:	4604      	mov	r4, r0
 8005466:	4688      	mov	r8, r1
 8005468:	4617      	mov	r7, r2
 800546a:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800546c:	6822      	ldr	r2, [r4, #0]
 800546e:	6893      	ldr	r3, [r2, #8]
 8005470:	ea38 0303 	bics.w	r3, r8, r3
 8005474:	bf0c      	ite	eq
 8005476:	2301      	moveq	r3, #1
 8005478:	2300      	movne	r3, #0
 800547a:	429f      	cmp	r7, r3
 800547c:	d102      	bne.n	8005484 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800547e:	2000      	movs	r0, #0
}
 8005480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8005484:	1c6b      	adds	r3, r5, #1
 8005486:	d0f2      	beq.n	800546e <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005488:	bb55      	cbnz	r5, 80054e0 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005492:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005494:	6862      	ldr	r2, [r4, #4]
 8005496:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800549a:	d10a      	bne.n	80054b2 <SPI_WaitFlagStateUntilTimeout+0x54>
 800549c:	68a2      	ldr	r2, [r4, #8]
 800549e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80054a2:	d002      	beq.n	80054aa <SPI_WaitFlagStateUntilTimeout+0x4c>
 80054a4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80054a8:	d103      	bne.n	80054b2 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054b0:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054b2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80054b4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80054b8:	d109      	bne.n	80054ce <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054c0:	0412      	lsls	r2, r2, #16
 80054c2:	0c12      	lsrs	r2, r2, #16
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054cc:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 80054ce:	2301      	movs	r3, #1
 80054d0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80054d4:	2300      	movs	r3, #0
 80054d6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80054da:	2003      	movs	r0, #3
 80054dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80054e0:	f7fc ff98 	bl	8002414 <HAL_GetTick>
 80054e4:	1b80      	subs	r0, r0, r6
 80054e6:	4285      	cmp	r5, r0
 80054e8:	d8c0      	bhi.n	800546c <SPI_WaitFlagStateUntilTimeout+0xe>
 80054ea:	e7ce      	b.n	800548a <SPI_WaitFlagStateUntilTimeout+0x2c>

080054ec <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054ec:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054ee:	460b      	mov	r3, r1
 80054f0:	9200      	str	r2, [sp, #0]
 80054f2:	2180      	movs	r1, #128	; 0x80
 80054f4:	2200      	movs	r2, #0
{
 80054f6:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054f8:	f7ff ffb1 	bl	800545e <SPI_WaitFlagStateUntilTimeout>
 80054fc:	b120      	cbz	r0, 8005508 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005500:	f043 0320 	orr.w	r3, r3, #32
 8005504:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8005506:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8005508:	b002      	add	sp, #8
 800550a:	bd10      	pop	{r4, pc}

0800550c <HAL_SPI_Init>:
{
 800550c:	b510      	push	{r4, lr}
  if(hspi == NULL)
 800550e:	4604      	mov	r4, r0
 8005510:	2800      	cmp	r0, #0
 8005512:	d036      	beq.n	8005582 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005514:	2300      	movs	r3, #0
 8005516:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8005518:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800551c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005520:	b91b      	cbnz	r3, 800552a <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8005522:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8005526:	f7fc f8e3 	bl	80016f0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800552a:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800552c:	68a0      	ldr	r0, [r4, #8]
 800552e:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005530:	2302      	movs	r3, #2
 8005532:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8005536:	680b      	ldr	r3, [r1, #0]
 8005538:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800553c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800553e:	6863      	ldr	r3, [r4, #4]
 8005540:	4303      	orrs	r3, r0
 8005542:	68e0      	ldr	r0, [r4, #12]
 8005544:	4303      	orrs	r3, r0
 8005546:	6920      	ldr	r0, [r4, #16]
 8005548:	4303      	orrs	r3, r0
 800554a:	6960      	ldr	r0, [r4, #20]
 800554c:	4303      	orrs	r3, r0
 800554e:	69e0      	ldr	r0, [r4, #28]
 8005550:	4303      	orrs	r3, r0
 8005552:	6a20      	ldr	r0, [r4, #32]
 8005554:	4303      	orrs	r3, r0
 8005556:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005558:	4303      	orrs	r3, r0
 800555a:	f402 7000 	and.w	r0, r2, #512	; 0x200
 800555e:	4303      	orrs	r3, r0
 8005560:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005562:	0c12      	lsrs	r2, r2, #16
 8005564:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005566:	f002 0204 	and.w	r2, r2, #4
 800556a:	431a      	orrs	r2, r3
 800556c:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800556e:	69cb      	ldr	r3, [r1, #28]
 8005570:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005574:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005576:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005578:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800557a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800557c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8005580:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005582:	2001      	movs	r0, #1
}
 8005584:	bd10      	pop	{r4, pc}

08005586 <HAL_SPI_TransmitReceive>:
{
 8005586:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800558a:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 800558c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8005590:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8005592:	2b01      	cmp	r3, #1
{
 8005594:	4604      	mov	r4, r0
 8005596:	460d      	mov	r5, r1
 8005598:	4616      	mov	r6, r2
 800559a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 800559c:	f000 80ed 	beq.w	800577a <HAL_SPI_TransmitReceive+0x1f4>
 80055a0:	2301      	movs	r3, #1
 80055a2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80055a6:	f7fc ff35 	bl	8002414 <HAL_GetTick>
  tmp  = hspi->State;
 80055aa:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 80055ae:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 80055b0:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80055b2:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80055b4:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80055b6:	d00a      	beq.n	80055ce <HAL_SPI_TransmitReceive+0x48>
 80055b8:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80055bc:	f040 80db 	bne.w	8005776 <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80055c0:	68a2      	ldr	r2, [r4, #8]
 80055c2:	2a00      	cmp	r2, #0
 80055c4:	f040 80d7 	bne.w	8005776 <HAL_SPI_TransmitReceive+0x1f0>
 80055c8:	2b04      	cmp	r3, #4
 80055ca:	f040 80d4 	bne.w	8005776 <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80055ce:	2d00      	cmp	r5, #0
 80055d0:	d04e      	beq.n	8005670 <HAL_SPI_TransmitReceive+0xea>
 80055d2:	2e00      	cmp	r6, #0
 80055d4:	d04c      	beq.n	8005670 <HAL_SPI_TransmitReceive+0xea>
 80055d6:	f1b9 0f00 	cmp.w	r9, #0
 80055da:	d049      	beq.n	8005670 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 80055dc:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055e0:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 80055e2:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055e4:	bf04      	itt	eq
 80055e6:	2305      	moveq	r3, #5
 80055e8:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ec:	2300      	movs	r3, #0
 80055ee:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 80055f0:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80055f2:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80055f4:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80055f6:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80055fa:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80055fe:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8005600:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8005604:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8005606:	bf58      	it	pl
 8005608:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800560a:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 800560c:	bf58      	it	pl
 800560e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8005612:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8005616:	bf58      	it	pl
 8005618:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800561a:	68e2      	ldr	r2, [r4, #12]
 800561c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005620:	d15d      	bne.n	80056de <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8005622:	b119      	cbz	r1, 800562c <HAL_SPI_TransmitReceive+0xa6>
 8005624:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8005626:	b292      	uxth	r2, r2
 8005628:	2a01      	cmp	r2, #1
 800562a:	d106      	bne.n	800563a <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800562c:	f835 2b02 	ldrh.w	r2, [r5], #2
 8005630:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005632:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005634:	3b01      	subs	r3, #1
 8005636:	b29b      	uxth	r3, r3
 8005638:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800563a:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800563e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005640:	b29b      	uxth	r3, r3
 8005642:	b9bb      	cbnz	r3, 8005674 <HAL_SPI_TransmitReceive+0xee>
 8005644:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005646:	b29b      	uxth	r3, r3
 8005648:	b9a3      	cbnz	r3, 8005674 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800564a:	f8cd 8000 	str.w	r8, [sp]
 800564e:	463b      	mov	r3, r7
 8005650:	2201      	movs	r2, #1
 8005652:	2102      	movs	r1, #2
 8005654:	4620      	mov	r0, r4
 8005656:	f7ff ff02 	bl	800545e <SPI_WaitFlagStateUntilTimeout>
 800565a:	2800      	cmp	r0, #0
 800565c:	d135      	bne.n	80056ca <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800565e:	4642      	mov	r2, r8
 8005660:	4639      	mov	r1, r7
 8005662:	4620      	mov	r0, r4
 8005664:	f7ff ff42 	bl	80054ec <SPI_CheckFlag_BSY>
 8005668:	2800      	cmp	r0, #0
 800566a:	d079      	beq.n	8005760 <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800566c:	2320      	movs	r3, #32
 800566e:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005670:	2001      	movs	r0, #1
 8005672:	e02b      	b.n	80056cc <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8005674:	f1b9 0f00 	cmp.w	r9, #0
 8005678:	d00f      	beq.n	800569a <HAL_SPI_TransmitReceive+0x114>
 800567a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800567c:	b29b      	uxth	r3, r3
 800567e:	b163      	cbz	r3, 800569a <HAL_SPI_TransmitReceive+0x114>
 8005680:	6823      	ldr	r3, [r4, #0]
 8005682:	689a      	ldr	r2, [r3, #8]
 8005684:	0791      	lsls	r1, r2, #30
 8005686:	d508      	bpl.n	800569a <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8005688:	f835 2b02 	ldrh.w	r2, [r5], #2
 800568c:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800568e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005690:	3b01      	subs	r3, #1
 8005692:	b29b      	uxth	r3, r3
 8005694:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005696:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800569a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800569c:	b29b      	uxth	r3, r3
 800569e:	b163      	cbz	r3, 80056ba <HAL_SPI_TransmitReceive+0x134>
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	07d2      	lsls	r2, r2, #31
 80056a6:	d508      	bpl.n	80056ba <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 80056ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80056b6:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80056ba:	1c78      	adds	r0, r7, #1
 80056bc:	d0bf      	beq.n	800563e <HAL_SPI_TransmitReceive+0xb8>
 80056be:	f7fc fea9 	bl	8002414 <HAL_GetTick>
 80056c2:	eba0 0008 	sub.w	r0, r0, r8
 80056c6:	4287      	cmp	r7, r0
 80056c8:	d8b9      	bhi.n	800563e <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 80056ca:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80056cc:	2301      	movs	r3, #1
 80056ce:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80056d2:	2300      	movs	r3, #0
 80056d4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80056d8:	b005      	add	sp, #20
 80056da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80056de:	b119      	cbz	r1, 80056e8 <HAL_SPI_TransmitReceive+0x162>
 80056e0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80056e2:	b292      	uxth	r2, r2
 80056e4:	2a01      	cmp	r2, #1
 80056e6:	d106      	bne.n	80056f6 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80056e8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80056ec:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 80056ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80056f0:	3b01      	subs	r3, #1
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80056f6:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056fa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	b91b      	cbnz	r3, 8005708 <HAL_SPI_TransmitReceive+0x182>
 8005700:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0a0      	beq.n	800564a <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8005708:	f1b9 0f00 	cmp.w	r9, #0
 800570c:	d00f      	beq.n	800572e <HAL_SPI_TransmitReceive+0x1a8>
 800570e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005710:	b29b      	uxth	r3, r3
 8005712:	b163      	cbz	r3, 800572e <HAL_SPI_TransmitReceive+0x1a8>
 8005714:	6823      	ldr	r3, [r4, #0]
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	0791      	lsls	r1, r2, #30
 800571a:	d508      	bpl.n	800572e <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800571c:	782a      	ldrb	r2, [r5, #0]
 800571e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005720:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005722:	3b01      	subs	r3, #1
 8005724:	b29b      	uxth	r3, r3
 8005726:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8005728:	3501      	adds	r5, #1
        txallowed = 0U;
 800572a:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800572e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005730:	b29b      	uxth	r3, r3
 8005732:	b163      	cbz	r3, 800574e <HAL_SPI_TransmitReceive+0x1c8>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	07d2      	lsls	r2, r2, #31
 800573a:	d508      	bpl.n	800574e <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8005740:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005742:	3b01      	subs	r3, #1
 8005744:	b29b      	uxth	r3, r3
 8005746:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8005748:	3601      	adds	r6, #1
        txallowed = 1U;
 800574a:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800574e:	1c7b      	adds	r3, r7, #1
 8005750:	d0d3      	beq.n	80056fa <HAL_SPI_TransmitReceive+0x174>
 8005752:	f7fc fe5f 	bl	8002414 <HAL_GetTick>
 8005756:	eba0 0008 	sub.w	r0, r0, r8
 800575a:	4287      	cmp	r7, r0
 800575c:	d8cd      	bhi.n	80056fa <HAL_SPI_TransmitReceive+0x174>
 800575e:	e7b4      	b.n	80056ca <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005760:	68a3      	ldr	r3, [r4, #8]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1b2      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	9003      	str	r0, [sp, #12]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	9203      	str	r2, [sp, #12]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	9303      	str	r3, [sp, #12]
 8005772:	9b03      	ldr	r3, [sp, #12]
 8005774:	e7aa      	b.n	80056cc <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 8005776:	2002      	movs	r0, #2
 8005778:	e7a8      	b.n	80056cc <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 800577a:	2002      	movs	r0, #2
 800577c:	e7ac      	b.n	80056d8 <HAL_SPI_TransmitReceive+0x152>

0800577e <HAL_TIM_Base_MspInit>:
 800577e:	4770      	bx	lr

08005780 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005780:	6803      	ldr	r3, [r0, #0]
 8005782:	68da      	ldr	r2, [r3, #12]
 8005784:	f042 0201 	orr.w	r2, r2, #1
 8005788:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	f042 0201 	orr.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8005792:	2000      	movs	r0, #0
 8005794:	4770      	bx	lr

08005796 <HAL_TIM_OC_DelayElapsedCallback>:
 8005796:	4770      	bx	lr

08005798 <HAL_TIM_IC_CaptureCallback>:
 8005798:	4770      	bx	lr

0800579a <HAL_TIM_PWM_PulseFinishedCallback>:
 800579a:	4770      	bx	lr

0800579c <HAL_TIM_TriggerCallback>:
 800579c:	4770      	bx	lr

0800579e <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800579e:	6803      	ldr	r3, [r0, #0]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	0791      	lsls	r1, r2, #30
{
 80057a4:	b510      	push	{r4, lr}
 80057a6:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057a8:	d50e      	bpl.n	80057c8 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	0792      	lsls	r2, r2, #30
 80057ae:	d50b      	bpl.n	80057c8 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057b0:	f06f 0202 	mvn.w	r2, #2
 80057b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057b6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057b8:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057ba:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057bc:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057be:	d077      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80057c0:	f7ff ffea 	bl	8005798 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c4:	2300      	movs	r3, #0
 80057c6:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057c8:	6823      	ldr	r3, [r4, #0]
 80057ca:	691a      	ldr	r2, [r3, #16]
 80057cc:	0750      	lsls	r0, r2, #29
 80057ce:	d510      	bpl.n	80057f2 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80057d0:	68da      	ldr	r2, [r3, #12]
 80057d2:	0751      	lsls	r1, r2, #29
 80057d4:	d50d      	bpl.n	80057f2 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057d6:	f06f 0204 	mvn.w	r2, #4
 80057da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057dc:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057de:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057e0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057e4:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80057e6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057e8:	d068      	beq.n	80058bc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80057ea:	f7ff ffd5 	bl	8005798 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ee:	2300      	movs	r3, #0
 80057f0:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	691a      	ldr	r2, [r3, #16]
 80057f6:	0712      	lsls	r2, r2, #28
 80057f8:	d50f      	bpl.n	800581a <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	0710      	lsls	r0, r2, #28
 80057fe:	d50c      	bpl.n	800581a <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005800:	f06f 0208 	mvn.w	r2, #8
 8005804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005806:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005808:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800580a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800580c:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800580e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005810:	d05a      	beq.n	80058c8 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8005812:	f7ff ffc1 	bl	8005798 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005816:	2300      	movs	r3, #0
 8005818:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	691a      	ldr	r2, [r3, #16]
 800581e:	06d2      	lsls	r2, r2, #27
 8005820:	d510      	bpl.n	8005844 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	06d0      	lsls	r0, r2, #27
 8005826:	d50d      	bpl.n	8005844 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005828:	f06f 0210 	mvn.w	r2, #16
 800582c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800582e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005830:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005832:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005836:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8005838:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800583a:	d04b      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800583c:	f7ff ffac 	bl	8005798 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005840:	2300      	movs	r3, #0
 8005842:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	691a      	ldr	r2, [r3, #16]
 8005848:	07d1      	lsls	r1, r2, #31
 800584a:	d508      	bpl.n	800585e <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	07d2      	lsls	r2, r2, #31
 8005850:	d505      	bpl.n	800585e <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005852:	f06f 0201 	mvn.w	r2, #1
 8005856:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005858:	4620      	mov	r0, r4
 800585a:	f7fb febd 	bl	80015d8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800585e:	6823      	ldr	r3, [r4, #0]
 8005860:	691a      	ldr	r2, [r3, #16]
 8005862:	0610      	lsls	r0, r2, #24
 8005864:	d508      	bpl.n	8005878 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005866:	68da      	ldr	r2, [r3, #12]
 8005868:	0611      	lsls	r1, r2, #24
 800586a:	d505      	bpl.n	8005878 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800586c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005870:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005872:	4620      	mov	r0, r4
 8005874:	f000 f8b5 	bl	80059e2 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	691a      	ldr	r2, [r3, #16]
 800587c:	0652      	lsls	r2, r2, #25
 800587e:	d508      	bpl.n	8005892 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	0650      	lsls	r0, r2, #25
 8005884:	d505      	bpl.n	8005892 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005886:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800588a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800588c:	4620      	mov	r0, r4
 800588e:	f7ff ff85 	bl	800579c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	691a      	ldr	r2, [r3, #16]
 8005896:	0691      	lsls	r1, r2, #26
 8005898:	d522      	bpl.n	80058e0 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	0692      	lsls	r2, r2, #26
 800589e:	d51f      	bpl.n	80058e0 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058a0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80058a4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058a6:	611a      	str	r2, [r3, #16]
    }
  }
}
 80058a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80058ac:	f000 b898 	b.w	80059e0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058b0:	f7ff ff71 	bl	8005796 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058b4:	4620      	mov	r0, r4
 80058b6:	f7ff ff70 	bl	800579a <HAL_TIM_PWM_PulseFinishedCallback>
 80058ba:	e783      	b.n	80057c4 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058bc:	f7ff ff6b 	bl	8005796 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058c0:	4620      	mov	r0, r4
 80058c2:	f7ff ff6a 	bl	800579a <HAL_TIM_PWM_PulseFinishedCallback>
 80058c6:	e792      	b.n	80057ee <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058c8:	f7ff ff65 	bl	8005796 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80058cc:	4620      	mov	r0, r4
 80058ce:	f7ff ff64 	bl	800579a <HAL_TIM_PWM_PulseFinishedCallback>
 80058d2:	e7a0      	b.n	8005816 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058d4:	f7ff ff5f 	bl	8005796 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d8:	4620      	mov	r0, r4
 80058da:	f7ff ff5e 	bl	800579a <HAL_TIM_PWM_PulseFinishedCallback>
 80058de:	e7af      	b.n	8005840 <HAL_TIM_IRQHandler+0xa2>
 80058e0:	bd10      	pop	{r4, pc}
	...

080058e4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80058e4:	4a2e      	ldr	r2, [pc, #184]	; (80059a0 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80058e6:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80058e8:	4290      	cmp	r0, r2
 80058ea:	d012      	beq.n	8005912 <TIM_Base_SetConfig+0x2e>
 80058ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80058f0:	d00f      	beq.n	8005912 <TIM_Base_SetConfig+0x2e>
 80058f2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80058f6:	4290      	cmp	r0, r2
 80058f8:	d00b      	beq.n	8005912 <TIM_Base_SetConfig+0x2e>
 80058fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058fe:	4290      	cmp	r0, r2
 8005900:	d007      	beq.n	8005912 <TIM_Base_SetConfig+0x2e>
 8005902:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005906:	4290      	cmp	r0, r2
 8005908:	d003      	beq.n	8005912 <TIM_Base_SetConfig+0x2e>
 800590a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800590e:	4290      	cmp	r0, r2
 8005910:	d11d      	bne.n	800594e <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8005912:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005918:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800591a:	4a21      	ldr	r2, [pc, #132]	; (80059a0 <TIM_Base_SetConfig+0xbc>)
 800591c:	4290      	cmp	r0, r2
 800591e:	d104      	bne.n	800592a <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005920:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005926:	4313      	orrs	r3, r2
 8005928:	e028      	b.n	800597c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800592a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800592e:	d0f7      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 8005930:	4a1c      	ldr	r2, [pc, #112]	; (80059a4 <TIM_Base_SetConfig+0xc0>)
 8005932:	4290      	cmp	r0, r2
 8005934:	d0f4      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 8005936:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800593a:	4290      	cmp	r0, r2
 800593c:	d0f0      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 800593e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005942:	4290      	cmp	r0, r2
 8005944:	d0ec      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 8005946:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800594a:	4290      	cmp	r0, r2
 800594c:	d0e8      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 800594e:	4a16      	ldr	r2, [pc, #88]	; (80059a8 <TIM_Base_SetConfig+0xc4>)
 8005950:	4290      	cmp	r0, r2
 8005952:	d0e5      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 8005954:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005958:	4290      	cmp	r0, r2
 800595a:	d0e1      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 800595c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005960:	4290      	cmp	r0, r2
 8005962:	d0dd      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 8005964:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8005968:	4290      	cmp	r0, r2
 800596a:	d0d9      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 800596c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005970:	4290      	cmp	r0, r2
 8005972:	d0d5      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
 8005974:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005978:	4290      	cmp	r0, r2
 800597a:	d0d1      	beq.n	8005920 <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 800597c:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597e:	688b      	ldr	r3, [r1, #8]
 8005980:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005982:	680b      	ldr	r3, [r1, #0]
 8005984:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8005986:	4b06      	ldr	r3, [pc, #24]	; (80059a0 <TIM_Base_SetConfig+0xbc>)
 8005988:	4298      	cmp	r0, r3
 800598a:	d006      	beq.n	800599a <TIM_Base_SetConfig+0xb6>
 800598c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005990:	4298      	cmp	r0, r3
 8005992:	d002      	beq.n	800599a <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005994:	2301      	movs	r3, #1
 8005996:	6143      	str	r3, [r0, #20]
}
 8005998:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800599a:	690b      	ldr	r3, [r1, #16]
 800599c:	6303      	str	r3, [r0, #48]	; 0x30
 800599e:	e7f9      	b.n	8005994 <TIM_Base_SetConfig+0xb0>
 80059a0:	40010000 	.word	0x40010000
 80059a4:	40000400 	.word	0x40000400
 80059a8:	40014000 	.word	0x40014000

080059ac <HAL_TIM_Base_Init>:
{ 
 80059ac:	b510      	push	{r4, lr}
  if(htim == NULL)
 80059ae:	4604      	mov	r4, r0
 80059b0:	b1a0      	cbz	r0, 80059dc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80059b2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80059b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80059ba:	b91b      	cbnz	r3, 80059c4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80059bc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80059c0:	f7ff fedd 	bl	800577e <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80059c4:	2302      	movs	r3, #2
 80059c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80059ca:	6820      	ldr	r0, [r4, #0]
 80059cc:	1d21      	adds	r1, r4, #4
 80059ce:	f7ff ff89 	bl	80058e4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80059d2:	2301      	movs	r3, #1
 80059d4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80059d8:	2000      	movs	r0, #0
 80059da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80059dc:	2001      	movs	r0, #1
}
 80059de:	bd10      	pop	{r4, pc}

080059e0 <HAL_TIMEx_CommutationCallback>:
 80059e0:	4770      	bx	lr

080059e2 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059e2:	4770      	bx	lr

080059e4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059e4:	6803      	ldr	r3, [r0, #0]
 80059e6:	68da      	ldr	r2, [r3, #12]
 80059e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059ec:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ee:	695a      	ldr	r2, [r3, #20]
 80059f0:	f022 0201 	bic.w	r2, r2, #1
 80059f4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059f6:	2320      	movs	r3, #32
 80059f8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80059fc:	4770      	bx	lr

080059fe <HAL_UART_TxCpltCallback>:
 80059fe:	4770      	bx	lr

08005a00 <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005a00:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005a04:	2b22      	cmp	r3, #34	; 0x22
{
 8005a06:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005a08:	d132      	bne.n	8005a70 <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005a0a:	6883      	ldr	r3, [r0, #8]
 8005a0c:	6901      	ldr	r1, [r0, #16]
 8005a0e:	6802      	ldr	r2, [r0, #0]
 8005a10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a14:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005a16:	d11f      	bne.n	8005a58 <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a18:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005a1a:	b9c9      	cbnz	r1, 8005a50 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a20:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
        huart->pRxBuffPtr += 1U;
 8005a24:	6283      	str	r3, [r0, #40]	; 0x28
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
      }
    }

    if(--huart->RxXferCount == 0U)
 8005a26:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8005a28:	3c01      	subs	r4, #1
 8005a2a:	b2a4      	uxth	r4, r4
 8005a2c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8005a2e:	b96c      	cbnz	r4, 8005a4c <UART_Receive_IT+0x4c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a30:	6803      	ldr	r3, [r0, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a3a:	695a      	ldr	r2, [r3, #20]
 8005a3c:	f022 0201 	bic.w	r2, r2, #1
 8005a40:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a42:	2320      	movs	r3, #32
 8005a44:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8005a48:	f7fc fc43 	bl	80022d2 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8005a4c:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005a4e:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	f823 2b01 	strh.w	r2, [r3], #1
 8005a56:	e7e5      	b.n	8005a24 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005a58:	b921      	cbnz	r1, 8005a64 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a5a:	1c59      	adds	r1, r3, #1
 8005a5c:	6852      	ldr	r2, [r2, #4]
 8005a5e:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a60:	701a      	strb	r2, [r3, #0]
 8005a62:	e7e0      	b.n	8005a26 <UART_Receive_IT+0x26>
 8005a64:	6852      	ldr	r2, [r2, #4]
 8005a66:	1c59      	adds	r1, r3, #1
 8005a68:	6281      	str	r1, [r0, #40]	; 0x28
 8005a6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a6e:	e7f7      	b.n	8005a60 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8005a70:	2002      	movs	r0, #2
 8005a72:	bd10      	pop	{r4, pc}

08005a74 <HAL_UART_ErrorCallback>:
 8005a74:	4770      	bx	lr
	...

08005a78 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a78:	6803      	ldr	r3, [r0, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a7c:	68d9      	ldr	r1, [r3, #12]
{
 8005a7e:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8005a80:	0716      	lsls	r6, r2, #28
{
 8005a82:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a84:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8005a86:	d107      	bne.n	8005a98 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a88:	0696      	lsls	r6, r2, #26
 8005a8a:	d55a      	bpl.n	8005b42 <HAL_UART_IRQHandler+0xca>
 8005a8c:	068d      	lsls	r5, r1, #26
 8005a8e:	d558      	bpl.n	8005b42 <HAL_UART_IRQHandler+0xca>
}
 8005a90:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8005a94:	f7ff bfb4 	b.w	8005a00 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a98:	f015 0501 	ands.w	r5, r5, #1
 8005a9c:	d102      	bne.n	8005aa4 <HAL_UART_IRQHandler+0x2c>
 8005a9e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8005aa2:	d04e      	beq.n	8005b42 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005aa4:	07d3      	lsls	r3, r2, #31
 8005aa6:	d505      	bpl.n	8005ab4 <HAL_UART_IRQHandler+0x3c>
 8005aa8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005aaa:	bf42      	ittt	mi
 8005aac:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8005aae:	f043 0301 	orrmi.w	r3, r3, #1
 8005ab2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ab4:	0750      	lsls	r0, r2, #29
 8005ab6:	d504      	bpl.n	8005ac2 <HAL_UART_IRQHandler+0x4a>
 8005ab8:	b11d      	cbz	r5, 8005ac2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005aba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005abc:	f043 0302 	orr.w	r3, r3, #2
 8005ac0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ac2:	0793      	lsls	r3, r2, #30
 8005ac4:	d504      	bpl.n	8005ad0 <HAL_UART_IRQHandler+0x58>
 8005ac6:	b11d      	cbz	r5, 8005ad0 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ac8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005aca:	f043 0304 	orr.w	r3, r3, #4
 8005ace:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ad0:	0716      	lsls	r6, r2, #28
 8005ad2:	d504      	bpl.n	8005ade <HAL_UART_IRQHandler+0x66>
 8005ad4:	b11d      	cbz	r5, 8005ade <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ad6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005ad8:	f043 0308 	orr.w	r3, r3, #8
 8005adc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ade:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d066      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ae4:	0695      	lsls	r5, r2, #26
 8005ae6:	d504      	bpl.n	8005af2 <HAL_UART_IRQHandler+0x7a>
 8005ae8:	0688      	lsls	r0, r1, #26
 8005aea:	d502      	bpl.n	8005af2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8005aec:	4620      	mov	r0, r4
 8005aee:	f7ff ff87 	bl	8005a00 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005af6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005af8:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8005afa:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005afc:	d402      	bmi.n	8005b04 <HAL_UART_IRQHandler+0x8c>
 8005afe:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8005b02:	d01a      	beq.n	8005b3a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8005b04:	f7ff ff6e 	bl	80059e4 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b08:	6823      	ldr	r3, [r4, #0]
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	0652      	lsls	r2, r2, #25
 8005b0e:	d510      	bpl.n	8005b32 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b10:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8005b12:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b18:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8005b1a:	b150      	cbz	r0, 8005b32 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b1c:	4b25      	ldr	r3, [pc, #148]	; (8005bb4 <HAL_UART_IRQHandler+0x13c>)
 8005b1e:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b20:	f7fd f822 	bl	8002b68 <HAL_DMA_Abort_IT>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	d044      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b28:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8005b2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b2e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005b30:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8005b32:	4620      	mov	r0, r4
 8005b34:	f7ff ff9e 	bl	8005a74 <HAL_UART_ErrorCallback>
 8005b38:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005b3a:	f7ff ff9b 	bl	8005a74 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b3e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8005b40:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b42:	0616      	lsls	r6, r2, #24
 8005b44:	d527      	bpl.n	8005b96 <HAL_UART_IRQHandler+0x11e>
 8005b46:	060d      	lsls	r5, r1, #24
 8005b48:	d525      	bpl.n	8005b96 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b4a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8005b4e:	2a21      	cmp	r2, #33	; 0x21
 8005b50:	d12f      	bne.n	8005bb2 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005b52:	68a2      	ldr	r2, [r4, #8]
 8005b54:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8005b58:	6a22      	ldr	r2, [r4, #32]
 8005b5a:	d117      	bne.n	8005b8c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b5c:	8811      	ldrh	r1, [r2, #0]
 8005b5e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005b62:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005b64:	6921      	ldr	r1, [r4, #16]
 8005b66:	b979      	cbnz	r1, 8005b88 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8005b68:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8005b6a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8005b6c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8005b6e:	3a01      	subs	r2, #1
 8005b70:	b292      	uxth	r2, r2
 8005b72:	84e2      	strh	r2, [r4, #38]	; 0x26
 8005b74:	b9ea      	cbnz	r2, 8005bb2 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b7c:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b84:	60da      	str	r2, [r3, #12]
 8005b86:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8005b88:	3201      	adds	r2, #1
 8005b8a:	e7ee      	b.n	8005b6a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b8c:	1c51      	adds	r1, r2, #1
 8005b8e:	6221      	str	r1, [r4, #32]
 8005b90:	7812      	ldrb	r2, [r2, #0]
 8005b92:	605a      	str	r2, [r3, #4]
 8005b94:	e7ea      	b.n	8005b6c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b96:	0650      	lsls	r0, r2, #25
 8005b98:	d50b      	bpl.n	8005bb2 <HAL_UART_IRQHandler+0x13a>
 8005b9a:	064a      	lsls	r2, r1, #25
 8005b9c:	d509      	bpl.n	8005bb2 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ba4:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8005ba6:	2320      	movs	r3, #32
 8005ba8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005bac:	4620      	mov	r0, r4
 8005bae:	f7ff ff26 	bl	80059fe <HAL_UART_TxCpltCallback>
 8005bb2:	bd70      	pop	{r4, r5, r6, pc}
 8005bb4:	08005bb9 	.word	0x08005bb9

08005bb8 <UART_DMAAbortOnError>:
{
 8005bb8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005bba:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8005bc0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8005bc2:	f7ff ff57 	bl	8005a74 <HAL_UART_ErrorCallback>
 8005bc6:	bd08      	pop	{r3, pc}

08005bc8 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bc8:	b084      	sub	sp, #16
 8005bca:	b538      	push	{r3, r4, r5, lr}
 8005bcc:	ad05      	add	r5, sp, #20
 8005bce:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bd4:	2b01      	cmp	r3, #1
{
 8005bd6:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005bd8:	d126      	bne.n	8005c28 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005bda:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005bdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005be0:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005be2:	68c3      	ldr	r3, [r0, #12]
 8005be4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005be8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bec:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005bee:	68c3      	ldr	r3, [r0, #12]
 8005bf0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005bf4:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8005bf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005bf8:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005bfa:	bf02      	ittt	eq
 8005bfc:	68c3      	ldreq	r3, [r0, #12]
 8005bfe:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8005c02:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8005c04:	f000 fbde 	bl	80063c4 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8005c08:	9b08      	ldr	r3, [sp, #32]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d107      	bne.n	8005c1e <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005c0e:	68a3      	ldr	r3, [r4, #8]
 8005c10:	f043 0306 	orr.w	r3, r3, #6
 8005c14:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005c16:	68a3      	ldr	r3, [r4, #8]
 8005c18:	f043 0320 	orr.w	r3, r3, #32
 8005c1c:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8005c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c22:	2000      	movs	r0, #0
 8005c24:	b004      	add	sp, #16
 8005c26:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005c28:	68c3      	ldr	r3, [r0, #12]
 8005c2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c2e:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8005c30:	f000 fbc8 	bl	80063c4 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8005c34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c38:	63a3      	str	r3, [r4, #56]	; 0x38
 8005c3a:	e7e5      	b.n	8005c08 <USB_CoreInit+0x40>

08005c3c <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005c3c:	6883      	ldr	r3, [r0, #8]
 8005c3e:	f043 0301 	orr.w	r3, r3, #1
 8005c42:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8005c44:	2000      	movs	r0, #0
 8005c46:	4770      	bx	lr

08005c48 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c48:	6883      	ldr	r3, [r0, #8]
 8005c4a:	f023 0301 	bic.w	r3, r3, #1
 8005c4e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8005c50:	2000      	movs	r0, #0
 8005c52:	4770      	bx	lr

08005c54 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8005c54:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8005c56:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8005c58:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8005c5a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005c5e:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8005c60:	d108      	bne.n	8005c74 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8005c62:	68c3      	ldr	r3, [r0, #12]
 8005c64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c68:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 8005c6a:	2032      	movs	r0, #50	; 0x32
 8005c6c:	f7fc fbd8 	bl	8002420 <HAL_Delay>
  
  return HAL_OK;
}
 8005c70:	2000      	movs	r0, #0
 8005c72:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8005c74:	2900      	cmp	r1, #0
 8005c76:	d1f8      	bne.n	8005c6a <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8005c78:	68c3      	ldr	r3, [r0, #12]
 8005c7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c7e:	60c3      	str	r3, [r0, #12]
 8005c80:	e7f3      	b.n	8005c6a <USB_SetCurrentMode+0x16>
	...

08005c84 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c84:	b084      	sub	sp, #16
 8005c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8a:	4604      	mov	r4, r0
 8005c8c:	a807      	add	r0, sp, #28
 8005c8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8005c92:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8005c94:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005c96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c98:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 8005c9a:	b9a6      	cbnz	r6, 8005cc6 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005c9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005ca0:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005ca8:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8005cac:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8005cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cb2:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005cb4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8005cb8:	d15e      	bne.n	8005d78 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8005cba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005cbc:	b939      	cbnz	r1, 8005cce <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f000 f89e 	bl	8005e00 <USB_SetDevSpeed>
 8005cc4:	e007      	b.n	8005cd6 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005cc6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005cca:	63a3      	str	r3, [r4, #56]	; 0x38
 8005ccc:	e7e9      	b.n	8005ca2 <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8005cce:	4619      	mov	r1, r3
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	f000 f895 	bl	8005e00 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8005cd6:	2110      	movs	r1, #16
 8005cd8:	4620      	mov	r0, r4
 8005cda:	f000 f86f 	bl	8005dbc <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f000 f87e 	bl	8005de0 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005ce4:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8005ce6:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 8005cea:	612b      	str	r3, [r5, #16]
 8005cec:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 8005cee:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8005cf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8005cf4:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8005cf6:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 8005cfa:	61eb      	str	r3, [r5, #28]
 8005cfc:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d00:	4543      	cmp	r3, r8
 8005d02:	d13b      	bne.n	8005d7c <USB_DevInit+0xf8>
 8005d04:	2100      	movs	r1, #0
 8005d06:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 8005d0a:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8005d0c:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8005d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d14:	428b      	cmp	r3, r1
 8005d16:	d13e      	bne.n	8005d96 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005d18:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 8005d1a:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d20:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8005d22:	d108      	bne.n	8005d36 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8005d24:	4b23      	ldr	r3, [pc, #140]	; (8005db4 <USB_DevInit+0x130>)
 8005d26:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8005d28:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d2e:	f043 0303 	orr.w	r3, r3, #3
 8005d32:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8005d34:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005d3a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8005d3e:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8005d40:	b91f      	cbnz	r7, 8005d4a <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8005d42:	69a3      	ldr	r3, [r4, #24]
 8005d44:	f043 0310 	orr.w	r3, r3, #16
 8005d48:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8005d4a:	69a2      	ldr	r2, [r4, #24]
 8005d4c:	4b1a      	ldr	r3, [pc, #104]	; (8005db8 <USB_DevInit+0x134>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8005d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d54:	b11b      	cbz	r3, 8005d5e <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005d56:	69a3      	ldr	r3, [r4, #24]
 8005d58:	f043 0308 	orr.w	r3, r3, #8
 8005d5c:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8005d5e:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8005d60:	bf01      	itttt	eq
 8005d62:	69a3      	ldreq	r3, [r4, #24]
 8005d64:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8005d68:	f043 0304 	orreq.w	r3, r3, #4
 8005d6c:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8005d6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d72:	2000      	movs	r0, #0
 8005d74:	b004      	add	sp, #16
 8005d76:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8005d78:	2103      	movs	r1, #3
 8005d7a:	e7a0      	b.n	8005cbe <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d7c:	f8d2 c000 	ldr.w	ip, [r2]
 8005d80:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8005d84:	bfb4      	ite	lt
 8005d86:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d88:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d8a:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d8c:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8005d8e:	f8c2 e008 	str.w	lr, [r2, #8]
 8005d92:	3220      	adds	r2, #32
 8005d94:	e7b4      	b.n	8005d00 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d96:	f8d2 8000 	ldr.w	r8, [r2]
 8005d9a:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8005d9e:	bfb4      	ite	lt
 8005da0:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005da4:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005da6:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005da8:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8005daa:	f8c2 c008 	str.w	ip, [r2, #8]
 8005dae:	3220      	adds	r2, #32
 8005db0:	e7b0      	b.n	8005d14 <USB_DevInit+0x90>
 8005db2:	bf00      	nop
 8005db4:	00800100 	.word	0x00800100
 8005db8:	803c3800 	.word	0x803c3800

08005dbc <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8005dbc:	0189      	lsls	r1, r1, #6
 8005dbe:	f041 0120 	orr.w	r1, r1, #32
 8005dc2:	4a06      	ldr	r2, [pc, #24]	; (8005ddc <USB_FlushTxFifo+0x20>)
 8005dc4:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8005dc6:	3a01      	subs	r2, #1
 8005dc8:	d005      	beq.n	8005dd6 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005dca:	6903      	ldr	r3, [r0, #16]
 8005dcc:	f013 0320 	ands.w	r3, r3, #32
 8005dd0:	d1f9      	bne.n	8005dc6 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005dd6:	2003      	movs	r0, #3
}
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	00030d41 	.word	0x00030d41

08005de0 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005de0:	2310      	movs	r3, #16
 8005de2:	4a06      	ldr	r2, [pc, #24]	; (8005dfc <USB_FlushRxFifo+0x1c>)
 8005de4:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8005de6:	3a01      	subs	r2, #1
 8005de8:	d005      	beq.n	8005df6 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005dea:	6903      	ldr	r3, [r0, #16]
 8005dec:	f013 0310 	ands.w	r3, r3, #16
 8005df0:	d1f9      	bne.n	8005de6 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8005df2:	4618      	mov	r0, r3
 8005df4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005df6:	2003      	movs	r0, #3
}
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	00030d41 	.word	0x00030d41

08005e00 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8005e00:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8005e04:	4319      	orrs	r1, r3
 8005e06:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8005e0a:	2000      	movs	r0, #0
 8005e0c:	4770      	bx	lr

08005e0e <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005e0e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8005e12:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8005e16:	f010 0006 	ands.w	r0, r0, #6
 8005e1a:	d012      	beq.n	8005e42 <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8005e1c:	6893      	ldr	r3, [r2, #8]
 8005e1e:	f003 0306 	and.w	r3, r3, #6
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d00c      	beq.n	8005e40 <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8005e26:	6893      	ldr	r3, [r2, #8]
 8005e28:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8005e2c:	2b06      	cmp	r3, #6
 8005e2e:	d007      	beq.n	8005e40 <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8005e30:	6893      	ldr	r3, [r2, #8]
 8005e32:	f003 0306 	and.w	r3, r3, #6
 8005e36:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8005e38:	bf14      	ite	ne
 8005e3a:	2000      	movne	r0, #0
 8005e3c:	2002      	moveq	r0, #2
 8005e3e:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 8005e40:	2003      	movs	r0, #3
  }
  
  return speed;
}
 8005e42:	4770      	bx	lr

08005e44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e44:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 8005e46:	784b      	ldrb	r3, [r1, #1]
 8005e48:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8005e4a:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 8005e4e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d11b      	bne.n	8005e8e <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8005e56:	40a3      	lsls	r3, r4
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005e5c:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8005e60:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005e62:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	0412      	lsls	r2, r2, #16
 8005e6a:	d40e      	bmi.n	8005e8a <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8005e6c:	688a      	ldr	r2, [r1, #8]
 8005e6e:	78c8      	ldrb	r0, [r1, #3]
 8005e70:	681d      	ldr	r5, [r3, #0]
 8005e72:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8005e76:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005e7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e7e:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 8005e82:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8005e86:	4328      	orrs	r0, r5
 8005e88:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 8005e8a:	2000      	movs	r0, #0
 8005e8c:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8005e8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e92:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005e94:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8005e98:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005e9a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8005e9e:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005ea0:	6803      	ldr	r3, [r0, #0]
 8005ea2:	041b      	lsls	r3, r3, #16
 8005ea4:	d4f1      	bmi.n	8005e8a <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8005ea6:	688b      	ldr	r3, [r1, #8]
 8005ea8:	78c9      	ldrb	r1, [r1, #3]
 8005eaa:	6802      	ldr	r2, [r0, #0]
 8005eac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005eb8:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	6003      	str	r3, [r0, #0]
 8005ec0:	e7e3      	b.n	8005e8a <USB_ActivateEndpoint+0x46>

08005ec2 <USB_DeactivateEndpoint>:
 8005ec2:	f000 b801 	b.w	8005ec8 <USB_DeactivateDedicatedEndpoint>
	...

08005ec8 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ec8:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 8005eca:	784b      	ldrb	r3, [r1, #1]
 8005ecc:	2b01      	cmp	r3, #1
{
 8005ece:	460e      	mov	r6, r1
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	7809      	ldrb	r1, [r1, #0]
 8005ed4:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 8005ed8:	d126      	bne.n	8005f28 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 8005eda:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 8005ede:	fb13 2301 	smlabb	r3, r3, r1, r2
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ee8:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005eea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005eee:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 8005ef0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	4a1f      	ldr	r2, [pc, #124]	; (8005f74 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8005ef8:	3a01      	subs	r2, #1
 8005efa:	d101      	bne.n	8005f00 <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 8005efc:	2003      	movs	r0, #3
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 8005f00:	689c      	ldr	r4, [r3, #8]
 8005f02:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8005f06:	d1f7      	bne.n	8005ef8 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 8005f08:	2110      	movs	r1, #16
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	f7ff ff56 	bl	8005dbc <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 8005f10:	7831      	ldrb	r1, [r6, #0]
 8005f12:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 8005f16:	2301      	movs	r3, #1
 8005f18:	408b      	lsls	r3, r1
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	ea22 0303 	bic.w	r3, r2, r3
 8005f20:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 8005f24:	4620      	mov	r0, r4
 8005f26:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 8005f28:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8005f2c:	fb13 2301 	smlabb	r3, r3, r1, r2
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f36:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005f38:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f3c:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 8005f3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	4a0b      	ldr	r2, [pc, #44]	; (8005f74 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 8005f46:	3a01      	subs	r2, #1
 8005f48:	d0d8      	beq.n	8005efc <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 8005f4a:	6898      	ldr	r0, [r3, #8]
 8005f4c:	f010 0010 	ands.w	r0, r0, #16
 8005f50:	d1f9      	bne.n	8005f46 <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005f52:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8005f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f5a:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 8005f5e:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 8005f62:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005f66:	408a      	lsls	r2, r1
 8005f68:	ea23 0302 	bic.w	r3, r3, r2
 8005f6c:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 8005f70:	bd70      	pop	{r4, r5, r6, pc}
 8005f72:	bf00      	nop
 8005f74:	00030d41 	.word	0x00030d41

08005f78 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005f78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8005f7a:	784b      	ldrb	r3, [r1, #1]
 8005f7c:	780c      	ldrb	r4, [r1, #0]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	694b      	ldr	r3, [r1, #20]
 8005f82:	d177      	bne.n	8006074 <USB_EPStartXfer+0xfc>
 8005f84:	2620      	movs	r6, #32
 8005f86:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8005f8a:	fb16 5404 	smlabb	r4, r6, r4, r5
 8005f8e:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d138      	bne.n	8006006 <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8005f94:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8005f98:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8005f9c:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8005f9e:	6926      	ldr	r6, [r4, #16]
 8005fa0:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8005fa4:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8005fa6:	6926      	ldr	r6, [r4, #16]
 8005fa8:	0cf6      	lsrs	r6, r6, #19
 8005faa:	04f6      	lsls	r6, r6, #19
 8005fac:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 8005fae:	2a01      	cmp	r2, #1
 8005fb0:	d150      	bne.n	8006054 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005fb2:	780c      	ldrb	r4, [r1, #0]
 8005fb4:	690e      	ldr	r6, [r1, #16]
 8005fb6:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8005fba:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005fbc:	78ce      	ldrb	r6, [r1, #3]
 8005fbe:	2e01      	cmp	r6, #1
 8005fc0:	d10f      	bne.n	8005fe2 <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8005fc2:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8005fc6:	780f      	ldrb	r7, [r1, #0]
 8005fc8:	f414 7f80 	tst.w	r4, #256	; 0x100
 8005fcc:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005fd0:	fb14 5407 	smlabb	r4, r4, r7, r5
 8005fd4:	6827      	ldr	r7, [r4, #0]
 8005fd6:	bf0c      	ite	eq
 8005fd8:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005fdc:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 8005fe0:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005fe2:	780f      	ldrb	r7, [r1, #0]
 8005fe4:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 8005fe8:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005fea:	682c      	ldr	r4, [r5, #0]
 8005fec:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8005ff0:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 8005ff2:	d105      	bne.n	8006000 <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8005ff4:	9200      	str	r2, [sp, #0]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	463a      	mov	r2, r7
 8005ffa:	68c9      	ldr	r1, [r1, #12]
 8005ffc:	f000 f8ef 	bl	80061de <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 8006000:	2000      	movs	r0, #0
 8006002:	b003      	add	sp, #12
 8006004:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006006:	0cf6      	lsrs	r6, r6, #19
 8006008:	04f6      	lsls	r6, r6, #19
 800600a:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800600c:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800600e:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8006010:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8006014:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8006018:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800601a:	19de      	adds	r6, r3, r7
 800601c:	3e01      	subs	r6, #1
 800601e:	fbb6 f7f7 	udiv	r7, r6, r7
 8006022:	4e37      	ldr	r6, [pc, #220]	; (8006100 <USB_EPStartXfer+0x188>)
 8006024:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8006028:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 800602c:	ea46 060e 	orr.w	r6, r6, lr
 8006030:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8006032:	6927      	ldr	r7, [r4, #16]
 8006034:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8006038:	433e      	orrs	r6, r7
 800603a:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 800603c:	78ce      	ldrb	r6, [r1, #3]
 800603e:	2e01      	cmp	r6, #1
 8006040:	d15a      	bne.n	80060f8 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8006042:	6926      	ldr	r6, [r4, #16]
 8006044:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 8006048:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800604a:	6926      	ldr	r6, [r4, #16]
 800604c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8006050:	6126      	str	r6, [r4, #16]
 8006052:	e7ac      	b.n	8005fae <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 8006054:	78ce      	ldrb	r6, [r1, #3]
 8006056:	2e01      	cmp	r6, #1
 8006058:	d0b3      	beq.n	8005fc2 <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0ae      	beq.n	8005fbc <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800605e:	f891 e000 	ldrb.w	lr, [r1]
 8006062:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 8006066:	2401      	movs	r4, #1
 8006068:	fa04 f40e 	lsl.w	r4, r4, lr
 800606c:	433c      	orrs	r4, r7
 800606e:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 8006072:	e7a3      	b.n	8005fbc <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8006074:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 8006078:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 800607c:	6925      	ldr	r5, [r4, #16]
 800607e:	0ced      	lsrs	r5, r5, #19
 8006080:	04ed      	lsls	r5, r5, #19
 8006082:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8006084:	6925      	ldr	r5, [r4, #16]
 8006086:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800608a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800608e:	6125      	str	r5, [r4, #16]
 8006090:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 8006092:	b9fb      	cbnz	r3, 80060d4 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800609a:	431d      	orrs	r5, r3
 800609c:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800609e:	6923      	ldr	r3, [r4, #16]
 80060a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060a4:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 80060a6:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 80060a8:	bf04      	itt	eq
 80060aa:	68cb      	ldreq	r3, [r1, #12]
 80060ac:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 80060ae:	78cb      	ldrb	r3, [r1, #3]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d10a      	bne.n	80060ca <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80060b4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80060b8:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	bf0c      	ite	eq
 80060c0:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80060c4:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 80060c8:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80060ca:	6823      	ldr	r3, [r4, #0]
 80060cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80060d0:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80060d2:	e795      	b.n	8006000 <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80060d4:	4e0a      	ldr	r6, [pc, #40]	; (8006100 <USB_EPStartXfer+0x188>)
 80060d6:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 80060d8:	442b      	add	r3, r5
 80060da:	3b01      	subs	r3, #1
 80060dc:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80060e0:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 80060e4:	433e      	orrs	r6, r7
 80060e6:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	6926      	ldr	r6, [r4, #16]
 80060ec:	435d      	muls	r5, r3
 80060ee:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80060f2:	4335      	orrs	r5, r6
 80060f4:	6125      	str	r5, [r4, #16]
 80060f6:	e7d6      	b.n	80060a6 <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 80060f8:	2a01      	cmp	r2, #1
 80060fa:	d1ae      	bne.n	800605a <USB_EPStartXfer+0xe2>
 80060fc:	e759      	b.n	8005fb2 <USB_EPStartXfer+0x3a>
 80060fe:	bf00      	nop
 8006100:	1ff80000 	.word	0x1ff80000

08006104 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 8006104:	784b      	ldrb	r3, [r1, #1]
 8006106:	2b01      	cmp	r3, #1
{
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	780b      	ldrb	r3, [r1, #0]
 800610c:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 800610e:	d143      	bne.n	8006198 <USB_EP0StartXfer+0x94>
 8006110:	2420      	movs	r4, #32
 8006112:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8006116:	fb14 6303 	smlabb	r3, r4, r3, r6
 800611a:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 800611c:	b9cd      	cbnz	r5, 8006152 <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800611e:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8006122:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8006126:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8006128:	691c      	ldr	r4, [r3, #16]
 800612a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800612e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8006130:	691c      	ldr	r4, [r3, #16]
 8006132:	0ce4      	lsrs	r4, r4, #19
 8006134:	04e4      	lsls	r4, r4, #19
 8006136:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8006138:	780d      	ldrb	r5, [r1, #0]
 800613a:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 800613e:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8006140:	681c      	ldr	r4, [r3, #0]
 8006142:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8006146:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 8006148:	d11b      	bne.n	8006182 <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800614a:	690a      	ldr	r2, [r1, #16]
 800614c:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 800614e:	2000      	movs	r0, #0
 8006150:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006152:	0ce4      	lsrs	r4, r4, #19
 8006154:	04e4      	lsls	r4, r4, #19
 8006156:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8006158:	691c      	ldr	r4, [r3, #16]
 800615a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800615e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8006162:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8006164:	688c      	ldr	r4, [r1, #8]
 8006166:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8006168:	bf88      	it	hi
 800616a:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800616c:	691c      	ldr	r4, [r3, #16]
 800616e:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8006172:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8006174:	694c      	ldr	r4, [r1, #20]
 8006176:	691d      	ldr	r5, [r3, #16]
 8006178:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800617c:	432c      	orrs	r4, r5
 800617e:	611c      	str	r4, [r3, #16]
 8006180:	e7da      	b.n	8006138 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 8006182:	694b      	ldr	r3, [r1, #20]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0e2      	beq.n	800614e <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8006188:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800618c:	2301      	movs	r3, #1
 800618e:	40ab      	lsls	r3, r5
 8006190:	4313      	orrs	r3, r2
 8006192:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8006196:	e7da      	b.n	800614e <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8006198:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800619c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80061a0:	6903      	ldr	r3, [r0, #16]
 80061a2:	0cdb      	lsrs	r3, r3, #19
 80061a4:	04db      	lsls	r3, r3, #19
 80061a6:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80061a8:	6903      	ldr	r3, [r0, #16]
 80061aa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80061ae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80061b2:	6103      	str	r3, [r0, #16]
 80061b4:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 80061b6:	b105      	cbz	r5, 80061ba <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 80061b8:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80061ba:	6904      	ldr	r4, [r0, #16]
 80061bc:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80061c0:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80061c2:	6904      	ldr	r4, [r0, #16]
 80061c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061c8:	4323      	orrs	r3, r4
    if (dma == 1U)
 80061ca:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80061cc:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80061ce:	bf04      	itt	eq
 80061d0:	68cb      	ldreq	r3, [r1, #12]
 80061d2:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80061d4:	6803      	ldr	r3, [r0, #0]
 80061d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80061da:	6003      	str	r3, [r0, #0]
 80061dc:	e7b7      	b.n	800614e <USB_EP0StartXfer+0x4a>

080061de <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80061de:	b510      	push	{r4, lr}
 80061e0:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 80061e4:	b94c      	cbnz	r4, 80061fa <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 80061e6:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80061e8:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80061ec:	f023 0303 	bic.w	r3, r3, #3
 80061f0:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 80061f4:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 80061f6:	4299      	cmp	r1, r3
 80061f8:	d101      	bne.n	80061fe <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 80061fa:	2000      	movs	r0, #0
 80061fc:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80061fe:	f851 0b04 	ldr.w	r0, [r1], #4
 8006202:	6010      	str	r0, [r2, #0]
 8006204:	e7f7      	b.n	80061f6 <USB_WritePacket+0x18>

08006206 <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 8006206:	3203      	adds	r2, #3
 8006208:	f022 0203 	bic.w	r2, r2, #3
 800620c:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800620e:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8006212:	4291      	cmp	r1, r2
 8006214:	d101      	bne.n	800621a <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 8006216:	4608      	mov	r0, r1
 8006218:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800621a:	6803      	ldr	r3, [r0, #0]
 800621c:	f841 3b04 	str.w	r3, [r1], #4
 8006220:	e7f7      	b.n	8006212 <USB_ReadPacket+0xc>

08006222 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8006222:	784b      	ldrb	r3, [r1, #1]
 8006224:	780a      	ldrb	r2, [r1, #0]
 8006226:	2b01      	cmp	r3, #1
 8006228:	f04f 0320 	mov.w	r3, #32
 800622c:	d10b      	bne.n	8006246 <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 800622e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8006232:	fb13 0002 	smlabb	r0, r3, r2, r0
 8006236:	6803      	ldr	r3, [r0, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	db0b      	blt.n	8006254 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 800623c:	6803      	ldr	r3, [r0, #0]
 800623e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006242:	6003      	str	r3, [r0, #0]
 8006244:	e006      	b.n	8006254 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8006246:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800624a:	fb13 0002 	smlabb	r0, r3, r2, r0
 800624e:	6803      	ldr	r3, [r0, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	daf3      	bge.n	800623c <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006254:	6803      	ldr	r3, [r0, #0]
 8006256:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800625a:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 800625c:	2000      	movs	r0, #0
 800625e:	4770      	bx	lr

08006260 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8006260:	784b      	ldrb	r3, [r1, #1]
 8006262:	780a      	ldrb	r2, [r1, #0]
 8006264:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006266:	bf0c      	ite	eq
 8006268:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800626c:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8006270:	2320      	movs	r3, #32
 8006272:	fb13 0002 	smlabb	r0, r3, r2, r0
 8006276:	6803      	ldr	r3, [r0, #0]
 8006278:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800627c:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800627e:	78cb      	ldrb	r3, [r1, #3]
 8006280:	3b02      	subs	r3, #2
 8006282:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006284:	bf9e      	ittt	ls
 8006286:	6803      	ldrls	r3, [r0, #0]
 8006288:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 800628c:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 800628e:	2000      	movs	r0, #0
 8006290:	4770      	bx	lr

08006292 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8006292:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8006296:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800629a:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 800629e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80062a2:	0109      	lsls	r1, r1, #4
 80062a4:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80062a8:	4319      	orrs	r1, r3
 80062aa:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 80062ae:	2000      	movs	r0, #0
 80062b0:	4770      	bx	lr

080062b2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 80062b2:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 80062b4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80062b8:	f023 0302 	bic.w	r3, r3, #2
 80062bc:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80062c0:	2003      	movs	r0, #3
 80062c2:	f7fc f8ad 	bl	8002420 <HAL_Delay>
  
  return HAL_OK;  
}
 80062c6:	2000      	movs	r0, #0
 80062c8:	bd08      	pop	{r3, pc}

080062ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80062ca:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80062cc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80062d0:	f043 0302 	orr.w	r3, r3, #2
 80062d4:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80062d8:	2003      	movs	r0, #3
 80062da:	f7fc f8a1 	bl	8002420 <HAL_Delay>
  
  return HAL_OK;  
}
 80062de:	2000      	movs	r0, #0
 80062e0:	bd08      	pop	{r3, pc}

080062e2 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 80062e2:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 80062e4:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 80062e6:	4010      	ands	r0, r2
 80062e8:	4770      	bx	lr

080062ea <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80062ea:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80062ee:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 80062f2:	69c0      	ldr	r0, [r0, #28]
 80062f4:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 80062f6:	0c00      	lsrs	r0, r0, #16
 80062f8:	4770      	bx	lr

080062fa <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80062fa:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80062fe:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8006302:	69c0      	ldr	r0, [r0, #28]
 8006304:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 8006306:	b280      	uxth	r0, r0
 8006308:	4770      	bx	lr

0800630a <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 800630a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800630e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 8006312:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8006316:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8006318:	6940      	ldr	r0, [r0, #20]
  return v;
}
 800631a:	4010      	ands	r0, r2
 800631c:	4770      	bx	lr

0800631e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 800631e:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8006320:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006324:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8006328:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800632c:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 800632e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8006332:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8006334:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8006336:	b2db      	uxtb	r3, r3
 8006338:	4323      	orrs	r3, r4
  return v;
}
 800633a:	4018      	ands	r0, r3
 800633c:	bd10      	pop	{r4, pc}

0800633e <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 800633e:	6940      	ldr	r0, [r0, #20]
}
 8006340:	f000 0001 	and.w	r0, r0, #1
 8006344:	4770      	bx	lr

08006346 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006346:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800634a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800634e:	f023 0307 	bic.w	r3, r3, #7
 8006352:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8006356:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	f002 0206 	and.w	r2, r2, #6
 8006360:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8006362:	bf02      	ittt	eq
 8006364:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8006368:	f042 0203 	orreq.w	r2, r2, #3
 800636c:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006370:	685a      	ldr	r2, [r3, #4]
 8006372:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006376:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8006378:	2000      	movs	r0, #0
 800637a:	4770      	bx	lr

0800637c <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800637c:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800637e:	2400      	movs	r4, #0
 8006380:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 8006384:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8006388:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800638c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006390:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8006394:	f044 0418 	orr.w	r4, r4, #24
 8006398:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 800639c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 80063a0:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80063a2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80063a6:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80063aa:	bf08      	it	eq
 80063ac:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80063b0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80063b4:	bf04      	itt	eq
 80063b6:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80063ba:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 80063be:	2000      	movs	r0, #0
 80063c0:	bd10      	pop	{r4, pc}
	...

080063c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80063c4:	4b0a      	ldr	r3, [pc, #40]	; (80063f0 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80063c6:	3b01      	subs	r3, #1
 80063c8:	d101      	bne.n	80063ce <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80063ca:	2003      	movs	r0, #3
 80063cc:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063ce:	6902      	ldr	r2, [r0, #16]
 80063d0:	2a00      	cmp	r2, #0
 80063d2:	daf8      	bge.n	80063c6 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80063d4:	6903      	ldr	r3, [r0, #16]
 80063d6:	4a06      	ldr	r2, [pc, #24]	; (80063f0 <USB_CoreReset+0x2c>)
 80063d8:	f043 0301 	orr.w	r3, r3, #1
 80063dc:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80063de:	3a01      	subs	r2, #1
 80063e0:	d0f3      	beq.n	80063ca <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80063e2:	6903      	ldr	r3, [r0, #16]
 80063e4:	f013 0301 	ands.w	r3, r3, #1
 80063e8:	d1f9      	bne.n	80063de <USB_CoreReset+0x1a>
  
  return HAL_OK;
 80063ea:	4618      	mov	r0, r3
}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	00030d41 	.word	0x00030d41

080063f4 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063f4:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 80063f8:	b11b      	cbz	r3, 8006402 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 80063fa:	2000      	movs	r0, #0
 80063fc:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8006400:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8006402:	2002      	movs	r0, #2
  }
}
 8006404:	4770      	bx	lr

08006406 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8006406:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 800640a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800640c:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8006410:	b15b      	cbz	r3, 800642a <USBD_CDC_EP0_RxReady+0x24>
 8006412:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8006416:	28ff      	cmp	r0, #255	; 0xff
 8006418:	d007      	beq.n	800642a <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8006420:	4621      	mov	r1, r4
 8006422:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8006424:	23ff      	movs	r3, #255	; 0xff
 8006426:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 800642a:	2000      	movs	r0, #0
 800642c:	bd10      	pop	{r4, pc}
	...

08006430 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8006430:	2343      	movs	r3, #67	; 0x43
 8006432:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8006434:	4800      	ldr	r0, [pc, #0]	; (8006438 <USBD_CDC_GetFSCfgDesc+0x8>)
 8006436:	4770      	bx	lr
 8006438:	20000040 	.word	0x20000040

0800643c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800643c:	2343      	movs	r3, #67	; 0x43
 800643e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8006440:	4800      	ldr	r0, [pc, #0]	; (8006444 <USBD_CDC_GetHSCfgDesc+0x8>)
 8006442:	4770      	bx	lr
 8006444:	20000084 	.word	0x20000084

08006448 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8006448:	2343      	movs	r3, #67	; 0x43
 800644a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 800644c:	4800      	ldr	r0, [pc, #0]	; (8006450 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800644e:	4770      	bx	lr
 8006450:	200000d4 	.word	0x200000d4

08006454 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8006454:	230a      	movs	r3, #10
 8006456:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8006458:	4800      	ldr	r0, [pc, #0]	; (800645c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800645a:	4770      	bx	lr
 800645c:	200000c8 	.word	0x200000c8

08006460 <USBD_CDC_DataOut>:
{      
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006464:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8006468:	f000 fa84 	bl	8006974 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 800646c:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8006470:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 8006474:	b14b      	cbz	r3, 800648a <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006476:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 800647a:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8006484:	4798      	blx	r3
    return USBD_OK;
 8006486:	2000      	movs	r0, #0
 8006488:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 800648a:	2002      	movs	r0, #2
}
 800648c:	bd38      	pop	{r3, r4, r5, pc}
	...

08006490 <USBD_CDC_Setup>:
{
 8006490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006492:	780f      	ldrb	r7, [r1, #0]
 8006494:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 8006498:	4606      	mov	r6, r0
 800649a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800649c:	d023      	beq.n	80064e6 <USBD_CDC_Setup+0x56>
 800649e:	2b20      	cmp	r3, #32
 80064a0:	d119      	bne.n	80064d6 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 80064a2:	88ca      	ldrh	r2, [r1, #6]
 80064a4:	784b      	ldrb	r3, [r1, #1]
 80064a6:	b1c2      	cbz	r2, 80064da <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 80064a8:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80064aa:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 80064ae:	d50b      	bpl.n	80064c8 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064b0:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 80064b4:	4618      	mov	r0, r3
 80064b6:	688f      	ldr	r7, [r1, #8]
 80064b8:	4629      	mov	r1, r5
 80064ba:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 80064bc:	88e2      	ldrh	r2, [r4, #6]
 80064be:	4629      	mov	r1, r5
 80064c0:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 80064c2:	f000 fd8f 	bl	8006fe4 <USBD_CtlSendData>
      break;
 80064c6:	e006      	b.n	80064d6 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 80064c8:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 80064cc:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 80064d0:	4629      	mov	r1, r5
 80064d2:	f000 fd9c 	bl	800700e <USBD_CtlPrepareRx>
}
 80064d6:	2000      	movs	r0, #0
 80064d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064da:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 80064de:	6884      	ldr	r4, [r0, #8]
 80064e0:	4618      	mov	r0, r3
 80064e2:	47a0      	blx	r4
 80064e4:	e7f7      	b.n	80064d6 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 80064e6:	784b      	ldrb	r3, [r1, #1]
 80064e8:	2b0a      	cmp	r3, #10
 80064ea:	d1f4      	bne.n	80064d6 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 80064ec:	2201      	movs	r2, #1
 80064ee:	4901      	ldr	r1, [pc, #4]	; (80064f4 <USBD_CDC_Setup+0x64>)
 80064f0:	e7e7      	b.n	80064c2 <USBD_CDC_Setup+0x32>
 80064f2:	bf00      	nop
 80064f4:	20001084 	.word	0x20001084

080064f8 <USBD_CDC_DeInit>:
{
 80064f8:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 80064fa:	2181      	movs	r1, #129	; 0x81
{
 80064fc:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 80064fe:	f000 f9d1 	bl	80068a4 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8006502:	2101      	movs	r1, #1
 8006504:	4620      	mov	r0, r4
 8006506:	f000 f9cd 	bl	80068a4 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800650a:	2182      	movs	r1, #130	; 0x82
 800650c:	4620      	mov	r0, r4
 800650e:	f000 f9c9 	bl	80068a4 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8006512:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8006516:	b153      	cbz	r3, 800652e <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006518:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006520:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8006524:	f004 fc3a 	bl	800ad9c <free>
    pdev->pClassData = NULL;
 8006528:	2300      	movs	r3, #0
 800652a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800652e:	2000      	movs	r0, #0
 8006530:	bd10      	pop	{r4, pc}

08006532 <USBD_CDC_Init>:
{
 8006532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006534:	7c03      	ldrb	r3, [r0, #16]
{
 8006536:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006538:	bb7b      	cbnz	r3, 800659a <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 800653a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800653e:	2202      	movs	r2, #2
 8006540:	2181      	movs	r1, #129	; 0x81
 8006542:	f000 f99f 	bl	8006884 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8006546:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 800654a:	2202      	movs	r2, #2
 800654c:	2101      	movs	r1, #1
 800654e:	4620      	mov	r0, r4
 8006550:	f000 f998 	bl	8006884 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8006554:	2308      	movs	r3, #8
 8006556:	2203      	movs	r2, #3
 8006558:	2182      	movs	r1, #130	; 0x82
 800655a:	4620      	mov	r0, r4
 800655c:	f000 f992 	bl	8006884 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8006560:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006564:	f004 fc12 	bl	800ad8c <malloc>
 8006568:	4606      	mov	r6, r0
 800656a:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 800656e:	b320      	cbz	r0, 80065ba <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006570:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006578:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 800657a:	2500      	movs	r5, #0
 800657c:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 8006580:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006584:	b987      	cbnz	r7, 80065a8 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 8006586:	f44f 7300 	mov.w	r3, #512	; 0x200
 800658a:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800658e:	2101      	movs	r1, #1
 8006590:	4620      	mov	r0, r4
 8006592:	f000 f9e1 	bl	8006958 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8006596:	4638      	mov	r0, r7
 8006598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 800659a:	2340      	movs	r3, #64	; 0x40
 800659c:	2202      	movs	r2, #2
 800659e:	2181      	movs	r1, #129	; 0x81
 80065a0:	f000 f970 	bl	8006884 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80065a4:	2340      	movs	r3, #64	; 0x40
 80065a6:	e7d0      	b.n	800654a <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 80065a8:	2340      	movs	r3, #64	; 0x40
 80065aa:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80065ae:	2101      	movs	r1, #1
 80065b0:	4620      	mov	r0, r4
 80065b2:	f000 f9d1 	bl	8006958 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80065b6:	4628      	mov	r0, r5
 80065b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 80065ba:	2001      	movs	r0, #1
}
 80065bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080065be <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80065be:	b119      	cbz	r1, 80065c8 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80065c0:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80065c4:	2000      	movs	r0, #0
 80065c6:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80065c8:	2002      	movs	r0, #2
  }
  
  return ret;
}
 80065ca:	4770      	bx	lr

080065cc <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80065cc:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 80065d0:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80065d2:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80065d6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80065da:	4770      	bx	lr

080065dc <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80065dc:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 80065e0:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80065e2:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 80065e6:	4770      	bx	lr

080065e8 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80065e8:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 80065ec:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 80065ee:	b172      	cbz	r2, 800660e <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 80065f0:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 80065f4:	2301      	movs	r3, #1
 80065f6:	b964      	cbnz	r4, 8006612 <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 80065f8:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80065fc:	2181      	movs	r1, #129	; 0x81
 80065fe:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8006602:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8006606:	f000 f999 	bl	800693c <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 800660a:	4620      	mov	r0, r4
 800660c:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 800660e:	2002      	movs	r0, #2
 8006610:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 8006612:	4618      	mov	r0, r3
  }
}
 8006614:	bd10      	pop	{r4, pc}

08006616 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006616:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 800661a:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800661c:	b162      	cbz	r2, 8006638 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800661e:	7c04      	ldrb	r4, [r0, #16]
 8006620:	b944      	cbnz	r4, 8006634 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006622:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006626:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800662a:	2101      	movs	r1, #1
 800662c:	f000 f994 	bl	8006958 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006630:	2000      	movs	r0, #0
 8006632:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8006634:	2340      	movs	r3, #64	; 0x40
 8006636:	e7f6      	b.n	8006626 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8006638:	2002      	movs	r0, #2
  }
}
 800663a:	bd10      	pop	{r4, pc}

0800663c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800663c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800663e:	4c09      	ldr	r4, [pc, #36]	; (8006664 <MX_USB_DEVICE_Init+0x28>)
 8006640:	4909      	ldr	r1, [pc, #36]	; (8006668 <MX_USB_DEVICE_Init+0x2c>)
 8006642:	2200      	movs	r2, #0
 8006644:	4620      	mov	r0, r4
 8006646:	f000 f99b 	bl	8006980 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 800664a:	4908      	ldr	r1, [pc, #32]	; (800666c <MX_USB_DEVICE_Init+0x30>)
 800664c:	4620      	mov	r0, r4
 800664e:	f000 f9ac 	bl	80069aa <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8006652:	4620      	mov	r0, r4
 8006654:	4906      	ldr	r1, [pc, #24]	; (8006670 <MX_USB_DEVICE_Init+0x34>)
 8006656:	f7ff ffb2 	bl	80065be <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 800665a:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800665c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8006660:	f000 b9aa 	b.w	80069b8 <USBD_Start>
 8006664:	2002367c 	.word	0x2002367c
 8006668:	20000128 	.word	0x20000128
 800666c:	20000008 	.word	0x20000008
 8006670:	20000118 	.word	0x20000118

08006674 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8006674:	2000      	movs	r0, #0
 8006676:	4770      	bx	lr

08006678 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8006678:	2000      	movs	r0, #0
 800667a:	4770      	bx	lr

0800667c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800667c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800667e:	4c05      	ldr	r4, [pc, #20]	; (8006694 <CDC_Receive_FS+0x18>)
 8006680:	4601      	mov	r1, r0
 8006682:	4620      	mov	r0, r4
 8006684:	f7ff ffaa 	bl	80065dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006688:	4620      	mov	r0, r4
 800668a:	f7ff ffc4 	bl	8006616 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 800668e:	2000      	movs	r0, #0
 8006690:	bd10      	pop	{r4, pc}
 8006692:	bf00      	nop
 8006694:	2002367c 	.word	0x2002367c

08006698 <CDC_Init_FS>:
{
 8006698:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800669a:	4c06      	ldr	r4, [pc, #24]	; (80066b4 <CDC_Init_FS+0x1c>)
 800669c:	4906      	ldr	r1, [pc, #24]	; (80066b8 <CDC_Init_FS+0x20>)
 800669e:	2200      	movs	r2, #0
 80066a0:	4620      	mov	r0, r4
 80066a2:	f7ff ff93 	bl	80065cc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80066a6:	4905      	ldr	r1, [pc, #20]	; (80066bc <CDC_Init_FS+0x24>)
 80066a8:	4620      	mov	r0, r4
 80066aa:	f7ff ff97 	bl	80065dc <USBD_CDC_SetRxBuffer>
}
 80066ae:	2000      	movs	r0, #0
 80066b0:	bd10      	pop	{r4, pc}
 80066b2:	bf00      	nop
 80066b4:	2002367c 	.word	0x2002367c
 80066b8:	20023aa0 	.word	0x20023aa0
 80066bc:	200238a0 	.word	0x200238a0

080066c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80066c0:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80066c2:	4c09      	ldr	r4, [pc, #36]	; (80066e8 <CDC_Transmit_FS+0x28>)
 80066c4:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 80066c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
{
 80066cc:	460a      	mov	r2, r1
  if (hcdc->TxState != 0){
 80066ce:	b943      	cbnz	r3, 80066e2 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80066d0:	4601      	mov	r1, r0
 80066d2:	4620      	mov	r0, r4
 80066d4:	f7ff ff7a 	bl	80065cc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80066d8:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 80066da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80066de:	f7ff bf83 	b.w	80065e8 <USBD_CDC_TransmitPacket>
}
 80066e2:	2001      	movs	r0, #1
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	bf00      	nop
 80066e8:	2002367c 	.word	0x2002367c

080066ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80066ec:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 80066ee:	6803      	ldr	r3, [r0, #0]
 80066f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80066f4:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 80066f6:	d125      	bne.n	8006744 <HAL_PCD_MspInit+0x58>
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80066f8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80066fc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066fe:	2302      	movs	r3, #2
 8006700:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006702:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006704:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006706:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006708:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800670a:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800670c:	480e      	ldr	r0, [pc, #56]	; (8006748 <HAL_PCD_MspInit+0x5c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800670e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006710:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006712:	f7fc fa3b 	bl	8002b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006716:	4b0d      	ldr	r3, [pc, #52]	; (800674c <HAL_PCD_MspInit+0x60>)
 8006718:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800671a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800671e:	635a      	str	r2, [r3, #52]	; 0x34
 8006720:	9400      	str	r4, [sp, #0]
 8006722:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006724:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006728:	645a      	str	r2, [r3, #68]	; 0x44
 800672a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800672c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006730:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8006732:	2043      	movs	r0, #67	; 0x43
 8006734:	4622      	mov	r2, r4
 8006736:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006738:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800673a:	f7fc f9b3 	bl	8002aa4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800673e:	2043      	movs	r0, #67	; 0x43
 8006740:	f7fc f9e4 	bl	8002b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006744:	b006      	add	sp, #24
 8006746:	bd10      	pop	{r4, pc}
 8006748:	40020000 	.word	0x40020000
 800674c:	40023800 	.word	0x40023800

08006750 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006750:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8006754:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8006758:	f000 b945 	b.w	80069e6 <USBD_LL_SetupStage>

0800675c <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800675c:	231c      	movs	r3, #28
 800675e:	fb03 0301 	mla	r3, r3, r1, r0
 8006762:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8006766:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800676a:	f000 b969 	b.w	8006a40 <USBD_LL_DataOutStage>

0800676e <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800676e:	231c      	movs	r3, #28
 8006770:	fb03 0301 	mla	r3, r3, r1, r0
 8006774:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8006778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800677a:	f000 b993 	b.w	8006aa4 <USBD_LL_DataInStage>

0800677e <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800677e:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8006782:	f000 ba0f 	b.w	8006ba4 <USBD_LL_SOF>

08006786 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8006786:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 8006788:	68c1      	ldr	r1, [r0, #12]
{ 
 800678a:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800678c:	3100      	adds	r1, #0
 800678e:	bf18      	it	ne
 8006790:	2101      	movne	r1, #1
 8006792:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8006796:	f000 f9f3 	bl	8006b80 <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800679a:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 800679e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80067a2:	f000 b9ce 	b.w	8006b42 <USBD_LL_Reset>
	...

080067a8 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80067a8:	b510      	push	{r4, lr}
 80067aa:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80067ac:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80067b0:	f000 f9e9 	bl	8006b86 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80067b4:	6822      	ldr	r2, [r4, #0]
 80067b6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80067c2:	6a23      	ldr	r3, [r4, #32]
 80067c4:	b123      	cbz	r3, 80067d0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80067c6:	4a03      	ldr	r2, [pc, #12]	; (80067d4 <HAL_PCD_SuspendCallback+0x2c>)
 80067c8:	6913      	ldr	r3, [r2, #16]
 80067ca:	f043 0306 	orr.w	r3, r3, #6
 80067ce:	6113      	str	r3, [r2, #16]
 80067d0:	bd10      	pop	{r4, pc}
 80067d2:	bf00      	nop
 80067d4:	e000ed00 	.word	0xe000ed00

080067d8 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80067d8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80067dc:	f000 b9dc 	b.w	8006b98 <USBD_LL_Resume>

080067e0 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80067e0:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80067e4:	f000 b9ec 	b.w	8006bc0 <USBD_LL_IsoOUTIncomplete>

080067e8 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80067e8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80067ec:	f000 b9e6 	b.w	8006bbc <USBD_LL_IsoINIncomplete>

080067f0 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80067f0:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80067f4:	f000 b9e6 	b.w	8006bc4 <USBD_LL_DevConnected>

080067f8 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80067f8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80067fc:	f000 b9e4 	b.w	8006bc8 <USBD_LL_DevDisconnected>

08006800 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006800:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006802:	7802      	ldrb	r2, [r0, #0]
 8006804:	bb52      	cbnz	r2, 800685c <USBD_LL_Init+0x5c>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8006806:	4b16      	ldr	r3, [pc, #88]	; (8006860 <USBD_LL_Init+0x60>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8006808:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 800680a:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS;
 800680e:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8006812:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006816:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800681a:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800681c:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800681e:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006820:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8006822:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006824:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006826:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006828:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800682a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800682c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800682e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006830:	f7fd fcb7 	bl	80041a2 <HAL_PCD_Init>
 8006834:	b120      	cbz	r0, 8006840 <USBD_LL_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006836:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800683a:	480a      	ldr	r0, [pc, #40]	; (8006864 <USBD_LL_Init+0x64>)
 800683c:	f7fa ff26 	bl	800168c <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006840:	2180      	movs	r1, #128	; 0x80
 8006842:	4807      	ldr	r0, [pc, #28]	; (8006860 <USBD_LL_Init+0x60>)
 8006844:	f7fe f8fb 	bl	8004a3e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006848:	2240      	movs	r2, #64	; 0x40
 800684a:	2100      	movs	r1, #0
 800684c:	4804      	ldr	r0, [pc, #16]	; (8006860 <USBD_LL_Init+0x60>)
 800684e:	f7fe f8d5 	bl	80049fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006852:	2280      	movs	r2, #128	; 0x80
 8006854:	2101      	movs	r1, #1
 8006856:	4802      	ldr	r0, [pc, #8]	; (8006860 <USBD_LL_Init+0x60>)
 8006858:	f7fe f8d0 	bl	80049fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 800685c:	2000      	movs	r0, #0
 800685e:	bd08      	pop	{r3, pc}
 8006860:	20023ca0 	.word	0x20023ca0
 8006864:	0800d14d 	.word	0x0800d14d

08006868 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006868:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800686a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800686e:	f7fd fd04 	bl	800427a <HAL_PCD_Start>
 8006872:	2803      	cmp	r0, #3
 8006874:	bf9a      	itte	ls
 8006876:	4b02      	ldrls	r3, [pc, #8]	; (8006880 <USBD_LL_Start+0x18>)
 8006878:	5c18      	ldrbls	r0, [r3, r0]
 800687a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800687c:	bd08      	pop	{r3, pc}
 800687e:	bf00      	nop
 8006880:	0800d149 	.word	0x0800d149

08006884 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006884:	b510      	push	{r4, lr}
 8006886:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006888:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800688c:	4613      	mov	r3, r2
 800688e:	4622      	mov	r2, r4
 8006890:	f7fd ffc6 	bl	8004820 <HAL_PCD_EP_Open>
 8006894:	2803      	cmp	r0, #3
 8006896:	bf9a      	itte	ls
 8006898:	4b01      	ldrls	r3, [pc, #4]	; (80068a0 <USBD_LL_OpenEP+0x1c>)
 800689a:	5c18      	ldrbls	r0, [r3, r0]
 800689c:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800689e:	bd10      	pop	{r4, pc}
 80068a0:	0800d149 	.word	0x0800d149

080068a4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80068a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80068a6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80068aa:	f7fd ffe7 	bl	800487c <HAL_PCD_EP_Close>
 80068ae:	2803      	cmp	r0, #3
 80068b0:	bf9a      	itte	ls
 80068b2:	4b02      	ldrls	r3, [pc, #8]	; (80068bc <USBD_LL_CloseEP+0x18>)
 80068b4:	5c18      	ldrbls	r0, [r3, r0]
 80068b6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80068b8:	bd08      	pop	{r3, pc}
 80068ba:	bf00      	nop
 80068bc:	0800d149 	.word	0x0800d149

080068c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80068c0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80068c2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80068c6:	f7fe f848 	bl	800495a <HAL_PCD_EP_SetStall>
 80068ca:	2803      	cmp	r0, #3
 80068cc:	bf9a      	itte	ls
 80068ce:	4b02      	ldrls	r3, [pc, #8]	; (80068d8 <USBD_LL_StallEP+0x18>)
 80068d0:	5c18      	ldrbls	r0, [r3, r0]
 80068d2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80068d4:	bd08      	pop	{r3, pc}
 80068d6:	bf00      	nop
 80068d8:	0800d149 	.word	0x0800d149

080068dc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80068dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80068de:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80068e2:	f7fe f866 	bl	80049b2 <HAL_PCD_EP_ClrStall>
 80068e6:	2803      	cmp	r0, #3
 80068e8:	bf9a      	itte	ls
 80068ea:	4b02      	ldrls	r3, [pc, #8]	; (80068f4 <USBD_LL_ClearStallEP+0x18>)
 80068ec:	5c18      	ldrbls	r0, [r3, r0]
 80068ee:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80068f0:	bd08      	pop	{r3, pc}
 80068f2:	bf00      	nop
 80068f4:	0800d149 	.word	0x0800d149

080068f8 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 80068f8:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80068fc:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8006900:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006904:	bf1b      	ittet	ne
 8006906:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800690a:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800690e:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006912:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006916:	bf08      	it	eq
 8006918:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 800691c:	4770      	bx	lr
	...

08006920 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8006920:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006922:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8006926:	f7fd ff69 	bl	80047fc <HAL_PCD_SetAddress>
 800692a:	2803      	cmp	r0, #3
 800692c:	bf9a      	itte	ls
 800692e:	4b02      	ldrls	r3, [pc, #8]	; (8006938 <USBD_LL_SetUSBAddress+0x18>)
 8006930:	5c18      	ldrbls	r0, [r3, r0]
 8006932:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8006934:	bd08      	pop	{r3, pc}
 8006936:	bf00      	nop
 8006938:	0800d149 	.word	0x0800d149

0800693c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800693c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800693e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8006942:	f7fd ffea 	bl	800491a <HAL_PCD_EP_Transmit>
 8006946:	2803      	cmp	r0, #3
 8006948:	bf9a      	itte	ls
 800694a:	4b02      	ldrls	r3, [pc, #8]	; (8006954 <USBD_LL_Transmit+0x18>)
 800694c:	5c18      	ldrbls	r0, [r3, r0]
 800694e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8006950:	bd08      	pop	{r3, pc}
 8006952:	bf00      	nop
 8006954:	0800d149 	.word	0x0800d149

08006958 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006958:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800695a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800695e:	f7fd ffb0 	bl	80048c2 <HAL_PCD_EP_Receive>
 8006962:	2803      	cmp	r0, #3
 8006964:	bf9a      	itte	ls
 8006966:	4b02      	ldrls	r3, [pc, #8]	; (8006970 <USBD_LL_PrepareReceive+0x18>)
 8006968:	5c18      	ldrbls	r0, [r3, r0]
 800696a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 800696c:	bd08      	pop	{r3, pc}
 800696e:	bf00      	nop
 8006970:	0800d149 	.word	0x0800d149

08006974 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006974:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006976:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800697a:	f7fd ffc6 	bl	800490a <HAL_PCD_EP_GetRxCount>
}
 800697e:	bd08      	pop	{r3, pc}

08006980 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006980:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8006982:	b180      	cbz	r0, 80069a6 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8006984:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006988:	b113      	cbz	r3, 8006990 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800698a:	2300      	movs	r3, #0
 800698c:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8006990:	b109      	cbz	r1, 8006996 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8006992:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8006996:	2301      	movs	r3, #1
 8006998:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 800699c:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800699e:	f7ff ff2f 	bl	8006800 <USBD_LL_Init>
  
  return USBD_OK; 
 80069a2:	2000      	movs	r0, #0
 80069a4:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 80069a6:	2002      	movs	r0, #2
}
 80069a8:	bd08      	pop	{r3, pc}

080069aa <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80069aa:	b119      	cbz	r1, 80069b4 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80069ac:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80069b0:	2000      	movs	r0, #0
 80069b2:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80069b4:	2002      	movs	r0, #2
  }
  
  return status;
}
 80069b6:	4770      	bx	lr

080069b8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80069b8:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80069ba:	f7ff ff55 	bl	8006868 <USBD_LL_Start>
  
  return USBD_OK;  
}
 80069be:	2000      	movs	r0, #0
 80069c0:	bd08      	pop	{r3, pc}

080069c2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80069c2:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80069c4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80069c8:	b90b      	cbnz	r3, 80069ce <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80069ca:	2002      	movs	r0, #2
 80069cc:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4798      	blx	r3
 80069d2:	2800      	cmp	r0, #0
 80069d4:	d1f9      	bne.n	80069ca <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80069d6:	bd08      	pop	{r3, pc}

080069d8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80069d8:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80069da:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	4798      	blx	r3
  return USBD_OK;
}
 80069e2:	2000      	movs	r0, #0
 80069e4:	bd08      	pop	{r3, pc}

080069e6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80069e6:	b538      	push	{r3, r4, r5, lr}
 80069e8:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80069ea:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80069ee:	4628      	mov	r0, r5
 80069f0:	f000 fa75 	bl	8006ede <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80069f4:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80069f6:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 80069fa:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80069fe:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8006a02:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8006a06:	f001 031f 	and.w	r3, r1, #31
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d00e      	beq.n	8006a2c <USBD_LL_SetupStage+0x46>
 8006a0e:	d307      	bcc.n	8006a20 <USBD_LL_SetupStage+0x3a>
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d010      	beq.n	8006a36 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8006a14:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f7ff ff51 	bl	80068c0 <USBD_LL_StallEP>
    break;
 8006a1e:	e003      	b.n	8006a28 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8006a20:	4629      	mov	r1, r5
 8006a22:	4620      	mov	r0, r4
 8006a24:	f000 f8e6 	bl	8006bf4 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8006a28:	2000      	movs	r0, #0
 8006a2a:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8006a2c:	4629      	mov	r1, r5
 8006a2e:	4620      	mov	r0, r4
 8006a30:	f000 f9da 	bl	8006de8 <USBD_StdItfReq>
    break;
 8006a34:	e7f8      	b.n	8006a28 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8006a36:	4629      	mov	r1, r5
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f000 f9ed 	bl	8006e18 <USBD_StdEPReq>
    break;
 8006a3e:	e7f3      	b.n	8006a28 <USBD_LL_SetupStage+0x42>

08006a40 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4604      	mov	r4, r0
 8006a44:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8006a46:	bb11      	cbnz	r1, 8006a8e <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006a48:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	d10f      	bne.n	8006a70 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8006a50:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8006a54:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d90b      	bls.n	8006a74 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8006a5c:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	bf28      	it	cs
 8006a62:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8006a64:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8006a68:	b292      	uxth	r2, r2
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	f000 fade 	bl	800702c <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8006a70:	2000      	movs	r0, #0
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8006a74:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	b123      	cbz	r3, 8006a86 <USBD_LL_DataOutStage+0x46>
 8006a7c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006a80:	2a03      	cmp	r2, #3
 8006a82:	d100      	bne.n	8006a86 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8006a84:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8006a86:	4620      	mov	r0, r4
 8006a88:	f000 fad8 	bl	800703c <USBD_CtlSendStatus>
 8006a8c:	e7f0      	b.n	8006a70 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8006a8e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006a92:	699b      	ldr	r3, [r3, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d0eb      	beq.n	8006a70 <USBD_LL_DataOutStage+0x30>
 8006a98:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006a9c:	2a03      	cmp	r2, #3
 8006a9e:	d1e7      	bne.n	8006a70 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8006aa0:	4798      	blx	r3
 8006aa2:	e7e5      	b.n	8006a70 <USBD_LL_DataOutStage+0x30>

08006aa4 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8006aaa:	460e      	mov	r6, r1
 8006aac:	2900      	cmp	r1, #0
 8006aae:	d13d      	bne.n	8006b2c <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8006ab0:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8006ab4:	2a02      	cmp	r2, #2
 8006ab6:	d10f      	bne.n	8006ad8 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8006ab8:	69c5      	ldr	r5, [r0, #28]
 8006aba:	6a02      	ldr	r2, [r0, #32]
 8006abc:	4295      	cmp	r5, r2
 8006abe:	d914      	bls.n	8006aea <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8006ac0:	1aaa      	subs	r2, r5, r2
 8006ac2:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	b292      	uxth	r2, r2
 8006ac8:	f000 fa99 	bl	8006ffe <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8006acc:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8006ace:	461a      	mov	r2, r3
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f7ff ff40 	bl	8006958 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8006ad8:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d102      	bne.n	8006ae6 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8006aea:	6983      	ldr	r3, [r0, #24]
 8006aec:	fbb3 f5f2 	udiv	r5, r3, r2
 8006af0:	fb02 3515 	mls	r5, r2, r5, r3
 8006af4:	b965      	cbnz	r5, 8006b10 <USBD_LL_DataInStage+0x6c>
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d80a      	bhi.n	8006b10 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8006afa:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d206      	bcs.n	8006b10 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8006b02:	462a      	mov	r2, r5
 8006b04:	f000 fa7b 	bl	8006ffe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8006b08:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8006b0c:	462b      	mov	r3, r5
 8006b0e:	e7de      	b.n	8006ace <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8006b10:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	b12b      	cbz	r3, 8006b24 <USBD_LL_DataInStage+0x80>
 8006b18:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8006b1c:	2a03      	cmp	r2, #3
 8006b1e:	d101      	bne.n	8006b24 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8006b20:	4620      	mov	r0, r4
 8006b22:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8006b24:	4620      	mov	r0, r4
 8006b26:	f000 fa94 	bl	8007052 <USBD_CtlReceiveStatus>
 8006b2a:	e7d5      	b.n	8006ad8 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8006b2c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0d7      	beq.n	8006ae6 <USBD_LL_DataInStage+0x42>
 8006b36:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006b3a:	2a03      	cmp	r2, #3
 8006b3c:	d1d3      	bne.n	8006ae6 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8006b3e:	4798      	blx	r3
 8006b40:	e7d1      	b.n	8006ae6 <USBD_LL_DataInStage+0x42>

08006b42 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8006b42:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8006b44:	2200      	movs	r2, #0
{
 8006b46:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8006b48:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b4a:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8006b4c:	2340      	movs	r3, #64	; 0x40
 8006b4e:	f7ff fe99 	bl	8006884 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8006b52:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b54:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8006b58:	2200      	movs	r2, #0
 8006b5a:	2180      	movs	r1, #128	; 0x80
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f7ff fe91 	bl	8006884 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006b62:	2301      	movs	r3, #1
 8006b64:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8006b68:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b6c:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8006b6e:	b12b      	cbz	r3, 8006b7c <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8006b70:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8006b74:	7921      	ldrb	r1, [r4, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	4620      	mov	r0, r4
 8006b7a:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}

08006b80 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8006b80:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8006b82:	2000      	movs	r0, #0
 8006b84:	4770      	bx	lr

08006b86 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8006b86:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8006b8a:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006b8e:	2304      	movs	r3, #4
 8006b90:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8006b94:	2000      	movs	r0, #0
 8006b96:	4770      	bx	lr

08006b98 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8006b98:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8006b9c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	4770      	bx	lr

08006ba4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8006ba4:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ba6:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006baa:	2a03      	cmp	r2, #3
 8006bac:	d104      	bne.n	8006bb8 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8006bae:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006bb2:	69db      	ldr	r3, [r3, #28]
 8006bb4:	b103      	cbz	r3, 8006bb8 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8006bb6:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8006bb8:	2000      	movs	r0, #0
 8006bba:	bd08      	pop	{r3, pc}

08006bbc <USBD_LL_IsoINIncomplete>:
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	4770      	bx	lr

08006bc0 <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	4770      	bx	lr

08006bc4 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	4770      	bx	lr

08006bc8 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8006bc8:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8006bd0:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8006bd4:	7901      	ldrb	r1, [r0, #4]
 8006bd6:	6852      	ldr	r2, [r2, #4]
 8006bd8:	4790      	blx	r2
   
  return USBD_OK;
}
 8006bda:	2000      	movs	r0, #0
 8006bdc:	bd08      	pop	{r3, pc}

08006bde <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8006bde:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8006be0:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8006be2:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8006be4:	f7ff fe6c 	bl	80068c0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8006be8:	4620      	mov	r0, r4
 8006bea:	2100      	movs	r1, #0
}
 8006bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8006bf0:	f7ff be66 	b.w	80068c0 <USBD_LL_StallEP>

08006bf4 <USBD_StdDevReq>:
{
 8006bf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8006bf6:	784b      	ldrb	r3, [r1, #1]
{
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8006bfc:	2b09      	cmp	r3, #9
 8006bfe:	d879      	bhi.n	8006cf4 <USBD_StdDevReq+0x100>
 8006c00:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006c04:	00e500c9 	.word	0x00e500c9
 8006c08:	00d90078 	.word	0x00d90078
 8006c0c:	006d0078 	.word	0x006d0078
 8006c10:	0078000a 	.word	0x0078000a
 8006c14:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8006c18:	884b      	ldrh	r3, [r1, #2]
 8006c1a:	0a1a      	lsrs	r2, r3, #8
 8006c1c:	3a01      	subs	r2, #1
 8006c1e:	2a06      	cmp	r2, #6
 8006c20:	d868      	bhi.n	8006cf4 <USBD_StdDevReq+0x100>
 8006c22:	e8df f002 	tbb	[pc, r2]
 8006c26:	1c04      	.short	0x1c04
 8006c28:	49676729 	.word	0x49676729
 8006c2c:	52          	.byte	0x52
 8006c2d:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006c2e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006c32:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8006c34:	7c20      	ldrb	r0, [r4, #16]
 8006c36:	f10d 0106 	add.w	r1, sp, #6
 8006c3a:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8006c3c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8006c40:	2a00      	cmp	r2, #0
 8006c42:	d067      	beq.n	8006d14 <USBD_StdDevReq+0x120>
 8006c44:	88eb      	ldrh	r3, [r5, #6]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d064      	beq.n	8006d14 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	bf28      	it	cs
 8006c4e:	461a      	movcs	r2, r3
 8006c50:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8006c54:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 f9c4 	bl	8006fe4 <USBD_CtlSendData>
 8006c5c:	e05a      	b.n	8006d14 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8006c5e:	7c02      	ldrb	r2, [r0, #16]
 8006c60:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006c64:	b932      	cbnz	r2, 8006c74 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8006c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8006c68:	f10d 0006 	add.w	r0, sp, #6
 8006c6c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006c6e:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006c70:	7043      	strb	r3, [r0, #1]
 8006c72:	e7e3      	b.n	8006c3c <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8006c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c76:	e7f7      	b.n	8006c68 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b05      	cmp	r3, #5
 8006c7c:	d83a      	bhi.n	8006cf4 <USBD_StdDevReq+0x100>
 8006c7e:	e8df f003 	tbb	[pc, r3]
 8006c82:	0703      	.short	0x0703
 8006c84:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8006c88:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	e7d1      	b.n	8006c34 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006c90:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	e7cd      	b.n	8006c34 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006c98:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	e7c9      	b.n	8006c34 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006ca0:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	e7c5      	b.n	8006c34 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006ca8:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	e7c1      	b.n	8006c34 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006cb0:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8006cb4:	699b      	ldr	r3, [r3, #24]
 8006cb6:	e7bd      	b.n	8006c34 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8006cb8:	7c03      	ldrb	r3, [r0, #16]
 8006cba:	b9db      	cbnz	r3, 8006cf4 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006cbc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006cc0:	f10d 0006 	add.w	r0, sp, #6
 8006cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cc6:	4798      	blx	r3
 8006cc8:	e7b8      	b.n	8006c3c <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8006cca:	7c03      	ldrb	r3, [r0, #16]
 8006ccc:	b993      	cbnz	r3, 8006cf4 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006cce:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006cd2:	f10d 0006 	add.w	r0, sp, #6
 8006cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd8:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006cda:	2307      	movs	r3, #7
 8006cdc:	e7c8      	b.n	8006c70 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8006cde:	888b      	ldrh	r3, [r1, #4]
 8006ce0:	b943      	cbnz	r3, 8006cf4 <USBD_StdDevReq+0x100>
 8006ce2:	88cb      	ldrh	r3, [r1, #6]
 8006ce4:	b933      	cbnz	r3, 8006cf4 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006ce6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8006cea:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006cec:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8006cee:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006cf2:	d103      	bne.n	8006cfc <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	f7ff ff72 	bl	8006bde <USBD_CtlError.constprop.0>
    break;
 8006cfa:	e00b      	b.n	8006d14 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8006cfc:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8006d00:	4629      	mov	r1, r5
 8006d02:	f7ff fe0d 	bl	8006920 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8006d06:	4620      	mov	r0, r4
 8006d08:	f000 f998 	bl	800703c <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8006d0c:	b12d      	cbz	r5, 8006d1a <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8006d0e:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8006d10:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8006d14:	2000      	movs	r0, #0
 8006d16:	b003      	add	sp, #12
 8006d18:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e7f8      	b.n	8006d10 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8006d1e:	7889      	ldrb	r1, [r1, #2]
 8006d20:	4d30      	ldr	r5, [pc, #192]	; (8006de4 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8006d22:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8006d24:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8006d26:	d8e5      	bhi.n	8006cf4 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8006d28:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8006d2c:	2b02      	cmp	r3, #2
 8006d2e:	d00c      	beq.n	8006d4a <USBD_StdDevReq+0x156>
 8006d30:	2b03      	cmp	r3, #3
 8006d32:	d1df      	bne.n	8006cf4 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8006d34:	b9b1      	cbnz	r1, 8006d64 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006d36:	2302      	movs	r3, #2
 8006d38:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8006d3c:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8006d3e:	f7ff fe4b 	bl	80069d8 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8006d42:	4620      	mov	r0, r4
 8006d44:	f000 f97a 	bl	800703c <USBD_CtlSendStatus>
 8006d48:	e7e4      	b.n	8006d14 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8006d4a:	2900      	cmp	r1, #0
 8006d4c:	d0f9      	beq.n	8006d42 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8006d4e:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8006d50:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8006d52:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8006d54:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8006d58:	4620      	mov	r0, r4
 8006d5a:	f7ff fe32 	bl	80069c2 <USBD_SetClassConfig>
 8006d5e:	2802      	cmp	r0, #2
 8006d60:	d1ef      	bne.n	8006d42 <USBD_StdDevReq+0x14e>
 8006d62:	e7c7      	b.n	8006cf4 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8006d64:	6841      	ldr	r1, [r0, #4]
 8006d66:	2901      	cmp	r1, #1
 8006d68:	d0eb      	beq.n	8006d42 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8006d6a:	b2c9      	uxtb	r1, r1
 8006d6c:	f7ff fe34 	bl	80069d8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006d70:	7829      	ldrb	r1, [r5, #0]
 8006d72:	6061      	str	r1, [r4, #4]
 8006d74:	e7f0      	b.n	8006d58 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8006d76:	88ca      	ldrh	r2, [r1, #6]
 8006d78:	2a01      	cmp	r2, #1
 8006d7a:	d1bb      	bne.n	8006cf4 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8006d7c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d003      	beq.n	8006d8c <USBD_StdDevReq+0x198>
 8006d84:	2b03      	cmp	r3, #3
 8006d86:	d1b5      	bne.n	8006cf4 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8006d88:	1d01      	adds	r1, r0, #4
 8006d8a:	e764      	b.n	8006c56 <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8006d8c:	4601      	mov	r1, r0
 8006d8e:	2300      	movs	r3, #0
 8006d90:	f841 3f08 	str.w	r3, [r1, #8]!
 8006d94:	e75f      	b.n	8006c56 <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8006d96:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8006d9a:	3b02      	subs	r3, #2
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d8a9      	bhi.n	8006cf4 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8006da0:	2301      	movs	r3, #1
 8006da2:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8006da4:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8006da8:	b10b      	cbz	r3, 8006dae <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8006daa:	2303      	movs	r3, #3
 8006dac:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8006dae:	2202      	movs	r2, #2
 8006db0:	f104 010c 	add.w	r1, r4, #12
 8006db4:	e74f      	b.n	8006c56 <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006db6:	884b      	ldrh	r3, [r1, #2]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d1ab      	bne.n	8006d14 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8006dbc:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8006dc0:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8006dc4:	4629      	mov	r1, r5
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	4620      	mov	r0, r4
 8006dca:	4798      	blx	r3
 8006dcc:	e7b9      	b.n	8006d42 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8006dce:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8006dd2:	3b02      	subs	r3, #2
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d88d      	bhi.n	8006cf4 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8006dd8:	884b      	ldrh	r3, [r1, #2]
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d19a      	bne.n	8006d14 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8006dde:	2300      	movs	r3, #0
 8006de0:	e7ec      	b.n	8006dbc <USBD_StdDevReq+0x1c8>
 8006de2:	bf00      	nop
 8006de4:	20001085 	.word	0x20001085

08006de8 <USBD_StdItfReq>:
{
 8006de8:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8006dea:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8006dee:	2b03      	cmp	r3, #3
{
 8006df0:	4604      	mov	r4, r0
 8006df2:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8006df4:	d10d      	bne.n	8006e12 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8006df6:	790b      	ldrb	r3, [r1, #4]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d80a      	bhi.n	8006e12 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8006dfc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8006e04:	88eb      	ldrh	r3, [r5, #6]
 8006e06:	b913      	cbnz	r3, 8006e0e <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 f917 	bl	800703c <USBD_CtlSendStatus>
}
 8006e0e:	2000      	movs	r0, #0
 8006e10:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8006e12:	f7ff fee4 	bl	8006bde <USBD_CtlError.constprop.0>
    break;
 8006e16:	e7fa      	b.n	8006e0e <USBD_StdItfReq+0x26>

08006e18 <USBD_StdEPReq>:
{
 8006e18:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8006e1a:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8006e1c:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8006e1e:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8006e22:	2a20      	cmp	r2, #32
{
 8006e24:	4604      	mov	r4, r0
 8006e26:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8006e28:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8006e2a:	d105      	bne.n	8006e38 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8006e2c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	4798      	blx	r3
}
 8006e34:	2000      	movs	r0, #0
 8006e36:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8006e38:	784a      	ldrb	r2, [r1, #1]
 8006e3a:	2a01      	cmp	r2, #1
 8006e3c:	d01c      	beq.n	8006e78 <USBD_StdEPReq+0x60>
 8006e3e:	d32a      	bcc.n	8006e96 <USBD_StdEPReq+0x7e>
 8006e40:	2a03      	cmp	r2, #3
 8006e42:	d1f7      	bne.n	8006e34 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8006e44:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006e48:	2a02      	cmp	r2, #2
 8006e4a:	d040      	beq.n	8006ece <USBD_StdEPReq+0xb6>
 8006e4c:	2a03      	cmp	r2, #3
 8006e4e:	d002      	beq.n	8006e56 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8006e50:	f7ff fec5 	bl	8006bde <USBD_CtlError.constprop.0>
      break;
 8006e54:	e7ee      	b.n	8006e34 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8006e56:	884a      	ldrh	r2, [r1, #2]
 8006e58:	b922      	cbnz	r2, 8006e64 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8006e5a:	065e      	lsls	r6, r3, #25
 8006e5c:	d002      	beq.n	8006e64 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8006e5e:	4619      	mov	r1, r3
 8006e60:	f7ff fd2e 	bl	80068c0 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8006e64:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8006e68:	4629      	mov	r1, r5
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8006e70:	4620      	mov	r0, r4
 8006e72:	f000 f8e3 	bl	800703c <USBD_CtlSendStatus>
 8006e76:	e7dd      	b.n	8006e34 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8006e78:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006e7c:	2a02      	cmp	r2, #2
 8006e7e:	d026      	beq.n	8006ece <USBD_StdEPReq+0xb6>
 8006e80:	2a03      	cmp	r2, #3
 8006e82:	d1e5      	bne.n	8006e50 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8006e84:	884a      	ldrh	r2, [r1, #2]
 8006e86:	2a00      	cmp	r2, #0
 8006e88:	d1d4      	bne.n	8006e34 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8006e8a:	0659      	lsls	r1, r3, #25
 8006e8c:	d0f0      	beq.n	8006e70 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8006e8e:	4619      	mov	r1, r3
 8006e90:	f7ff fd24 	bl	80068dc <USBD_LL_ClearStallEP>
 8006e94:	e7e6      	b.n	8006e64 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8006e96:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8006e9a:	2a02      	cmp	r2, #2
 8006e9c:	d017      	beq.n	8006ece <USBD_StdEPReq+0xb6>
 8006e9e:	2a03      	cmp	r2, #3
 8006ea0:	d1d6      	bne.n	8006e50 <USBD_StdEPReq+0x38>
 8006ea2:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8006ea6:	f016 0f80 	tst.w	r6, #128	; 0x80
 8006eaa:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8006eae:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8006eb0:	bf14      	ite	ne
 8006eb2:	3514      	addne	r5, #20
 8006eb4:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8006eb8:	f7ff fd1e 	bl	80068f8 <USBD_LL_IsStallEP>
 8006ebc:	b168      	cbz	r0, 8006eda <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	4629      	mov	r1, r5
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	f000 f88c 	bl	8006fe4 <USBD_CtlSendData>
      break;
 8006ecc:	e7b2      	b.n	8006e34 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8006ece:	065a      	lsls	r2, r3, #25
 8006ed0:	d0b0      	beq.n	8006e34 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	f7ff fcf4 	bl	80068c0 <USBD_LL_StallEP>
 8006ed8:	e7ac      	b.n	8006e34 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8006eda:	6028      	str	r0, [r5, #0]
 8006edc:	e7f1      	b.n	8006ec2 <USBD_StdEPReq+0xaa>

08006ede <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8006ede:	780b      	ldrb	r3, [r1, #0]
 8006ee0:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8006ee2:	784b      	ldrb	r3, [r1, #1]
 8006ee4:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8006ee6:	78ca      	ldrb	r2, [r1, #3]
 8006ee8:	788b      	ldrb	r3, [r1, #2]
 8006eea:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8006eee:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8006ef0:	794a      	ldrb	r2, [r1, #5]
 8006ef2:	790b      	ldrb	r3, [r1, #4]
 8006ef4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8006ef8:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8006efa:	79ca      	ldrb	r2, [r1, #7]
 8006efc:	798b      	ldrb	r3, [r1, #6]
 8006efe:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8006f02:	80c3      	strh	r3, [r0, #6]
 8006f04:	4770      	bx	lr

08006f06 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006f06:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8006f08:	b188      	cbz	r0, 8006f2e <USBD_GetString+0x28>
 8006f0a:	4605      	mov	r5, r0
 8006f0c:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8006f0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	2c00      	cmp	r4, #0
 8006f16:	d1f9      	bne.n	8006f0c <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8006f18:	005b      	lsls	r3, r3, #1
 8006f1a:	3302      	adds	r3, #2
 8006f1c:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8006f1e:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8006f20:	2303      	movs	r3, #3
 8006f22:	704b      	strb	r3, [r1, #1]
 8006f24:	3801      	subs	r0, #1
 8006f26:	2302      	movs	r3, #2
    while (*desc != '\0') 
 8006f28:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006f2c:	b905      	cbnz	r5, 8006f30 <USBD_GetString+0x2a>
 8006f2e:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8006f30:	1c5a      	adds	r2, r3, #1
 8006f32:	b2d2      	uxtb	r2, r2
 8006f34:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8006f36:	3302      	adds	r3, #2
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	548c      	strb	r4, [r1, r2]
 8006f3c:	e7f4      	b.n	8006f28 <USBD_GetString+0x22>
	...

08006f40 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f40:	2312      	movs	r3, #18
 8006f42:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8006f44:	4800      	ldr	r0, [pc, #0]	; (8006f48 <USBD_FS_DeviceDescriptor+0x8>)
 8006f46:	4770      	bx	lr
 8006f48:	20000144 	.word	0x20000144

08006f4c <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8006f4c:	2304      	movs	r3, #4
 8006f4e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8006f50:	4800      	ldr	r0, [pc, #0]	; (8006f54 <USBD_FS_LangIDStrDescriptor+0x8>)
 8006f52:	4770      	bx	lr
 8006f54:	20000158 	.word	0x20000158

08006f58 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f58:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006f5a:	4c04      	ldr	r4, [pc, #16]	; (8006f6c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8006f5c:	4804      	ldr	r0, [pc, #16]	; (8006f70 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8006f5e:	460a      	mov	r2, r1
 8006f60:	4621      	mov	r1, r4
 8006f62:	f7ff ffd0 	bl	8006f06 <USBD_GetString>
  return USBD_StrDesc;
}
 8006f66:	4620      	mov	r0, r4
 8006f68:	bd10      	pop	{r4, pc}
 8006f6a:	bf00      	nop
 8006f6c:	20024090 	.word	0x20024090
 8006f70:	0800d1a6 	.word	0x0800d1a6

08006f74 <USBD_FS_ProductStrDescriptor>:
{
 8006f74:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006f76:	4c04      	ldr	r4, [pc, #16]	; (8006f88 <USBD_FS_ProductStrDescriptor+0x14>)
 8006f78:	4804      	ldr	r0, [pc, #16]	; (8006f8c <USBD_FS_ProductStrDescriptor+0x18>)
 8006f7a:	460a      	mov	r2, r1
 8006f7c:	4621      	mov	r1, r4
 8006f7e:	f7ff ffc2 	bl	8006f06 <USBD_GetString>
}
 8006f82:	4620      	mov	r0, r4
 8006f84:	bd10      	pop	{r4, pc}
 8006f86:	bf00      	nop
 8006f88:	20024090 	.word	0x20024090
 8006f8c:	0800d1b9 	.word	0x0800d1b9

08006f90 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f90:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8006f92:	4c04      	ldr	r4, [pc, #16]	; (8006fa4 <USBD_FS_SerialStrDescriptor+0x14>)
 8006f94:	4804      	ldr	r0, [pc, #16]	; (8006fa8 <USBD_FS_SerialStrDescriptor+0x18>)
 8006f96:	460a      	mov	r2, r1
 8006f98:	4621      	mov	r1, r4
 8006f9a:	f7ff ffb4 	bl	8006f06 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	bd10      	pop	{r4, pc}
 8006fa2:	bf00      	nop
 8006fa4:	20024090 	.word	0x20024090
 8006fa8:	0800d1cf 	.word	0x0800d1cf

08006fac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fac:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006fae:	4c04      	ldr	r4, [pc, #16]	; (8006fc0 <USBD_FS_ConfigStrDescriptor+0x14>)
 8006fb0:	4804      	ldr	r0, [pc, #16]	; (8006fc4 <USBD_FS_ConfigStrDescriptor+0x18>)
 8006fb2:	460a      	mov	r2, r1
 8006fb4:	4621      	mov	r1, r4
 8006fb6:	f7ff ffa6 	bl	8006f06 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8006fba:	4620      	mov	r0, r4
 8006fbc:	bd10      	pop	{r4, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20024090 	.word	0x20024090
 8006fc4:	0800d18d 	.word	0x0800d18d

08006fc8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fc8:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006fca:	4c04      	ldr	r4, [pc, #16]	; (8006fdc <USBD_FS_InterfaceStrDescriptor+0x14>)
 8006fcc:	4804      	ldr	r0, [pc, #16]	; (8006fe0 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8006fce:	460a      	mov	r2, r1
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	f7ff ff98 	bl	8006f06 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	bd10      	pop	{r4, pc}
 8006fda:	bf00      	nop
 8006fdc:	20024090 	.word	0x20024090
 8006fe0:	0800d198 	.word	0x0800d198

08006fe4 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8006fe8:	2202      	movs	r2, #2
 8006fea:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8006fee:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8006ff0:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8006ff2:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	f7ff fca1 	bl	800693c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	bd10      	pop	{r4, pc}

08006ffe <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8006ffe:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8007000:	4613      	mov	r3, r2
 8007002:	460a      	mov	r2, r1
 8007004:	2100      	movs	r1, #0
 8007006:	f7ff fc99 	bl	800693c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800700a:	2000      	movs	r0, #0
 800700c:	bd08      	pop	{r3, pc}

0800700e <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800700e:	b510      	push	{r4, lr}
 8007010:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8007012:	2203      	movs	r2, #3
 8007014:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8007018:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 800701c:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 800701e:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8007022:	2100      	movs	r1, #0
 8007024:	f7ff fc98 	bl	8006958 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8007028:	2000      	movs	r0, #0
 800702a:	bd10      	pop	{r4, pc}

0800702c <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800702c:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 800702e:	4613      	mov	r3, r2
 8007030:	460a      	mov	r2, r1
 8007032:	2100      	movs	r1, #0
 8007034:	f7ff fc90 	bl	8006958 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8007038:	2000      	movs	r0, #0
 800703a:	bd08      	pop	{r3, pc}

0800703c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 800703c:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800703e:	2304      	movs	r3, #4
 8007040:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8007044:	2300      	movs	r3, #0
 8007046:	461a      	mov	r2, r3
 8007048:	4619      	mov	r1, r3
 800704a:	f7ff fc77 	bl	800693c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800704e:	2000      	movs	r0, #0
 8007050:	bd08      	pop	{r3, pc}

08007052 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8007052:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8007054:	2305      	movs	r3, #5
 8007056:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 800705a:	2300      	movs	r3, #0
 800705c:	461a      	mov	r2, r3
 800705e:	4619      	mov	r1, r3
 8007060:	f7ff fc7a 	bl	8006958 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8007064:	2000      	movs	r0, #0
 8007066:	bd08      	pop	{r3, pc}

08007068 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007068:	4b03      	ldr	r3, [pc, #12]	; (8007078 <disk_status+0x10>)
 800706a:	181a      	adds	r2, r3, r0
 800706c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8007070:	7a10      	ldrb	r0, [r2, #8]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	4718      	bx	r3
 8007078:	200010b0 	.word	0x200010b0

0800707c <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800707c:	4b06      	ldr	r3, [pc, #24]	; (8007098 <disk_initialize+0x1c>)
 800707e:	5c1a      	ldrb	r2, [r3, r0]
 8007080:	b942      	cbnz	r2, 8007094 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8007082:	2201      	movs	r2, #1
 8007084:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007086:	181a      	adds	r2, r3, r0
 8007088:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800708c:	7a10      	ldrb	r0, [r2, #8]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4718      	bx	r3
  }
  return stat;
}
 8007094:	2000      	movs	r0, #0
 8007096:	4770      	bx	lr
 8007098:	200010b0 	.word	0x200010b0

0800709c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800709c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800709e:	4c05      	ldr	r4, [pc, #20]	; (80070b4 <disk_read+0x18>)
 80070a0:	1825      	adds	r5, r4, r0
 80070a2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80070a6:	6860      	ldr	r0, [r4, #4]
 80070a8:	6884      	ldr	r4, [r0, #8]
 80070aa:	7a28      	ldrb	r0, [r5, #8]
 80070ac:	46a4      	mov	ip, r4
  return res;
}
 80070ae:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80070b0:	4760      	bx	ip
 80070b2:	bf00      	nop
 80070b4:	200010b0 	.word	0x200010b0

080070b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80070b8:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80070ba:	4c05      	ldr	r4, [pc, #20]	; (80070d0 <disk_write+0x18>)
 80070bc:	1825      	adds	r5, r4, r0
 80070be:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80070c2:	6860      	ldr	r0, [r4, #4]
 80070c4:	68c4      	ldr	r4, [r0, #12]
 80070c6:	7a28      	ldrb	r0, [r5, #8]
 80070c8:	46a4      	mov	ip, r4
  return res;
}
 80070ca:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80070cc:	4760      	bx	ip
 80070ce:	bf00      	nop
 80070d0:	200010b0 	.word	0x200010b0

080070d4 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80070d4:	4b05      	ldr	r3, [pc, #20]	; (80070ec <disk_ioctl+0x18>)
{
 80070d6:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80070d8:	181c      	adds	r4, r3, r0
 80070da:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80070de:	7a20      	ldrb	r0, [r4, #8]
 80070e0:	685b      	ldr	r3, [r3, #4]
  return res;
}
 80070e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80070e6:	691b      	ldr	r3, [r3, #16]
 80070e8:	4718      	bx	r3
 80070ea:	bf00      	nop
 80070ec:	200010b0 	.word	0x200010b0

080070f0 <get_fattime>:
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
  return 0;
}
 80070f0:	2000      	movs	r0, #0
 80070f2:	4770      	bx	lr

080070f4 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 80070f4:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 80070f6:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 80070f8:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 80070fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 80070fe:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8007102:	4770      	bx	lr

08007104 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8007104:	0a0b      	lsrs	r3, r1, #8
 8007106:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007108:	7043      	strb	r3, [r0, #1]
 800710a:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800710c:	0e09      	lsrs	r1, r1, #24
 800710e:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8007110:	70c1      	strb	r1, [r0, #3]
 8007112:	4770      	bx	lr

08007114 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007114:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8007116:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 800711a:	4290      	cmp	r0, r2
 800711c:	d1fb      	bne.n	8007116 <mem_set+0x2>
}
 800711e:	4770      	bx	lr

08007120 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007120:	4b15      	ldr	r3, [pc, #84]	; (8007178 <chk_lock+0x58>)
 8007122:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007124:	2500      	movs	r5, #0
 8007126:	462a      	mov	r2, r5
 8007128:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 800712a:	681e      	ldr	r6, [r3, #0]
 800712c:	b1a6      	cbz	r6, 8007158 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800712e:	6807      	ldr	r7, [r0, #0]
 8007130:	42be      	cmp	r6, r7
 8007132:	d112      	bne.n	800715a <chk_lock+0x3a>
 8007134:	685f      	ldr	r7, [r3, #4]
 8007136:	6886      	ldr	r6, [r0, #8]
 8007138:	42b7      	cmp	r7, r6
 800713a:	d10e      	bne.n	800715a <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 800713c:	689f      	ldr	r7, [r3, #8]
 800713e:	6946      	ldr	r6, [r0, #20]
 8007140:	42b7      	cmp	r7, r6
 8007142:	d10a      	bne.n	800715a <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007144:	b9b1      	cbnz	r1, 8007174 <chk_lock+0x54>
 8007146:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 800714a:	8993      	ldrh	r3, [r2, #12]
 800714c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007150:	bf14      	ite	ne
 8007152:	2000      	movne	r0, #0
 8007154:	2010      	moveq	r0, #16
 8007156:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8007158:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 800715a:	3201      	adds	r2, #1
 800715c:	2a02      	cmp	r2, #2
 800715e:	f103 0310 	add.w	r3, r3, #16
 8007162:	d1e2      	bne.n	800712a <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007164:	b10d      	cbz	r5, 800716a <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007166:	2000      	movs	r0, #0
 8007168:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800716a:	2902      	cmp	r1, #2
 800716c:	bf0c      	ite	eq
 800716e:	2000      	moveq	r0, #0
 8007170:	2012      	movne	r0, #18
 8007172:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007174:	2010      	movs	r0, #16
 8007176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007178:	2000108c 	.word	0x2000108c

0800717c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800717c:	4a1c      	ldr	r2, [pc, #112]	; (80071f0 <inc_lock+0x74>)
 800717e:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8007180:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007182:	2300      	movs	r3, #0
 8007184:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 8007186:	6814      	ldr	r4, [r2, #0]
 8007188:	42ac      	cmp	r4, r5
 800718a:	d107      	bne.n	800719c <inc_lock+0x20>
 800718c:	6857      	ldr	r7, [r2, #4]
 800718e:	6884      	ldr	r4, [r0, #8]
 8007190:	42a7      	cmp	r7, r4
 8007192:	d103      	bne.n	800719c <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 8007194:	6897      	ldr	r7, [r2, #8]
 8007196:	6944      	ldr	r4, [r0, #20]
 8007198:	42a7      	cmp	r7, r4
 800719a:	d01d      	beq.n	80071d8 <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800719c:	3301      	adds	r3, #1
 800719e:	2b02      	cmp	r3, #2
 80071a0:	f102 0210 	add.w	r2, r2, #16
 80071a4:	d1ef      	bne.n	8007186 <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80071a6:	6833      	ldr	r3, [r6, #0]
 80071a8:	b113      	cbz	r3, 80071b0 <inc_lock+0x34>
 80071aa:	6933      	ldr	r3, [r6, #16]
 80071ac:	b9eb      	cbnz	r3, 80071ea <inc_lock+0x6e>
 80071ae:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 80071b0:	011c      	lsls	r4, r3, #4
 80071b2:	1932      	adds	r2, r6, r4
 80071b4:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 80071b6:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 80071b8:	6940      	ldr	r0, [r0, #20]
 80071ba:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80071bc:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 80071be:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 80071c0:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80071c2:	b979      	cbnz	r1, 80071e4 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80071c4:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80071c8:	8992      	ldrh	r2, [r2, #12]
 80071ca:	3201      	adds	r2, #1
 80071cc:	b292      	uxth	r2, r2
 80071ce:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 80071d2:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80071d4:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 80071d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80071d8:	2900      	cmp	r1, #0
 80071da:	d0f3      	beq.n	80071c4 <inc_lock+0x48>
 80071dc:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80071e0:	8992      	ldrh	r2, [r2, #12]
 80071e2:	b912      	cbnz	r2, 80071ea <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80071e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071e8:	e7f1      	b.n	80071ce <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80071ea:	2000      	movs	r0, #0
 80071ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ee:	bf00      	nop
 80071f0:	2000108c 	.word	0x2000108c

080071f4 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80071f4:	3801      	subs	r0, #1
 80071f6:	2801      	cmp	r0, #1
 80071f8:	d80e      	bhi.n	8007218 <dec_lock+0x24>
		n = Files[i].ctr;
 80071fa:	4a09      	ldr	r2, [pc, #36]	; (8007220 <dec_lock+0x2c>)
 80071fc:	0103      	lsls	r3, r0, #4
 80071fe:	18d1      	adds	r1, r2, r3
 8007200:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 8007202:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8007206:	b280      	uxth	r0, r0
 8007208:	b108      	cbz	r0, 800720e <dec_lock+0x1a>
 800720a:	1e48      	subs	r0, r1, #1
 800720c:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 800720e:	18d1      	adds	r1, r2, r3
 8007210:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007212:	b918      	cbnz	r0, 800721c <dec_lock+0x28>
 8007214:	50d0      	str	r0, [r2, r3]
 8007216:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007218:	2002      	movs	r0, #2
 800721a:	4770      	bx	lr
		res = FR_OK;
 800721c:	2000      	movs	r0, #0
	}
	return res;
}
 800721e:	4770      	bx	lr
 8007220:	2000108c 	.word	0x2000108c

08007224 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007224:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 8007226:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007228:	3b02      	subs	r3, #2
 800722a:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 800722c:	bf3d      	ittte	cc
 800722e:	8943      	ldrhcc	r3, [r0, #10]
 8007230:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8007232:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007236:	2000      	movcs	r0, #0
}
 8007238:	4770      	bx	lr

0800723a <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800723a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800723c:	6802      	ldr	r2, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800723e:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007240:	0a49      	lsrs	r1, r1, #9
 8007242:	8952      	ldrh	r2, [r2, #10]
 8007244:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007248:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800724a:	b130      	cbz	r0, 800725a <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 800724c:	4281      	cmp	r1, r0
 800724e:	d302      	bcc.n	8007256 <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 8007250:	1a09      	subs	r1, r1, r0
 8007252:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007254:	e7f8      	b.n	8007248 <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 8007256:	6858      	ldr	r0, [r3, #4]
 8007258:	4408      	add	r0, r1
}
 800725a:	4770      	bx	lr

0800725c <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800725c:	6802      	ldr	r2, [r0, #0]
{
 800725e:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8007260:	b152      	cbz	r2, 8007278 <get_ldnumber+0x1c>
 8007262:	4611      	mov	r1, r2
 8007264:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007266:	f811 4b01 	ldrb.w	r4, [r1], #1
 800726a:	2c20      	cmp	r4, #32
 800726c:	d90c      	bls.n	8007288 <get_ldnumber+0x2c>
 800726e:	2c3a      	cmp	r4, #58	; 0x3a
 8007270:	d1f8      	bne.n	8007264 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8007272:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007274:	428b      	cmp	r3, r1
 8007276:	d002      	beq.n	800727e <get_ldnumber+0x22>
	int vol = -1;
 8007278:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 800727c:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800727e:	7812      	ldrb	r2, [r2, #0]
 8007280:	2a30      	cmp	r2, #48	; 0x30
 8007282:	d1f9      	bne.n	8007278 <get_ldnumber+0x1c>
					*path = ++tt;
 8007284:	3301      	adds	r3, #1
 8007286:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8007288:	2000      	movs	r0, #0
 800728a:	bd10      	pop	{r4, pc}

0800728c <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800728c:	3801      	subs	r0, #1
 800728e:	440a      	add	r2, r1
			*d++ = *s++;
 8007290:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007294:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8007298:	4291      	cmp	r1, r2
 800729a:	d1f9      	bne.n	8007290 <mem_cpy.part.0+0x4>
}
 800729c:	4770      	bx	lr

0800729e <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 800729e:	7eca      	ldrb	r2, [r1, #27]
 80072a0:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 80072a2:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 80072a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 80072a8:	bf01      	itttt	eq
 80072aa:	7d48      	ldrbeq	r0, [r1, #21]
 80072ac:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80072ae:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 80072b2:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	4770      	bx	lr

080072ba <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 80072ba:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80072be:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 80072c0:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 80072c2:	7803      	ldrb	r3, [r0, #0]
 80072c4:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80072c6:	bf01      	itttt	eq
 80072c8:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80072ca:	750a      	strbeq	r2, [r1, #20]
 80072cc:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 80072ce:	754a      	strbeq	r2, [r1, #21]
 80072d0:	4770      	bx	lr

080072d2 <sync_window.part.5>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80072d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 80072d4:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80072d6:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80072da:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80072dc:	2301      	movs	r3, #1
 80072de:	462a      	mov	r2, r5
 80072e0:	4639      	mov	r1, r7
 80072e2:	7840      	ldrb	r0, [r0, #1]
 80072e4:	f7ff fee8 	bl	80070b8 <disk_write>
 80072e8:	b9a0      	cbnz	r0, 8007314 <sync_window.part.5+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80072ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072ec:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 80072ee:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80072f0:	1aeb      	subs	r3, r5, r3
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d301      	bcc.n	80072fa <sync_window.part.5+0x28>
	FRESULT res = FR_OK;
 80072f6:	2000      	movs	r0, #0
 80072f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80072fa:	78a6      	ldrb	r6, [r4, #2]
 80072fc:	2e01      	cmp	r6, #1
 80072fe:	d9fa      	bls.n	80072f6 <sync_window.part.5+0x24>
					wsect += fs->fsize;
 8007300:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007302:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8007304:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8007306:	462a      	mov	r2, r5
 8007308:	2301      	movs	r3, #1
 800730a:	4639      	mov	r1, r7
 800730c:	f7ff fed4 	bl	80070b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007310:	3e01      	subs	r6, #1
 8007312:	e7f3      	b.n	80072fc <sync_window.part.5+0x2a>
			res = FR_DISK_ERR;
 8007314:	2001      	movs	r0, #1
}
 8007316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007318 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007318:	78c3      	ldrb	r3, [r0, #3]
 800731a:	b10b      	cbz	r3, 8007320 <sync_window+0x8>
 800731c:	f7ff bfd9 	b.w	80072d2 <sync_window.part.5>
}
 8007320:	4618      	mov	r0, r3
 8007322:	4770      	bx	lr

08007324 <sync_fs>:
{
 8007324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007326:	4604      	mov	r4, r0
	res = sync_window(fs);
 8007328:	f7ff fff6 	bl	8007318 <sync_window>
 800732c:	4605      	mov	r5, r0
	if (res == FR_OK) {
 800732e:	2800      	cmp	r0, #0
 8007330:	d142      	bne.n	80073b8 <sync_fs+0x94>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007332:	7823      	ldrb	r3, [r4, #0]
 8007334:	2b03      	cmp	r3, #3
 8007336:	d137      	bne.n	80073a8 <sync_fs+0x84>
 8007338:	7927      	ldrb	r7, [r4, #4]
 800733a:	2f01      	cmp	r7, #1
 800733c:	d134      	bne.n	80073a8 <sync_fs+0x84>
			mem_set(fs->win, 0, SS(fs));
 800733e:	f104 0634 	add.w	r6, r4, #52	; 0x34
 8007342:	4601      	mov	r1, r0
 8007344:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007348:	4630      	mov	r0, r6
 800734a:	f7ff fee3 	bl	8007114 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 800734e:	2355      	movs	r3, #85	; 0x55
 8007350:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 8007354:	23aa      	movs	r3, #170	; 0xaa
 8007356:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 800735a:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 800735c:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 800735e:	2172      	movs	r1, #114	; 0x72
 8007360:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 8007364:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 8007368:	2361      	movs	r3, #97	; 0x61
 800736a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 800736e:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 8007372:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 8007376:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 800737a:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 800737e:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007382:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8007386:	6961      	ldr	r1, [r4, #20]
 8007388:	f7ff febc 	bl	8007104 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800738c:	6921      	ldr	r1, [r4, #16]
 800738e:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8007392:	f7ff feb7 	bl	8007104 <st_dword>
			fs->winsect = fs->volbase + 1;
 8007396:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007398:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800739a:	3201      	adds	r2, #1
 800739c:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800739e:	463b      	mov	r3, r7
 80073a0:	4631      	mov	r1, r6
 80073a2:	f7ff fe89 	bl	80070b8 <disk_write>
			fs->fsi_flag = 0;
 80073a6:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80073a8:	2200      	movs	r2, #0
 80073aa:	4611      	mov	r1, r2
 80073ac:	7860      	ldrb	r0, [r4, #1]
 80073ae:	f7ff fe91 	bl	80070d4 <disk_ioctl>
 80073b2:	3000      	adds	r0, #0
 80073b4:	bf18      	it	ne
 80073b6:	2001      	movne	r0, #1
}
 80073b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080073ba <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 80073ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80073bc:	428b      	cmp	r3, r1
{
 80073be:	b570      	push	{r4, r5, r6, lr}
 80073c0:	4606      	mov	r6, r0
 80073c2:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 80073c4:	d012      	beq.n	80073ec <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 80073c6:	f7ff ffa7 	bl	8007318 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 80073ca:	4604      	mov	r4, r0
 80073cc:	b960      	cbnz	r0, 80073e8 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80073ce:	462a      	mov	r2, r5
 80073d0:	2301      	movs	r3, #1
 80073d2:	f106 0134 	add.w	r1, r6, #52	; 0x34
 80073d6:	7870      	ldrb	r0, [r6, #1]
 80073d8:	f7ff fe60 	bl	800709c <disk_read>
 80073dc:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 80073de:	bf1c      	itt	ne
 80073e0:	f04f 35ff 	movne.w	r5, #4294967295
 80073e4:	2401      	movne	r4, #1
			fs->winsect = sector;
 80073e6:	6335      	str	r5, [r6, #48]	; 0x30
}
 80073e8:	4620      	mov	r0, r4
 80073ea:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 80073ec:	2400      	movs	r4, #0
 80073ee:	e7fb      	b.n	80073e8 <move_window+0x2e>

080073f0 <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80073f0:	2300      	movs	r3, #0
{
 80073f2:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80073f4:	70c3      	strb	r3, [r0, #3]
 80073f6:	f04f 33ff 	mov.w	r3, #4294967295
 80073fa:	6303      	str	r3, [r0, #48]	; 0x30
{
 80073fc:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80073fe:	f7ff ffdc 	bl	80073ba <move_window>
 8007402:	bb30      	cbnz	r0, 8007452 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8007404:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8007408:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 800740c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007410:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8007414:	4293      	cmp	r3, r2
 8007416:	d11e      	bne.n	8007456 <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007418:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800741c:	2be9      	cmp	r3, #233	; 0xe9
 800741e:	d005      	beq.n	800742c <check_fs+0x3c>
 8007420:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007422:	4a10      	ldr	r2, [pc, #64]	; (8007464 <check_fs+0x74>)
 8007424:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8007428:	4293      	cmp	r3, r2
 800742a:	d116      	bne.n	800745a <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800742c:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8007430:	f7ff fe60 	bl	80070f4 <ld_dword>
 8007434:	4b0c      	ldr	r3, [pc, #48]	; (8007468 <check_fs+0x78>)
 8007436:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800743a:	4298      	cmp	r0, r3
 800743c:	d00f      	beq.n	800745e <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800743e:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8007442:	f7ff fe57 	bl	80070f4 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007446:	4b09      	ldr	r3, [pc, #36]	; (800746c <check_fs+0x7c>)
 8007448:	4298      	cmp	r0, r3
 800744a:	bf14      	ite	ne
 800744c:	2002      	movne	r0, #2
 800744e:	2000      	moveq	r0, #0
 8007450:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007452:	2004      	movs	r0, #4
 8007454:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007456:	2003      	movs	r0, #3
 8007458:	bd10      	pop	{r4, pc}
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800745a:	2002      	movs	r0, #2
 800745c:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800745e:	2000      	movs	r0, #0
}
 8007460:	bd10      	pop	{r4, pc}
 8007462:	bf00      	nop
 8007464:	009000eb 	.word	0x009000eb
 8007468:	00544146 	.word	0x00544146
 800746c:	33544146 	.word	0x33544146

08007470 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007474:	2300      	movs	r3, #0
{
 8007476:	b085      	sub	sp, #20
	*rfs = 0;
 8007478:	600b      	str	r3, [r1, #0]
{
 800747a:	460f      	mov	r7, r1
 800747c:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 800747e:	f7ff feed 	bl	800725c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8007482:	1e06      	subs	r6, r0, #0
 8007484:	db3c      	blt.n	8007500 <find_volume+0x90>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007486:	4ba3      	ldr	r3, [pc, #652]	; (8007714 <find_volume+0x2a4>)
 8007488:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800748c:	2c00      	cmp	r4, #0
 800748e:	d039      	beq.n	8007504 <find_volume+0x94>
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8007490:	68e0      	ldr	r0, [r4, #12]
 8007492:	f001 f886 	bl	80085a2 <ff_req_grant>
 8007496:	2800      	cmp	r0, #0
 8007498:	d13a      	bne.n	8007510 <find_volume+0xa0>

	ENTER_FF(fs);						/* Lock the volume */
 800749a:	200f      	movs	r0, #15
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 800749c:	b005      	add	sp, #20
 800749e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		stat = disk_status(fs->drv);
 80074a2:	7860      	ldrb	r0, [r4, #1]
 80074a4:	f7ff fde0 	bl	8007068 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80074a8:	07c1      	lsls	r1, r0, #31
 80074aa:	d437      	bmi.n	800751c <find_volume+0xac>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80074ac:	b365      	cbz	r5, 8007508 <find_volume+0x98>
 80074ae:	f010 0004 	ands.w	r0, r0, #4
 80074b2:	d0f3      	beq.n	800749c <find_volume+0x2c>
				return FR_WRITE_PROTECTED;
 80074b4:	200a      	movs	r0, #10
 80074b6:	e7f1      	b.n	800749c <find_volume+0x2c>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80074b8:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80074ba:	3501      	adds	r5, #1
 80074bc:	2d04      	cmp	r5, #4
 80074be:	d14f      	bne.n	8007560 <find_volume+0xf0>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80074c0:	2804      	cmp	r0, #4
 80074c2:	d105      	bne.n	80074d0 <find_volume+0x60>
 80074c4:	2001      	movs	r0, #1
 80074c6:	e7e9      	b.n	800749c <find_volume+0x2c>
 80074c8:	2804      	cmp	r0, #4
 80074ca:	d0fb      	beq.n	80074c4 <find_volume+0x54>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80074cc:	2801      	cmp	r0, #1
 80074ce:	d901      	bls.n	80074d4 <find_volume+0x64>
 80074d0:	200d      	movs	r0, #13
 80074d2:	e7e3      	b.n	800749c <find_volume+0x2c>
	bsect = 0;
 80074d4:	2600      	movs	r6, #0
 80074d6:	e04d      	b.n	8007574 <find_volume+0x104>
		fmt = FS_FAT32;
 80074d8:	2703      	movs	r7, #3
 80074da:	e0aa      	b.n	8007632 <find_volume+0x1c2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80074dc:	f1b9 0f00 	cmp.w	r9, #0
 80074e0:	d0f6      	beq.n	80074d0 <find_volume+0x60>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80074e2:	2f02      	cmp	r7, #2
 80074e4:	ea4f 0041 	mov.w	r0, r1, lsl #1
 80074e8:	bf18      	it	ne
 80074ea:	1840      	addne	r0, r0, r1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80074ec:	4443      	add	r3, r8
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80074ee:	bf18      	it	ne
 80074f0:	f001 0101 	andne.w	r1, r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80074f4:	62a3      	str	r3, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80074f6:	bf0c      	ite	eq
 80074f8:	4601      	moveq	r1, r0
 80074fa:	eb01 0150 	addne.w	r1, r1, r0, lsr #1
 80074fe:	e0b4      	b.n	800766a <find_volume+0x1fa>
	if (vol < 0) return FR_INVALID_DRIVE;
 8007500:	200b      	movs	r0, #11
 8007502:	e7cb      	b.n	800749c <find_volume+0x2c>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007504:	200c      	movs	r0, #12
 8007506:	e7c9      	b.n	800749c <find_volume+0x2c>
			return FR_OK;				/* The file system object is valid */
 8007508:	4628      	mov	r0, r5
 800750a:	e7c7      	b.n	800749c <find_volume+0x2c>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800750c:	2003      	movs	r0, #3
 800750e:	e7c5      	b.n	800749c <find_volume+0x2c>
	*rfs = fs;							/* Return pointer to the file system object */
 8007510:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007512:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007514:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1c2      	bne.n	80074a2 <find_volume+0x32>
	fs->fs_type = 0;					/* Clear the file system object */
 800751c:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800751e:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8007520:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007522:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007524:	f7ff fdaa 	bl	800707c <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007528:	07c2      	lsls	r2, r0, #31
 800752a:	d4ef      	bmi.n	800750c <find_volume+0x9c>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800752c:	b10d      	cbz	r5, 8007532 <find_volume+0xc2>
 800752e:	0743      	lsls	r3, r0, #29
 8007530:	d4c0      	bmi.n	80074b4 <find_volume+0x44>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007532:	2100      	movs	r1, #0
 8007534:	4620      	mov	r0, r4
 8007536:	f7ff ff5b 	bl	80073f0 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800753a:	2802      	cmp	r0, #2
 800753c:	d1c4      	bne.n	80074c8 <find_volume+0x58>
 800753e:	f504 75fd 	add.w	r5, r4, #506	; 0x1fa
 8007542:	2100      	movs	r1, #0
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007544:	f815 0c04 	ldrb.w	r0, [r5, #-4]
 8007548:	b110      	cbz	r0, 8007550 <find_volume+0xe0>
 800754a:	4628      	mov	r0, r5
 800754c:	f7ff fdd2 	bl	80070f4 <ld_dword>
 8007550:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007554:	3101      	adds	r1, #1
 8007556:	2904      	cmp	r1, #4
 8007558:	f105 0510 	add.w	r5, r5, #16
 800755c:	d1f2      	bne.n	8007544 <find_volume+0xd4>
 800755e:	2500      	movs	r5, #0
			bsect = br[i];
 8007560:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007564:	2e00      	cmp	r6, #0
 8007566:	d0a7      	beq.n	80074b8 <find_volume+0x48>
 8007568:	4631      	mov	r1, r6
 800756a:	4620      	mov	r0, r4
 800756c:	f7ff ff40 	bl	80073f0 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007570:	2801      	cmp	r0, #1
 8007572:	d8a2      	bhi.n	80074ba <find_volume+0x4a>
	rv = rv << 8 | ptr[0];
 8007574:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8007578:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 800757c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007580:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007584:	d1a4      	bne.n	80074d0 <find_volume+0x60>
	rv = rv << 8 | ptr[0];
 8007586:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 800758a:	f894 504a 	ldrb.w	r5, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800758e:	ea55 2503 	orrs.w	r5, r5, r3, lsl #8
 8007592:	d104      	bne.n	800759e <find_volume+0x12e>
 8007594:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007598:	f7ff fdac 	bl	80070f4 <ld_dword>
 800759c:	4605      	mov	r5, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800759e:	f894 8044 	ldrb.w	r8, [r4, #68]	; 0x44
		fs->fsize = fasize;
 80075a2:	61e5      	str	r5, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80075a4:	f108 33ff 	add.w	r3, r8, #4294967295
 80075a8:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80075aa:	f884 8002 	strb.w	r8, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80075ae:	d88f      	bhi.n	80074d0 <find_volume+0x60>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80075b0:	f894 7041 	ldrb.w	r7, [r4, #65]	; 0x41
 80075b4:	b2bb      	uxth	r3, r7
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80075b6:	fb05 f808 	mul.w	r8, r5, r8
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80075ba:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d087      	beq.n	80074d0 <find_volume+0x60>
 80075c0:	1e7b      	subs	r3, r7, #1
 80075c2:	423b      	tst	r3, r7
 80075c4:	d184      	bne.n	80074d0 <find_volume+0x60>
	rv = rv << 8 | ptr[0];
 80075c6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80075ca:	f894 9045 	ldrb.w	r9, [r4, #69]	; 0x45
 80075ce:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80075d2:	f019 0f0f 	tst.w	r9, #15
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80075d6:	f8a4 9008 	strh.w	r9, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80075da:	f47f af79 	bne.w	80074d0 <find_volume+0x60>
	rv = rv << 8 | ptr[0];
 80075de:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80075e2:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80075e6:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 80075ea:	d103      	bne.n	80075f4 <find_volume+0x184>
 80075ec:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80075f0:	f7ff fd80 	bl	80070f4 <ld_dword>
	rv = rv << 8 | ptr[0];
 80075f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80075f8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80075fc:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8007600:	f43f af66 	beq.w	80074d0 <find_volume+0x60>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007604:	eb03 1219 	add.w	r2, r3, r9, lsr #4
 8007608:	4442      	add	r2, r8
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800760a:	4290      	cmp	r0, r2
 800760c:	f4ff af60 	bcc.w	80074d0 <find_volume+0x60>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007610:	1a81      	subs	r1, r0, r2
 8007612:	fbb1 f1f7 	udiv	r1, r1, r7
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007616:	2900      	cmp	r1, #0
 8007618:	f43f af5a 	beq.w	80074d0 <find_volume+0x60>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800761c:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8007620:	4281      	cmp	r1, r0
 8007622:	f63f af59 	bhi.w	80074d8 <find_volume+0x68>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007626:	f640 77f5 	movw	r7, #4085	; 0xff5
 800762a:	42b9      	cmp	r1, r7
 800762c:	bf8c      	ite	hi
 800762e:	2702      	movhi	r7, #2
 8007630:	2701      	movls	r7, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007632:	3102      	adds	r1, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007634:	4433      	add	r3, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8007636:	4432      	add	r2, r6
		if (fmt == FS_FAT32) {
 8007638:	2f03      	cmp	r7, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800763a:	61a1      	str	r1, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800763c:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800763e:	6263      	str	r3, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8007640:	62e2      	str	r2, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8007642:	f47f af4b 	bne.w	80074dc <find_volume+0x6c>
	rv = rv << 8 | ptr[0];
 8007646:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 800764a:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800764e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8007652:	f47f af3d 	bne.w	80074d0 <find_volume+0x60>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007656:	f1b9 0f00 	cmp.w	r9, #0
 800765a:	f47f af39 	bne.w	80074d0 <find_volume+0x60>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800765e:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8007662:	f7ff fd47 	bl	80070f4 <ld_dword>
 8007666:	62a0      	str	r0, [r4, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007668:	0089      	lsls	r1, r1, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800766a:	f201 11ff 	addw	r1, r1, #511	; 0x1ff
 800766e:	ebb5 2f51 	cmp.w	r5, r1, lsr #9
 8007672:	f4ff af2d 	bcc.w	80074d0 <find_volume+0x60>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007676:	f04f 33ff 	mov.w	r3, #4294967295
 800767a:	6163      	str	r3, [r4, #20]
 800767c:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800767e:	2f03      	cmp	r7, #3
		fs->fsi_flag = 0x80;
 8007680:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007684:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007686:	d12f      	bne.n	80076e8 <find_volume+0x278>
	rv = rv << 8 | ptr[0];
 8007688:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 800768c:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 8007690:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007694:	2b01      	cmp	r3, #1
 8007696:	d127      	bne.n	80076e8 <find_volume+0x278>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007698:	1c71      	adds	r1, r6, #1
 800769a:	4620      	mov	r0, r4
 800769c:	f7ff fe8d 	bl	80073ba <move_window>
 80076a0:	bb10      	cbnz	r0, 80076e8 <find_volume+0x278>
	rv = rv << 8 | ptr[0];
 80076a2:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80076a6:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 80076aa:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 80076ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80076b0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d117      	bne.n	80076e8 <find_volume+0x278>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80076b8:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80076bc:	f7ff fd1a 	bl	80070f4 <ld_dword>
 80076c0:	4b15      	ldr	r3, [pc, #84]	; (8007718 <find_volume+0x2a8>)
 80076c2:	4298      	cmp	r0, r3
 80076c4:	d110      	bne.n	80076e8 <find_volume+0x278>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80076c6:	f504 7006 	add.w	r0, r4, #536	; 0x218
 80076ca:	f7ff fd13 	bl	80070f4 <ld_dword>
 80076ce:	4b13      	ldr	r3, [pc, #76]	; (800771c <find_volume+0x2ac>)
 80076d0:	4298      	cmp	r0, r3
 80076d2:	d109      	bne.n	80076e8 <find_volume+0x278>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80076d4:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 80076d8:	f7ff fd0c 	bl	80070f4 <ld_dword>
 80076dc:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80076de:	f504 7008 	add.w	r0, r4, #544	; 0x220
 80076e2:	f7ff fd07 	bl	80070f4 <ld_dword>
 80076e6:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 80076e8:	4a0d      	ldr	r2, [pc, #52]	; (8007720 <find_volume+0x2b0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 80076ea:	7027      	strb	r7, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80076ec:	8813      	ldrh	r3, [r2, #0]
 80076ee:	3301      	adds	r3, #1
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	8013      	strh	r3, [r2, #0]
 80076f4:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 80076f6:	4b0b      	ldr	r3, [pc, #44]	; (8007724 <find_volume+0x2b4>)
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	4294      	cmp	r4, r2
 80076fc:	bf04      	itt	eq
 80076fe:	2200      	moveq	r2, #0
 8007700:	601a      	streq	r2, [r3, #0]
 8007702:	691a      	ldr	r2, [r3, #16]
 8007704:	4294      	cmp	r4, r2
 8007706:	f04f 0000 	mov.w	r0, #0
 800770a:	f47f aec7 	bne.w	800749c <find_volume+0x2c>
 800770e:	6118      	str	r0, [r3, #16]
 8007710:	e6c4      	b.n	800749c <find_volume+0x2c>
 8007712:	bf00      	nop
 8007714:	20001088 	.word	0x20001088
 8007718:	41615252 	.word	0x41615252
 800771c:	61417272 	.word	0x61417272
 8007720:	200010ac 	.word	0x200010ac
 8007724:	2000108c 	.word	0x2000108c

08007728 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007728:	2901      	cmp	r1, #1
{
 800772a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800772e:	4605      	mov	r5, r0
 8007730:	460c      	mov	r4, r1
 8007732:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007734:	d972      	bls.n	800781c <put_fat+0xf4>
 8007736:	6983      	ldr	r3, [r0, #24]
 8007738:	4299      	cmp	r1, r3
 800773a:	d26f      	bcs.n	800781c <put_fat+0xf4>
		switch (fs->fs_type) {
 800773c:	7803      	ldrb	r3, [r0, #0]
 800773e:	2b02      	cmp	r3, #2
 8007740:	d03f      	beq.n	80077c2 <put_fat+0x9a>
 8007742:	2b03      	cmp	r3, #3
 8007744:	d050      	beq.n	80077e8 <put_fat+0xc0>
 8007746:	2b01      	cmp	r3, #1
 8007748:	d168      	bne.n	800781c <put_fat+0xf4>
			bc = (UINT)clst; bc += bc / 2;
 800774a:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800774e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8007750:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8007754:	f7ff fe31 	bl	80073ba <move_window>
 8007758:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 800775a:	bb38      	cbnz	r0, 80077ac <put_fat+0x84>
			p = fs->win + bc++ % SS(fs);
 800775c:	f105 0934 	add.w	r9, r5, #52	; 0x34
 8007760:	f108 0a01 	add.w	sl, r8, #1
 8007764:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007768:	f014 0401 	ands.w	r4, r4, #1
 800776c:	bf1f      	itttt	ne
 800776e:	f819 3008 	ldrbne.w	r3, [r9, r8]
 8007772:	f003 020f 	andne.w	r2, r3, #15
 8007776:	013b      	lslne	r3, r7, #4
 8007778:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 800777c:	bf14      	ite	ne
 800777e:	4313      	orrne	r3, r2
 8007780:	b2fb      	uxtbeq	r3, r7
 8007782:	f809 3008 	strb.w	r3, [r9, r8]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007786:	6a69      	ldr	r1, [r5, #36]	; 0x24
			fs->wflag = 1;
 8007788:	2301      	movs	r3, #1
 800778a:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800778c:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 8007790:	4628      	mov	r0, r5
 8007792:	f7ff fe12 	bl	80073ba <move_window>
			if (res != FR_OK) break;
 8007796:	4606      	mov	r6, r0
 8007798:	b940      	cbnz	r0, 80077ac <put_fat+0x84>
			p = fs->win + bc % SS(fs);
 800779a:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800779e:	b144      	cbz	r4, 80077b2 <put_fat+0x8a>
 80077a0:	f3c7 1707 	ubfx	r7, r7, #4, #8
 80077a4:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 80077a8:	2301      	movs	r3, #1
 80077aa:	70eb      	strb	r3, [r5, #3]
}
 80077ac:	4630      	mov	r0, r6
 80077ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80077b2:	f819 300a 	ldrb.w	r3, [r9, sl]
 80077b6:	f3c7 2703 	ubfx	r7, r7, #8, #4
 80077ba:	f023 030f 	bic.w	r3, r3, #15
 80077be:	431f      	orrs	r7, r3
 80077c0:	e7f0      	b.n	80077a4 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80077c2:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80077c4:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80077c8:	f7ff fdf7 	bl	80073ba <move_window>
			if (res != FR_OK) break;
 80077cc:	4606      	mov	r6, r0
 80077ce:	2800      	cmp	r0, #0
 80077d0:	d1ec      	bne.n	80077ac <put_fat+0x84>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80077d2:	0064      	lsls	r4, r4, #1
 80077d4:	f105 0334 	add.w	r3, r5, #52	; 0x34
 80077d8:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80077dc:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 80077de:	551f      	strb	r7, [r3, r4]
 80077e0:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 80077e4:	7057      	strb	r7, [r2, #1]
 80077e6:	e7df      	b.n	80077a8 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80077e8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80077ea:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 80077ee:	f7ff fde4 	bl	80073ba <move_window>
			if (res != FR_OK) break;
 80077f2:	4606      	mov	r6, r0
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d1d9      	bne.n	80077ac <put_fat+0x84>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80077f8:	00a4      	lsls	r4, r4, #2
 80077fa:	f105 0334 	add.w	r3, r5, #52	; 0x34
 80077fe:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8007802:	441c      	add	r4, r3
 8007804:	4620      	mov	r0, r4
 8007806:	f7ff fc75 	bl	80070f4 <ld_dword>
 800780a:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 800780e:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007812:	4339      	orrs	r1, r7
 8007814:	4620      	mov	r0, r4
 8007816:	f7ff fc75 	bl	8007104 <st_dword>
 800781a:	e7c5      	b.n	80077a8 <put_fat+0x80>
	FRESULT res = FR_INT_ERR;
 800781c:	2602      	movs	r6, #2
 800781e:	e7c5      	b.n	80077ac <put_fat+0x84>

08007820 <get_fat.isra.9>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007820:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8007822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007824:	4605      	mov	r5, r0
 8007826:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007828:	d952      	bls.n	80078d0 <get_fat.isra.9+0xb0>
 800782a:	6983      	ldr	r3, [r0, #24]
 800782c:	4299      	cmp	r1, r3
 800782e:	d24f      	bcs.n	80078d0 <get_fat.isra.9+0xb0>
		switch (fs->fs_type) {
 8007830:	7803      	ldrb	r3, [r0, #0]
 8007832:	2b02      	cmp	r3, #2
 8007834:	d029      	beq.n	800788a <get_fat.isra.9+0x6a>
 8007836:	2b03      	cmp	r3, #3
 8007838:	d038      	beq.n	80078ac <get_fat.isra.9+0x8c>
 800783a:	2b01      	cmp	r3, #1
 800783c:	d148      	bne.n	80078d0 <get_fat.isra.9+0xb0>
			bc = (UINT)clst; bc += bc / 2;
 800783e:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007842:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8007844:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8007848:	f7ff fdb7 	bl	80073ba <move_window>
 800784c:	b110      	cbz	r0, 8007854 <get_fat.isra.9+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800784e:	f04f 30ff 	mov.w	r0, #4294967295
 8007852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8007854:	1c77      	adds	r7, r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007856:	6a69      	ldr	r1, [r5, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8007858:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800785c:	442e      	add	r6, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800785e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8007862:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 8007864:	f896 6034 	ldrb.w	r6, [r6, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007868:	f7ff fda7 	bl	80073ba <move_window>
 800786c:	2800      	cmp	r0, #0
 800786e:	d1ee      	bne.n	800784e <get_fat.isra.9+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007870:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8007874:	443d      	add	r5, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007876:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8007878:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 800787c:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007880:	bf4c      	ite	mi
 8007882:	0900      	lsrmi	r0, r0, #4
 8007884:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8007888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800788a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800788c:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8007890:	f7ff fd93 	bl	80073ba <move_window>
 8007894:	2800      	cmp	r0, #0
 8007896:	d1da      	bne.n	800784e <get_fat.isra.9+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007898:	0064      	lsls	r4, r4, #1
 800789a:	3534      	adds	r5, #52	; 0x34
 800789c:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80078a0:	192b      	adds	r3, r5, r4
	rv = rv << 8 | ptr[0];
 80078a2:	5d28      	ldrb	r0, [r5, r4]
 80078a4:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80078a6:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80078aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80078ac:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80078ae:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 80078b2:	f7ff fd82 	bl	80073ba <move_window>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	d1c9      	bne.n	800784e <get_fat.isra.9+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80078ba:	00a4      	lsls	r4, r4, #2
 80078bc:	f105 0034 	add.w	r0, r5, #52	; 0x34
 80078c0:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 80078c4:	4420      	add	r0, r4
 80078c6:	f7ff fc15 	bl	80070f4 <ld_dword>
 80078ca:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80078ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80078d0:	2001      	movs	r0, #1
}
 80078d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080078d4 <create_chain>:
{
 80078d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d8:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 80078da:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80078dc:	460f      	mov	r7, r1
 80078de:	b971      	cbnz	r1, 80078fe <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80078e0:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80078e2:	b1f6      	cbz	r6, 8007922 <create_chain+0x4e>
 80078e4:	69ab      	ldr	r3, [r5, #24]
 80078e6:	429e      	cmp	r6, r3
 80078e8:	bf28      	it	cs
 80078ea:	2601      	movcs	r6, #1
 80078ec:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80078ee:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 80078f0:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80078f2:	429c      	cmp	r4, r3
 80078f4:	d318      	bcc.n	8007928 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 80078f6:	2e01      	cmp	r6, #1
 80078f8:	d815      	bhi.n	8007926 <create_chain+0x52>
 80078fa:	2400      	movs	r4, #0
 80078fc:	e009      	b.n	8007912 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80078fe:	4628      	mov	r0, r5
 8007900:	f7ff ff8e 	bl	8007820 <get_fat.isra.9>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007904:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007906:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007908:	d937      	bls.n	800797a <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800790a:	1c43      	adds	r3, r0, #1
 800790c:	d104      	bne.n	8007918 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800790e:	f04f 34ff 	mov.w	r4, #4294967295
}
 8007912:	4620      	mov	r0, r4
 8007914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007918:	69ab      	ldr	r3, [r5, #24]
 800791a:	4298      	cmp	r0, r3
 800791c:	d3f9      	bcc.n	8007912 <create_chain+0x3e>
 800791e:	463e      	mov	r6, r7
 8007920:	e7e4      	b.n	80078ec <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007922:	2601      	movs	r6, #1
 8007924:	e7e2      	b.n	80078ec <create_chain+0x18>
				ncl = 2;
 8007926:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007928:	4621      	mov	r1, r4
 800792a:	f8d8 0000 	ldr.w	r0, [r8]
 800792e:	f7ff ff77 	bl	8007820 <get_fat.isra.9>
			if (cs == 0) break;				/* Found a free cluster */
 8007932:	b130      	cbz	r0, 8007942 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007934:	2801      	cmp	r0, #1
 8007936:	d020      	beq.n	800797a <create_chain+0xa6>
 8007938:	3001      	adds	r0, #1
 800793a:	d0e8      	beq.n	800790e <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 800793c:	42b4      	cmp	r4, r6
 800793e:	d1d6      	bne.n	80078ee <create_chain+0x1a>
 8007940:	e7db      	b.n	80078fa <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007942:	f04f 32ff 	mov.w	r2, #4294967295
 8007946:	4621      	mov	r1, r4
 8007948:	4628      	mov	r0, r5
 800794a:	f7ff feed 	bl	8007728 <put_fat>
		if (res == FR_OK && clst != 0) {
 800794e:	b990      	cbnz	r0, 8007976 <create_chain+0xa2>
 8007950:	b957      	cbnz	r7, 8007968 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007952:	69aa      	ldr	r2, [r5, #24]
 8007954:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8007956:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007958:	3a02      	subs	r2, #2
 800795a:	4293      	cmp	r3, r2
 800795c:	d90f      	bls.n	800797e <create_chain+0xaa>
		fs->fsi_flag |= 1;
 800795e:	792b      	ldrb	r3, [r5, #4]
 8007960:	f043 0301 	orr.w	r3, r3, #1
 8007964:	712b      	strb	r3, [r5, #4]
 8007966:	e7d4      	b.n	8007912 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007968:	4622      	mov	r2, r4
 800796a:	4639      	mov	r1, r7
 800796c:	4628      	mov	r0, r5
 800796e:	f7ff fedb 	bl	8007728 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007972:	2800      	cmp	r0, #0
 8007974:	d0ed      	beq.n	8007952 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007976:	2801      	cmp	r0, #1
 8007978:	d0c9      	beq.n	800790e <create_chain+0x3a>
 800797a:	2401      	movs	r4, #1
 800797c:	e7c9      	b.n	8007912 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800797e:	3b01      	subs	r3, #1
 8007980:	616b      	str	r3, [r5, #20]
 8007982:	e7ec      	b.n	800795e <create_chain+0x8a>

08007984 <remove_chain>:
{
 8007984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007986:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007988:	2d01      	cmp	r5, #1
{
 800798a:	4607      	mov	r7, r0
 800798c:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800798e:	d801      	bhi.n	8007994 <remove_chain+0x10>
 8007990:	2002      	movs	r0, #2
 8007992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8007994:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007996:	69a3      	ldr	r3, [r4, #24]
 8007998:	429d      	cmp	r5, r3
 800799a:	d2f9      	bcs.n	8007990 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800799c:	b12a      	cbz	r2, 80079aa <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800799e:	f04f 32ff 	mov.w	r2, #4294967295
 80079a2:	4620      	mov	r0, r4
 80079a4:	f7ff fec0 	bl	8007728 <put_fat>
		if (res != FR_OK) return res;
 80079a8:	bb08      	cbnz	r0, 80079ee <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80079aa:	4629      	mov	r1, r5
 80079ac:	6838      	ldr	r0, [r7, #0]
 80079ae:	f7ff ff37 	bl	8007820 <get_fat.isra.9>
		if (nxt == 0) break;				/* Empty cluster? */
 80079b2:	4606      	mov	r6, r0
 80079b4:	b908      	cbnz	r0, 80079ba <remove_chain+0x36>
	return FR_OK;
 80079b6:	2000      	movs	r0, #0
 80079b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80079ba:	2801      	cmp	r0, #1
 80079bc:	d0e8      	beq.n	8007990 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	d014      	beq.n	80079ec <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80079c2:	2200      	movs	r2, #0
 80079c4:	4629      	mov	r1, r5
 80079c6:	4620      	mov	r0, r4
 80079c8:	f7ff feae 	bl	8007728 <put_fat>
			if (res != FR_OK) return res;
 80079cc:	b978      	cbnz	r0, 80079ee <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80079ce:	69a2      	ldr	r2, [r4, #24]
 80079d0:	6963      	ldr	r3, [r4, #20]
 80079d2:	1e91      	subs	r1, r2, #2
 80079d4:	428b      	cmp	r3, r1
 80079d6:	d205      	bcs.n	80079e4 <remove_chain+0x60>
			fs->free_clst++;
 80079d8:	3301      	adds	r3, #1
 80079da:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 80079dc:	7923      	ldrb	r3, [r4, #4]
 80079de:	f043 0301 	orr.w	r3, r3, #1
 80079e2:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80079e4:	4296      	cmp	r6, r2
 80079e6:	4635      	mov	r5, r6
 80079e8:	d3df      	bcc.n	80079aa <remove_chain+0x26>
 80079ea:	e7e4      	b.n	80079b6 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80079ec:	2001      	movs	r0, #1
}
 80079ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080079f0 <unlock_fs>:
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80079f0:	b140      	cbz	r0, 8007a04 <unlock_fs+0x14>
 80079f2:	f1a1 030b 	sub.w	r3, r1, #11
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d904      	bls.n	8007a04 <unlock_fs+0x14>
 80079fa:	290f      	cmp	r1, #15
 80079fc:	d002      	beq.n	8007a04 <unlock_fs+0x14>
		ff_rel_grant(fs->sobj);
 80079fe:	68c0      	ldr	r0, [r0, #12]
 8007a00:	f000 bdd8 	b.w	80085b4 <ff_rel_grant>
 8007a04:	4770      	bx	lr

08007a06 <dir_sdi.constprop.13>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007a06:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8007a08:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 8007a0a:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8007a0c:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8007a0e:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8007a10:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007a12:	b992      	cbnz	r2, 8007a3a <dir_sdi.constprop.13+0x34>
 8007a14:	7823      	ldrb	r3, [r4, #0]
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	d901      	bls.n	8007a1e <dir_sdi.constprop.13+0x18>
		clst = fs->dirbase;
 8007a1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007a1c:	b973      	cbnz	r3, 8007a3c <dir_sdi.constprop.13+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007a1e:	8923      	ldrh	r3, [r4, #8]
 8007a20:	b90b      	cbnz	r3, 8007a26 <dir_sdi.constprop.13+0x20>
 8007a22:	2002      	movs	r0, #2
 8007a24:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 8007a26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a28:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 8007a2a:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 8007a2c:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d0f7      	beq.n	8007a22 <dir_sdi.constprop.13+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007a32:	3434      	adds	r4, #52	; 0x34
 8007a34:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8007a36:	2000      	movs	r0, #0
 8007a38:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007a3a:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007a3c:	8961      	ldrh	r1, [r4, #10]
 8007a3e:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8007a40:	b961      	cbnz	r1, 8007a5c <dir_sdi.constprop.13+0x56>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007a42:	4611      	mov	r1, r2
 8007a44:	6828      	ldr	r0, [r5, #0]
 8007a46:	f7ff feeb 	bl	8007820 <get_fat.isra.9>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007a4a:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007a4c:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007a4e:	d00b      	beq.n	8007a68 <dir_sdi.constprop.13+0x62>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007a50:	2801      	cmp	r0, #1
 8007a52:	d9e6      	bls.n	8007a22 <dir_sdi.constprop.13+0x1c>
 8007a54:	69a3      	ldr	r3, [r4, #24]
 8007a56:	4298      	cmp	r0, r3
 8007a58:	d3f3      	bcc.n	8007a42 <dir_sdi.constprop.13+0x3c>
 8007a5a:	e7e2      	b.n	8007a22 <dir_sdi.constprop.13+0x1c>
		dp->sect = clust2sect(fs, clst);
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f7ff fbe0 	bl	8007224 <clust2sect>
 8007a64:	61e8      	str	r0, [r5, #28]
 8007a66:	e7e0      	b.n	8007a2a <dir_sdi.constprop.13+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007a68:	2001      	movs	r0, #1
}
 8007a6a:	bd38      	pop	{r3, r4, r5, pc}

08007a6c <dir_next>:
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007a6c:	69c3      	ldr	r3, [r0, #28]
{
 8007a6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a72:	4605      	mov	r5, r0
 8007a74:	460f      	mov	r7, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007a76:	b1ab      	cbz	r3, 8007aa4 <dir_next+0x38>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007a78:	6942      	ldr	r2, [r0, #20]
 8007a7a:	f102 0820 	add.w	r8, r2, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007a7e:	f5b8 1f00 	cmp.w	r8, #2097152	; 0x200000
 8007a82:	d20f      	bcs.n	8007aa4 <dir_next+0x38>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007a84:	f3c8 0908 	ubfx	r9, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 8007a88:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007a8a:	f1b9 0f00 	cmp.w	r9, #0
 8007a8e:	d14f      	bne.n	8007b30 <dir_next+0xc4>
		if (!dp->clust) {		/* Static table */
 8007a90:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 8007a92:	3301      	adds	r3, #1
 8007a94:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8007a96:	b941      	cbnz	r1, 8007aaa <dir_next+0x3e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007a98:	8923      	ldrh	r3, [r4, #8]
 8007a9a:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 8007a9e:	d847      	bhi.n	8007b30 <dir_next+0xc4>
				dp->sect = 0; return FR_NO_FILE;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007aa4:	2004      	movs	r0, #4
 8007aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007aaa:	8963      	ldrh	r3, [r4, #10]
 8007aac:	3b01      	subs	r3, #1
 8007aae:	ea13 2358 	ands.w	r3, r3, r8, lsr #9
 8007ab2:	d13d      	bne.n	8007b30 <dir_next+0xc4>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	f7ff feb3 	bl	8007820 <get_fat.isra.9>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007aba:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007abc:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007abe:	d802      	bhi.n	8007ac6 <dir_next+0x5a>
 8007ac0:	2002      	movs	r0, #2
 8007ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007ac6:	1c42      	adds	r2, r0, #1
 8007ac8:	d102      	bne.n	8007ad0 <dir_next+0x64>
 8007aca:	2001      	movs	r0, #1
 8007acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007ad0:	69a3      	ldr	r3, [r4, #24]
 8007ad2:	4298      	cmp	r0, r3
 8007ad4:	d326      	bcc.n	8007b24 <dir_next+0xb8>
					if (!stretch) {								/* If no stretch, report EOT */
 8007ad6:	2f00      	cmp	r7, #0
 8007ad8:	d0e2      	beq.n	8007aa0 <dir_next+0x34>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007ada:	69a9      	ldr	r1, [r5, #24]
 8007adc:	4628      	mov	r0, r5
 8007ade:	f7ff fef9 	bl	80078d4 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	d037      	beq.n	8007b58 <dir_next+0xec>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007ae8:	2801      	cmp	r0, #1
 8007aea:	d0e9      	beq.n	8007ac0 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007aec:	1c43      	adds	r3, r0, #1
 8007aee:	d0ec      	beq.n	8007aca <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007af0:	4620      	mov	r0, r4
 8007af2:	f7ff fc11 	bl	8007318 <sync_window>
 8007af6:	4607      	mov	r7, r0
 8007af8:	2800      	cmp	r0, #0
 8007afa:	d1e6      	bne.n	8007aca <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007afc:	4601      	mov	r1, r0
 8007afe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b02:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8007b06:	f7ff fb05 	bl	8007114 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f7ff fb89 	bl	8007224 <clust2sect>
						fs->wflag = 1;
 8007b12:	f04f 0a01 	mov.w	sl, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007b16:	6320      	str	r0, [r4, #48]	; 0x30
 8007b18:	8963      	ldrh	r3, [r4, #10]
 8007b1a:	429f      	cmp	r7, r3
 8007b1c:	d310      	bcc.n	8007b40 <dir_next+0xd4>
					fs->winsect -= n;							/* Restore window offset */
 8007b1e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007b20:	1bdf      	subs	r7, r3, r7
 8007b22:	6327      	str	r7, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8007b24:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8007b26:	4631      	mov	r1, r6
 8007b28:	4620      	mov	r0, r4
 8007b2a:	f7ff fb7b 	bl	8007224 <clust2sect>
 8007b2e:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007b30:	3434      	adds	r4, #52	; 0x34
 8007b32:	444c      	add	r4, r9
	dp->dptr = ofs;						/* Current entry */
 8007b34:	f8c5 8014 	str.w	r8, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007b38:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						fs->wflag = 1;
 8007b40:	f884 a003 	strb.w	sl, [r4, #3]
 8007b44:	4620      	mov	r0, r4
 8007b46:	f7ff fbc4 	bl	80072d2 <sync_window.part.5>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d1bd      	bne.n	8007aca <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007b4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007b50:	3301      	adds	r3, #1
 8007b52:	3701      	adds	r7, #1
 8007b54:	6323      	str	r3, [r4, #48]	; 0x30
 8007b56:	e7df      	b.n	8007b18 <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007b58:	2007      	movs	r0, #7
}
 8007b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08007b60 <follow_path>:
{
 8007b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8007b64:	6807      	ldr	r7, [r0, #0]
{
 8007b66:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007b68:	780b      	ldrb	r3, [r1, #0]
 8007b6a:	2b2f      	cmp	r3, #47	; 0x2f
 8007b6c:	460d      	mov	r5, r1
 8007b6e:	f101 0101 	add.w	r1, r1, #1
 8007b72:	d0f9      	beq.n	8007b68 <follow_path+0x8>
 8007b74:	2b5c      	cmp	r3, #92	; 0x5c
 8007b76:	d0f7      	beq.n	8007b68 <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 8007b78:	2300      	movs	r3, #0
 8007b7a:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007b7c:	782b      	ldrb	r3, [r5, #0]
 8007b7e:	2b1f      	cmp	r3, #31
 8007b80:	d959      	bls.n	8007c36 <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007b82:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8007ce0 <follow_path+0x180>
	p = *path; sfn = dp->fn;
 8007b86:	f104 0624 	add.w	r6, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8007b8a:	220b      	movs	r2, #11
 8007b8c:	2120      	movs	r1, #32
 8007b8e:	4630      	mov	r0, r6
 8007b90:	f7ff fac0 	bl	8007114 <mem_set>
	si = i = 0; ni = 8;
 8007b94:	2200      	movs	r2, #0
 8007b96:	f105 3eff 	add.w	lr, r5, #4294967295
 8007b9a:	4611      	mov	r1, r2
 8007b9c:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 8007b9e:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007ba2:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8007ba4:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007ba8:	d90b      	bls.n	8007bc2 <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007baa:	2b2f      	cmp	r3, #47	; 0x2f
 8007bac:	d14b      	bne.n	8007c46 <follow_path+0xe6>
 8007bae:	1868      	adds	r0, r5, r1
 8007bb0:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007bb2:	f810 eb01 	ldrb.w	lr, [r0], #1
 8007bb6:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 8007bba:	d0f9      	beq.n	8007bb0 <follow_path+0x50>
 8007bbc:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 8007bc0:	d0f6      	beq.n	8007bb0 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 8007bc2:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	d054      	beq.n	8007c72 <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007bc8:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 8007bcc:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007bd0:	2ae5      	cmp	r2, #229	; 0xe5
 8007bd2:	bf04      	itt	eq
 8007bd4:	2205      	moveq	r2, #5
 8007bd6:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007bda:	2b21      	cmp	r3, #33	; 0x21
 8007bdc:	bf34      	ite	cc
 8007bde:	2304      	movcc	r3, #4
 8007be0:	2300      	movcs	r3, #0
 8007be2:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007be6:	4620      	mov	r0, r4
 8007be8:	f7ff ff0d 	bl	8007a06 <dir_sdi.constprop.13>
	if (res != FR_OK) return res;
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d145      	bne.n	8007c7c <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 8007bf0:	69e1      	ldr	r1, [r4, #28]
 8007bf2:	4648      	mov	r0, r9
 8007bf4:	f7ff fbe1 	bl	80073ba <move_window>
		if (res != FR_OK) break;
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	d13f      	bne.n	8007c7c <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 8007bfc:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007bfe:	781a      	ldrb	r2, [r3, #0]
 8007c00:	2a00      	cmp	r2, #0
 8007c02:	d046      	beq.n	8007c92 <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007c04:	7ada      	ldrb	r2, [r3, #11]
 8007c06:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8007c0a:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007c0c:	7ada      	ldrb	r2, [r3, #11]
 8007c0e:	0711      	lsls	r1, r2, #28
 8007c10:	d40c      	bmi.n	8007c2c <follow_path+0xcc>
 8007c12:	f103 0e0b 	add.w	lr, r3, #11
 8007c16:	4631      	mov	r1, r6
		r = *d++ - *s++;
 8007c18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c1c:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8007c20:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 8007c22:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 8007c26:	d027      	beq.n	8007c78 <follow_path+0x118>
 8007c28:	2a00      	cmp	r2, #0
 8007c2a:	d0f5      	beq.n	8007c18 <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f7ff ff1c 	bl	8007a6c <dir_next>
 8007c34:	e7da      	b.n	8007bec <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 8007c36:	2380      	movs	r3, #128	; 0x80
 8007c38:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007c3c:	4620      	mov	r0, r4
}
 8007c3e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 8007c42:	f7ff bee0 	b.w	8007a06 <dir_sdi.constprop.13>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007c46:	2b5c      	cmp	r3, #92	; 0x5c
 8007c48:	d0b1      	beq.n	8007bae <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8007c4a:	2b2e      	cmp	r3, #46	; 0x2e
 8007c4c:	d036      	beq.n	8007cbc <follow_path+0x15c>
 8007c4e:	4290      	cmp	r0, r2
 8007c50:	d90f      	bls.n	8007c72 <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 8007c52:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007c56:	bf18      	it	ne
 8007c58:	3b80      	subne	r3, #128	; 0x80
 8007c5a:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8007ce4 <follow_path+0x184>
 8007c5e:	bf18      	it	ne
 8007c60:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 8007c64:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 8007c68:	f1bc 0f00 	cmp.w	ip, #0
 8007c6c:	d02b      	beq.n	8007cc6 <follow_path+0x166>
 8007c6e:	4563      	cmp	r3, ip
 8007c70:	d1f8      	bne.n	8007c64 <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007c72:	2006      	movs	r0, #6
	return res;
 8007c74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007c78:	2a00      	cmp	r2, #0
 8007c7a:	d1d7      	bne.n	8007c2c <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8007c7c:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8007c80:	b148      	cbz	r0, 8007c96 <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007c82:	2804      	cmp	r0, #4
 8007c84:	d129      	bne.n	8007cda <follow_path+0x17a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007c86:	f013 0f04 	tst.w	r3, #4
 8007c8a:	bf08      	it	eq
 8007c8c:	2005      	moveq	r0, #5
 8007c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007c92:	2004      	movs	r0, #4
 8007c94:	e7f2      	b.n	8007c7c <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007c96:	075a      	lsls	r2, r3, #29
 8007c98:	d41f      	bmi.n	8007cda <follow_path+0x17a>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007c9a:	79a3      	ldrb	r3, [r4, #6]
 8007c9c:	06db      	lsls	r3, r3, #27
 8007c9e:	d50a      	bpl.n	8007cb6 <follow_path+0x156>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007ca0:	6963      	ldr	r3, [r4, #20]
 8007ca2:	7838      	ldrb	r0, [r7, #0]
 8007ca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ca8:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8007cac:	4419      	add	r1, r3
 8007cae:	f7ff faf6 	bl	800729e <ld_clust.isra.1>
 8007cb2:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007cb4:	e767      	b.n	8007b86 <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007cb6:	2005      	movs	r0, #5
 8007cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007cbc:	280b      	cmp	r0, #11
 8007cbe:	d0d8      	beq.n	8007c72 <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 8007cc0:	2208      	movs	r2, #8
 8007cc2:	200b      	movs	r0, #11
 8007cc4:	e76b      	b.n	8007b9e <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007cc6:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 8007cca:	f1bc 0f19 	cmp.w	ip, #25
 8007cce:	d801      	bhi.n	8007cd4 <follow_path+0x174>
 8007cd0:	3b20      	subs	r3, #32
 8007cd2:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8007cd4:	54b3      	strb	r3, [r6, r2]
 8007cd6:	3201      	adds	r2, #1
 8007cd8:	e761      	b.n	8007b9e <follow_path+0x3e>
}
 8007cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cde:	bf00      	nop
 8007ce0:	0800d1dc 	.word	0x0800d1dc
 8007ce4:	0800d25b 	.word	0x0800d25b

08007ce8 <dir_register>:
{
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8007cec:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8007cee:	f7ff fe8a 	bl	8007a06 <dir_sdi.constprop.13>
	if (res == FR_OK) {
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	bb28      	cbnz	r0, 8007d42 <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 8007cf6:	69e9      	ldr	r1, [r5, #28]
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	f7ff fb5e 	bl	80073ba <move_window>
			if (res != FR_OK) break;
 8007cfe:	4604      	mov	r4, r0
 8007d00:	b9f8      	cbnz	r0, 8007d42 <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007d02:	6a2b      	ldr	r3, [r5, #32]
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	2be5      	cmp	r3, #229	; 0xe5
 8007d08:	d114      	bne.n	8007d34 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 8007d0a:	69e9      	ldr	r1, [r5, #28]
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f7ff fb54 	bl	80073ba <move_window>
		if (res == FR_OK) {
 8007d12:	4604      	mov	r4, r0
 8007d14:	b960      	cbnz	r0, 8007d30 <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007d16:	4601      	mov	r1, r0
 8007d18:	2220      	movs	r2, #32
 8007d1a:	6a28      	ldr	r0, [r5, #32]
 8007d1c:	f7ff f9fa 	bl	8007114 <mem_set>
 8007d20:	220b      	movs	r2, #11
 8007d22:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8007d26:	6a28      	ldr	r0, [r5, #32]
 8007d28:	f7ff fab0 	bl	800728c <mem_cpy.part.0>
			fs->wflag = 1;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	70f3      	strb	r3, [r6, #3]
}
 8007d30:	4620      	mov	r0, r4
 8007d32:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d0e8      	beq.n	8007d0a <dir_register+0x22>
			res = dir_next(dp, 1);
 8007d38:	2101      	movs	r1, #1
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	f7ff fe96 	bl	8007a6c <dir_next>
 8007d40:	e7d7      	b.n	8007cf2 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007d42:	2c04      	cmp	r4, #4
 8007d44:	bf08      	it	eq
 8007d46:	2407      	moveq	r4, #7
 8007d48:	e7f2      	b.n	8007d30 <dir_register+0x48>

08007d4a <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007d4a:	b570      	push	{r4, r5, r6, lr}
 8007d4c:	460e      	mov	r6, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8007d4e:	4605      	mov	r5, r0
 8007d50:	b918      	cbnz	r0, 8007d5a <validate+0x10>
		*fs = 0;
 8007d52:	2300      	movs	r3, #0
 8007d54:	6033      	str	r3, [r6, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 8007d56:	2009      	movs	r0, #9
 8007d58:	bd70      	pop	{r4, r5, r6, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8007d5a:	6803      	ldr	r3, [r0, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d0f8      	beq.n	8007d52 <validate+0x8>
 8007d60:	781a      	ldrb	r2, [r3, #0]
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	d0f5      	beq.n	8007d52 <validate+0x8>
 8007d66:	88d9      	ldrh	r1, [r3, #6]
 8007d68:	8882      	ldrh	r2, [r0, #4]
 8007d6a:	4291      	cmp	r1, r2
 8007d6c:	d1f1      	bne.n	8007d52 <validate+0x8>
 8007d6e:	7858      	ldrb	r0, [r3, #1]
 8007d70:	f7ff f97a 	bl	8007068 <disk_status>
 8007d74:	f010 0401 	ands.w	r4, r0, #1
 8007d78:	d1eb      	bne.n	8007d52 <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 8007d7a:	682b      	ldr	r3, [r5, #0]
 8007d7c:	6033      	str	r3, [r6, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
 8007d7e:	682b      	ldr	r3, [r5, #0]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8007d80:	b12b      	cbz	r3, 8007d8e <validate+0x44>
 8007d82:	68d8      	ldr	r0, [r3, #12]
 8007d84:	f000 fc0d 	bl	80085a2 <ff_req_grant>
 8007d88:	b108      	cbz	r0, 8007d8e <validate+0x44>
		res = FR_OK;			/* Valid object */
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	bd70      	pop	{r4, r5, r6, pc}
		ENTER_FF(obj->fs);		/* Lock file system */
 8007d8e:	200f      	movs	r0, #15
	}
	return res;
}
 8007d90:	bd70      	pop	{r4, r5, r6, pc}
	...

08007d94 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d96:	b085      	sub	sp, #20
 8007d98:	4616      	mov	r6, r2
 8007d9a:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007d9c:	a804      	add	r0, sp, #16
{
 8007d9e:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8007da0:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007da4:	f7ff fa5a 	bl	800725c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8007da8:	1e07      	subs	r7, r0, #0
 8007daa:	db35      	blt.n	8007e18 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007dac:	4d1c      	ldr	r5, [pc, #112]	; (8007e20 <f_mount+0x8c>)
 8007dae:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]

	if (cfs) {
 8007db2:	b1a4      	cbz	r4, 8007dde <f_mount+0x4a>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007db4:	4b1b      	ldr	r3, [pc, #108]	; (8007e24 <f_mount+0x90>)
#if _FS_LOCK != 0
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8007db6:	68e0      	ldr	r0, [r4, #12]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	4294      	cmp	r4, r2
 8007dbc:	bf04      	itt	eq
 8007dbe:	2200      	moveq	r2, #0
 8007dc0:	601a      	streq	r2, [r3, #0]
 8007dc2:	691a      	ldr	r2, [r3, #16]
 8007dc4:	4294      	cmp	r4, r2
 8007dc6:	bf04      	itt	eq
 8007dc8:	2200      	moveq	r2, #0
 8007dca:	611a      	streq	r2, [r3, #16]
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8007dcc:	f000 fbe4 	bl	8008598 <ff_del_syncobj>
 8007dd0:	b918      	cbnz	r0, 8007dda <f_mount+0x46>
 8007dd2:	2402      	movs	r4, #2

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	b005      	add	sp, #20
 8007dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		cfs->fs_type = 0;				/* Clear old fs object */
 8007dda:	2300      	movs	r3, #0
 8007ddc:	7023      	strb	r3, [r4, #0]
	if (fs) {
 8007dde:	9901      	ldr	r1, [sp, #4]
 8007de0:	b989      	cbnz	r1, 8007e06 <f_mount+0x72>
	FatFs[vol] = fs;					/* Register new fs object */
 8007de2:	9c01      	ldr	r4, [sp, #4]
 8007de4:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007de8:	2c00      	cmp	r4, #0
 8007dea:	d0f3      	beq.n	8007dd4 <f_mount+0x40>
 8007dec:	2e01      	cmp	r6, #1
 8007dee:	d115      	bne.n	8007e1c <f_mount+0x88>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007df0:	a901      	add	r1, sp, #4
 8007df2:	2200      	movs	r2, #0
 8007df4:	4668      	mov	r0, sp
 8007df6:	f7ff fb3b 	bl	8007470 <find_volume>
 8007dfa:	4604      	mov	r4, r0
	LEAVE_FF(fs, res);
 8007dfc:	4601      	mov	r1, r0
 8007dfe:	9801      	ldr	r0, [sp, #4]
 8007e00:	f7ff fdf6 	bl	80079f0 <unlock_fs>
 8007e04:	e7e6      	b.n	8007dd4 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 8007e06:	2300      	movs	r3, #0
 8007e08:	f801 3b0c 	strb.w	r3, [r1], #12
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8007e0c:	b2f8      	uxtb	r0, r7
 8007e0e:	f000 fbb4 	bl	800857a <ff_cre_syncobj>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d0dd      	beq.n	8007dd2 <f_mount+0x3e>
 8007e16:	e7e4      	b.n	8007de2 <f_mount+0x4e>
	if (vol < 0) return FR_INVALID_DRIVE;
 8007e18:	240b      	movs	r4, #11
 8007e1a:	e7db      	b.n	8007dd4 <f_mount+0x40>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007e1c:	2400      	movs	r4, #0
 8007e1e:	e7d9      	b.n	8007dd4 <f_mount+0x40>
 8007e20:	20001088 	.word	0x20001088
 8007e24:	2000108c 	.word	0x2000108c

08007e28 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e2c:	b090      	sub	sp, #64	; 0x40
 8007e2e:	4690      	mov	r8, r2
 8007e30:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007e32:	4604      	mov	r4, r0
 8007e34:	2800      	cmp	r0, #0
 8007e36:	f000 80d2 	beq.w	8007fde <f_open+0x1b6>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007e3a:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8007e3e:	462a      	mov	r2, r5
 8007e40:	a903      	add	r1, sp, #12
 8007e42:	a801      	add	r0, sp, #4
 8007e44:	f7ff fb14 	bl	8007470 <find_volume>
	if (res == FR_OK) {
 8007e48:	4607      	mov	r7, r0
 8007e4a:	bb38      	cbnz	r0, 8007e9c <f_open+0x74>
		dj.obj.fs = fs;
 8007e4c:	ae10      	add	r6, sp, #64	; 0x40
 8007e4e:	9b03      	ldr	r3, [sp, #12]
 8007e50:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007e54:	9901      	ldr	r1, [sp, #4]
 8007e56:	4630      	mov	r0, r6
 8007e58:	f7ff fe82 	bl	8007b60 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007e5c:	b958      	cbnz	r0, 8007e76 <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007e5e:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	db1e      	blt.n	8007ea4 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007e66:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 8007e6a:	bf14      	ite	ne
 8007e6c:	2101      	movne	r1, #1
 8007e6e:	2100      	moveq	r1, #0
 8007e70:	4630      	mov	r0, r6
 8007e72:	f7ff f955 	bl	8007120 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007e76:	f018 0f1c 	tst.w	r8, #28
 8007e7a:	d073      	beq.n	8007f64 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 8007e7c:	b1a0      	cbz	r0, 8007ea8 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007e7e:	2804      	cmp	r0, #4
 8007e80:	d109      	bne.n	8007e96 <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e82:	4b73      	ldr	r3, [pc, #460]	; (8008050 <f_open+0x228>)
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	f000 80de 	beq.w	8008048 <f_open+0x220>
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f000 80da 	beq.w	8008048 <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007e94:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007e96:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007e9a:	b170      	cbz	r0, 8007eba <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	6023      	str	r3, [r4, #0]
 8007ea0:	4607      	mov	r7, r0
 8007ea2:	e092      	b.n	8007fca <f_open+0x1a2>
				res = FR_INVALID_NAME;
 8007ea4:	2006      	movs	r0, #6
 8007ea6:	e7e6      	b.n	8007e76 <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007ea8:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8007eac:	f013 0f11 	tst.w	r3, #17
 8007eb0:	d163      	bne.n	8007f7a <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007eb2:	f018 0f04 	tst.w	r8, #4
 8007eb6:	f040 80c1 	bne.w	800803c <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007eba:	0728      	lsls	r0, r5, #28
 8007ebc:	d53c      	bpl.n	8007f38 <f_open+0x110>
				dw = GET_FATTIME();
 8007ebe:	f7ff f917 	bl	80070f0 <get_fattime>
 8007ec2:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007ec4:	4601      	mov	r1, r0
 8007ec6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ec8:	300e      	adds	r0, #14
 8007eca:	f7ff f91b 	bl	8007104 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007ece:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ed0:	4611      	mov	r1, r2
 8007ed2:	3016      	adds	r0, #22
 8007ed4:	f7ff f916 	bl	8007104 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007ed8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007eda:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007ede:	2220      	movs	r2, #32
 8007ee0:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007ee2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ee6:	f899 0000 	ldrb.w	r0, [r9]
 8007eea:	4651      	mov	r1, sl
 8007eec:	f7ff f9d7 	bl	800729e <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007ef4:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007ef6:	4648      	mov	r0, r9
 8007ef8:	f7ff f9df 	bl	80072ba <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007efc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8007efe:	2200      	movs	r2, #0
 8007f00:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f02:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f04:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8007f06:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8007f08:	9b03      	ldr	r3, [sp, #12]
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8007f0e:	f1b8 0f00 	cmp.w	r8, #0
 8007f12:	d011      	beq.n	8007f38 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 8007f14:	4641      	mov	r1, r8
 8007f16:	4630      	mov	r0, r6
						dw = fs->winsect;
 8007f18:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8007f1c:	f7ff fd32 	bl	8007984 <remove_chain>
						if (res == FR_OK) {
 8007f20:	2800      	cmp	r0, #0
 8007f22:	d1bb      	bne.n	8007e9c <f_open+0x74>
							res = move_window(fs, dw);
 8007f24:	4649      	mov	r1, r9
 8007f26:	9803      	ldr	r0, [sp, #12]
 8007f28:	f7ff fa47 	bl	80073ba <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007f2c:	9a03      	ldr	r2, [sp, #12]
 8007f2e:	f108 33ff 	add.w	r3, r8, #4294967295
 8007f32:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d1b1      	bne.n	8007e9c <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007f38:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007f3a:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f3e:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8007f40:	bf48      	it	mi
 8007f42:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007f46:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 8007f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f4c:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007f4e:	bf14      	ite	ne
 8007f50:	2101      	movne	r1, #1
 8007f52:	2100      	moveq	r1, #0
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff f911 	bl	800717c <inc_lock>
 8007f5a:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d140      	bne.n	8007fe2 <f_open+0x1ba>
 8007f60:	2002      	movs	r0, #2
 8007f62:	e79b      	b.n	8007e9c <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 8007f64:	2800      	cmp	r0, #0
 8007f66:	d199      	bne.n	8007e9c <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007f68:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8007f6c:	06da      	lsls	r2, r3, #27
 8007f6e:	d467      	bmi.n	8008040 <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007f70:	f018 0f02 	tst.w	r8, #2
 8007f74:	d0e0      	beq.n	8007f38 <f_open+0x110>
 8007f76:	07db      	lsls	r3, r3, #31
 8007f78:	d5de      	bpl.n	8007f38 <f_open+0x110>
					res = FR_DENIED;
 8007f7a:	2007      	movs	r0, #7
 8007f7c:	e78e      	b.n	8007e9c <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 8007f7e:	6820      	ldr	r0, [r4, #0]
 8007f80:	f7ff fc4e 	bl	8007820 <get_fat.isra.9>
					if (clst <= 1) res = FR_INT_ERR;
 8007f84:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8007f86:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8007f88:	d927      	bls.n	8007fda <f_open+0x1b2>
 8007f8a:	1c42      	adds	r2, r0, #1
 8007f8c:	4250      	negs	r0, r2
 8007f8e:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007f90:	eba5 0508 	sub.w	r5, r5, r8
 8007f94:	2800      	cmp	r0, #0
 8007f96:	d04d      	beq.n	8008034 <f_open+0x20c>
				fp->clust = clst;
 8007f98:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	f47f af7e 	bne.w	8007e9c <f_open+0x74>
 8007fa0:	f3c5 0308 	ubfx	r3, r5, #0, #9
 8007fa4:	b18b      	cbz	r3, 8007fca <f_open+0x1a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007fa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007faa:	4640      	mov	r0, r8
 8007fac:	f7ff f93a 	bl	8007224 <clust2sect>
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	d0d5      	beq.n	8007f60 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007fb4:	eb00 2255 	add.w	r2, r0, r5, lsr #9
 8007fb8:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	4631      	mov	r1, r6
 8007fbe:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007fc2:	f7ff f86b 	bl	800709c <disk_read>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	d13c      	bne.n	8008044 <f_open+0x21c>

	LEAVE_FF(fs, res);
 8007fca:	4639      	mov	r1, r7
 8007fcc:	9803      	ldr	r0, [sp, #12]
 8007fce:	f7ff fd0f 	bl	80079f0 <unlock_fs>
}
 8007fd2:	4638      	mov	r0, r7
 8007fd4:	b010      	add	sp, #64	; 0x40
 8007fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 8007fda:	2002      	movs	r0, #2
 8007fdc:	e7d8      	b.n	8007f90 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 8007fde:	2709      	movs	r7, #9
 8007fe0:	e7f7      	b.n	8007fd2 <f_open+0x1aa>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007fe2:	9e03      	ldr	r6, [sp, #12]
 8007fe4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007fe8:	7830      	ldrb	r0, [r6, #0]
 8007fea:	4641      	mov	r1, r8
 8007fec:	f7ff f957 	bl	800729e <ld_clust.isra.1>
 8007ff0:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007ff2:	f108 001c 	add.w	r0, r8, #28
 8007ff6:	f7ff f87d 	bl	80070f4 <ld_dword>
			fp->obj.id = fs->id;
 8007ffa:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007ffc:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007ffe:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008000:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008004:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 8008006:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008008:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 800800a:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 800800c:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800800e:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008010:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008012:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008016:	4630      	mov	r0, r6
 8008018:	f7ff f87c 	bl	8007114 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800801c:	06ab      	lsls	r3, r5, #26
 800801e:	d5d4      	bpl.n	8007fca <f_open+0x1a2>
 8008020:	68e5      	ldr	r5, [r4, #12]
 8008022:	2d00      	cmp	r5, #0
 8008024:	d0d1      	beq.n	8007fca <f_open+0x1a2>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008026:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008028:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800802a:	f8b3 800a 	ldrh.w	r8, [r3, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800802e:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008030:	ea4f 2848 	mov.w	r8, r8, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008034:	45a8      	cmp	r8, r5
 8008036:	d3a2      	bcc.n	8007f7e <f_open+0x156>
 8008038:	2000      	movs	r0, #0
 800803a:	e7ad      	b.n	8007f98 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800803c:	2008      	movs	r0, #8
 800803e:	e72d      	b.n	8007e9c <f_open+0x74>
					res = FR_NO_FILE;
 8008040:	2004      	movs	r0, #4
 8008042:	e72b      	b.n	8007e9c <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008044:	2001      	movs	r0, #1
 8008046:	e729      	b.n	8007e9c <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008048:	4630      	mov	r0, r6
 800804a:	f7ff fe4d 	bl	8007ce8 <dir_register>
 800804e:	e722      	b.n	8007e96 <f_open+0x6e>
 8008050:	2000108c 	.word	0x2000108c

08008054 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008058:	469b      	mov	fp, r3
 800805a:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 800805c:	2300      	movs	r3, #0
{
 800805e:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 8008060:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008064:	a903      	add	r1, sp, #12
{
 8008066:	4604      	mov	r4, r0
 8008068:	4617      	mov	r7, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800806a:	f7ff fe6e 	bl	8007d4a <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800806e:	4605      	mov	r5, r0
 8008070:	b908      	cbnz	r0, 8008076 <f_write+0x22>
 8008072:	7d65      	ldrb	r5, [r4, #21]
 8008074:	b10d      	cbz	r5, 800807a <f_write+0x26>
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
				fp->fptr < fp->obj.objsize &&
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
					ABORT(fs, FR_DISK_ERR);
 8008076:	4629      	mov	r1, r5
 8008078:	e033      	b.n	80080e2 <f_write+0x8e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800807a:	7d23      	ldrb	r3, [r4, #20]
 800807c:	079a      	lsls	r2, r3, #30
 800807e:	d408      	bmi.n	8008092 <f_write+0x3e>
 8008080:	2107      	movs	r1, #7
 8008082:	9803      	ldr	r0, [sp, #12]
 8008084:	f7ff fcb4 	bl	80079f0 <unlock_fs>
 8008088:	2507      	movs	r5, #7
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 800808a:	4628      	mov	r0, r5
 800808c:	b005      	add	sp, #20
 800808e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008092:	69a3      	ldr	r3, [r4, #24]
 8008094:	42fb      	cmn	r3, r7
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008096:	bf28      	it	cs
 8008098:	43df      	mvncs	r7, r3
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800809a:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800809e:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 80080a0:	b1d7      	cbz	r7, 80080d8 <f_write+0x84>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80080a2:	69a1      	ldr	r1, [r4, #24]
 80080a4:	f3c1 0308 	ubfx	r3, r1, #0, #9
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f040 8093 	bne.w	80081d4 <f_write+0x180>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80080ae:	9b03      	ldr	r3, [sp, #12]
 80080b0:	895b      	ldrh	r3, [r3, #10]
 80080b2:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 80080b4:	ea13 2351 	ands.w	r3, r3, r1, lsr #9
 80080b8:	9301      	str	r3, [sp, #4]
 80080ba:	d125      	bne.n	8008108 <f_write+0xb4>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80080bc:	b931      	cbnz	r1, 80080cc <f_write+0x78>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80080be:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 80080c0:	b9a8      	cbnz	r0, 80080ee <f_write+0x9a>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80080c2:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80080c4:	4620      	mov	r0, r4
 80080c6:	f7ff fc05 	bl	80078d4 <create_chain>
 80080ca:	e004      	b.n	80080d6 <f_write+0x82>
					if (fp->cltbl) {
 80080cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80080ce:	b163      	cbz	r3, 80080ea <f_write+0x96>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80080d0:	4620      	mov	r0, r4
 80080d2:	f7ff f8b2 	bl	800723a <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80080d6:	b950      	cbnz	r0, 80080ee <f_write+0x9a>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80080d8:	7d23      	ldrb	r3, [r4, #20]
 80080da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080de:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 80080e0:	2100      	movs	r1, #0
 80080e2:	9803      	ldr	r0, [sp, #12]
 80080e4:	f7ff fc84 	bl	80079f0 <unlock_fs>
 80080e8:	e7cf      	b.n	800808a <f_write+0x36>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80080ea:	69e1      	ldr	r1, [r4, #28]
 80080ec:	e7ea      	b.n	80080c4 <f_write+0x70>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80080ee:	2801      	cmp	r0, #1
 80080f0:	d102      	bne.n	80080f8 <f_write+0xa4>
 80080f2:	2502      	movs	r5, #2
					ABORT(fs, FR_DISK_ERR);
 80080f4:	7565      	strb	r5, [r4, #21]
 80080f6:	e7be      	b.n	8008076 <f_write+0x22>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80080f8:	1c43      	adds	r3, r0, #1
 80080fa:	d101      	bne.n	8008100 <f_write+0xac>
					ABORT(fs, FR_DISK_ERR);
 80080fc:	2501      	movs	r5, #1
 80080fe:	e7f9      	b.n	80080f4 <f_write+0xa0>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008100:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8008102:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008104:	b903      	cbnz	r3, 8008108 <f_write+0xb4>
 8008106:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008108:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800810c:	2b00      	cmp	r3, #0
 800810e:	da0c      	bge.n	800812a <f_write+0xd6>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008110:	9803      	ldr	r0, [sp, #12]
 8008112:	6a22      	ldr	r2, [r4, #32]
 8008114:	9900      	ldr	r1, [sp, #0]
 8008116:	7840      	ldrb	r0, [r0, #1]
 8008118:	2301      	movs	r3, #1
 800811a:	f7fe ffcd 	bl	80070b8 <disk_write>
 800811e:	2800      	cmp	r0, #0
 8008120:	d1ec      	bne.n	80080fc <f_write+0xa8>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008122:	7d23      	ldrb	r3, [r4, #20]
 8008124:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008128:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800812a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800812e:	69e1      	ldr	r1, [r4, #28]
 8008130:	4650      	mov	r0, sl
 8008132:	f7ff f877 	bl	8007224 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008136:	b920      	cbnz	r0, 8008142 <f_write+0xee>
 8008138:	2502      	movs	r5, #2
 800813a:	7565      	strb	r5, [r4, #21]
 800813c:	4629      	mov	r1, r5
 800813e:	4650      	mov	r0, sl
 8008140:	e7d0      	b.n	80080e4 <f_write+0x90>
			sect += csect;
 8008142:	9b01      	ldr	r3, [sp, #4]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008144:	0a7e      	lsrs	r6, r7, #9
			sect += csect;
 8008146:	eb03 0800 	add.w	r8, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 800814a:	d031      	beq.n	80081b0 <f_write+0x15c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800814c:	9a01      	ldr	r2, [sp, #4]
 800814e:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008152:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008156:	4432      	add	r2, r6
 8008158:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 800815a:	bf84      	itt	hi
 800815c:	9a01      	ldrhi	r2, [sp, #4]
 800815e:	1a9e      	subhi	r6, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008160:	4633      	mov	r3, r6
 8008162:	4642      	mov	r2, r8
 8008164:	4649      	mov	r1, r9
 8008166:	f7fe ffa7 	bl	80070b8 <disk_write>
 800816a:	2800      	cmp	r0, #0
 800816c:	d1c6      	bne.n	80080fc <f_write+0xa8>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800816e:	6a21      	ldr	r1, [r4, #32]
 8008170:	eba1 0108 	sub.w	r1, r1, r8
 8008174:	428e      	cmp	r6, r1
 8008176:	d90a      	bls.n	800818e <f_write+0x13a>
 8008178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800817c:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 8008180:	9800      	ldr	r0, [sp, #0]
 8008182:	f7ff f883 	bl	800728c <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008186:	7d23      	ldrb	r3, [r4, #20]
 8008188:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800818c:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800818e:	0276      	lsls	r6, r6, #9
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008190:	69a3      	ldr	r3, [r4, #24]
 8008192:	68e2      	ldr	r2, [r4, #12]
 8008194:	4433      	add	r3, r6
 8008196:	61a3      	str	r3, [r4, #24]
 8008198:	429a      	cmp	r2, r3
 800819a:	bf2c      	ite	cs
 800819c:	60e2      	strcs	r2, [r4, #12]
 800819e:	60e3      	strcc	r3, [r4, #12]
 80081a0:	f8db 3000 	ldr.w	r3, [fp]
 80081a4:	4433      	add	r3, r6
 80081a6:	44b1      	add	r9, r6
 80081a8:	f8cb 3000 	str.w	r3, [fp]
 80081ac:	1bbf      	subs	r7, r7, r6
 80081ae:	e777      	b.n	80080a0 <f_write+0x4c>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80081b0:	6a23      	ldr	r3, [r4, #32]
 80081b2:	4598      	cmp	r8, r3
 80081b4:	d00c      	beq.n	80081d0 <f_write+0x17c>
 80081b6:	69a2      	ldr	r2, [r4, #24]
 80081b8:	68e3      	ldr	r3, [r4, #12]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d208      	bcs.n	80081d0 <f_write+0x17c>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80081be:	2301      	movs	r3, #1
 80081c0:	4642      	mov	r2, r8
 80081c2:	9900      	ldr	r1, [sp, #0]
 80081c4:	f89a 0001 	ldrb.w	r0, [sl, #1]
 80081c8:	f7fe ff68 	bl	800709c <disk_read>
				fp->fptr < fp->obj.objsize &&
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d195      	bne.n	80080fc <f_write+0xa8>
			fp->sect = sect;
 80081d0:	f8c4 8020 	str.w	r8, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80081d4:	69a0      	ldr	r0, [r4, #24]
 80081d6:	9b00      	ldr	r3, [sp, #0]
 80081d8:	f3c0 0008 	ubfx	r0, r0, #0, #9
 80081dc:	f5c0 7600 	rsb	r6, r0, #512	; 0x200
 80081e0:	42be      	cmp	r6, r7
 80081e2:	bf28      	it	cs
 80081e4:	463e      	movcs	r6, r7
 80081e6:	4418      	add	r0, r3
 80081e8:	4632      	mov	r2, r6
 80081ea:	4649      	mov	r1, r9
 80081ec:	f7ff f84e 	bl	800728c <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 80081f0:	7d23      	ldrb	r3, [r4, #20]
 80081f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80081f6:	7523      	strb	r3, [r4, #20]
 80081f8:	e7ca      	b.n	8008190 <f_write+0x13c>

080081fa <putc_bfd>:
{
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 80081fa:	290a      	cmp	r1, #10
{
 80081fc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081fe:	4604      	mov	r4, r0
 8008200:	460e      	mov	r6, r1
	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8008202:	d102      	bne.n	800820a <putc_bfd+0x10>
		putc_bfd(pb, '\r');
 8008204:	210d      	movs	r1, #13
 8008206:	f7ff fff8 	bl	80081fa <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800820a:	6863      	ldr	r3, [r4, #4]
	if (i < 0) return;
 800820c:	2b00      	cmp	r3, #0
 800820e:	db14      	blt.n	800823a <putc_bfd+0x40>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8008210:	1c5d      	adds	r5, r3, #1
 8008212:	4423      	add	r3, r4
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8008214:	2d3c      	cmp	r5, #60	; 0x3c
	pb->buf[i++] = (BYTE)c;
 8008216:	731e      	strb	r6, [r3, #12]
	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8008218:	dd0b      	ble.n	8008232 <putc_bfd+0x38>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800821a:	ab01      	add	r3, sp, #4
 800821c:	462a      	mov	r2, r5
 800821e:	f104 010c 	add.w	r1, r4, #12
 8008222:	6820      	ldr	r0, [r4, #0]
 8008224:	f7ff ff16 	bl	8008054 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8008228:	9b01      	ldr	r3, [sp, #4]
 800822a:	1b5d      	subs	r5, r3, r5
 800822c:	bf18      	it	ne
 800822e:	f04f 35ff 	movne.w	r5, #4294967295
	}
	pb->idx = i;
	pb->nchr++;
 8008232:	68a3      	ldr	r3, [r4, #8]
	pb->idx = i;
 8008234:	6065      	str	r5, [r4, #4]
	pb->nchr++;
 8008236:	3301      	adds	r3, #1
 8008238:	60a3      	str	r3, [r4, #8]
}
 800823a:	b002      	add	sp, #8
 800823c:	bd70      	pop	{r4, r5, r6, pc}

0800823e <putc_flush>:
	putbuff* pb
)
{
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800823e:	6842      	ldr	r2, [r0, #4]
 8008240:	2a00      	cmp	r2, #0
{
 8008242:	b513      	push	{r0, r1, r4, lr}
 8008244:	4604      	mov	r4, r0
	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8008246:	da03      	bge.n	8008250 <putc_flush+0x12>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
		&& (UINT)pb->idx == nw) return pb->nchr;
	return EOF;
 8008248:	f04f 30ff 	mov.w	r0, #4294967295
}
 800824c:	b002      	add	sp, #8
 800824e:	bd10      	pop	{r4, pc}
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8008250:	f100 010c 	add.w	r1, r0, #12
 8008254:	ab01      	add	r3, sp, #4
 8008256:	6800      	ldr	r0, [r0, #0]
 8008258:	f7ff fefc 	bl	8008054 <f_write>
 800825c:	2800      	cmp	r0, #0
 800825e:	d1f3      	bne.n	8008248 <putc_flush+0xa>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8008260:	6862      	ldr	r2, [r4, #4]
 8008262:	9b01      	ldr	r3, [sp, #4]
 8008264:	429a      	cmp	r2, r3
 8008266:	d1ef      	bne.n	8008248 <putc_flush+0xa>
 8008268:	68a0      	ldr	r0, [r4, #8]
 800826a:	e7ef      	b.n	800824c <putc_flush+0xe>

0800826c <f_sync>:
{
 800826c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800826e:	a901      	add	r1, sp, #4
{
 8008270:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008272:	f7ff fd6a 	bl	8007d4a <validate>
	if (res == FR_OK) {
 8008276:	4605      	mov	r5, r0
 8008278:	2800      	cmp	r0, #0
 800827a:	d142      	bne.n	8008302 <f_sync+0x96>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800827c:	7d23      	ldrb	r3, [r4, #20]
 800827e:	065a      	lsls	r2, r3, #25
 8008280:	d53f      	bpl.n	8008302 <f_sync+0x96>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008282:	061b      	lsls	r3, r3, #24
 8008284:	d514      	bpl.n	80082b0 <f_sync+0x44>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008286:	9801      	ldr	r0, [sp, #4]
 8008288:	6a22      	ldr	r2, [r4, #32]
 800828a:	7840      	ldrb	r0, [r0, #1]
 800828c:	2301      	movs	r3, #1
 800828e:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8008292:	f7fe ff11 	bl	80070b8 <disk_write>
 8008296:	b138      	cbz	r0, 80082a8 <f_sync+0x3c>
 8008298:	2101      	movs	r1, #1
 800829a:	9801      	ldr	r0, [sp, #4]
 800829c:	f7ff fba8 	bl	80079f0 <unlock_fs>
 80082a0:	2501      	movs	r5, #1
}
 80082a2:	4628      	mov	r0, r5
 80082a4:	b003      	add	sp, #12
 80082a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
				fp->flag &= (BYTE)~FA_DIRTY;
 80082a8:	7d23      	ldrb	r3, [r4, #20]
 80082aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082ae:	7523      	strb	r3, [r4, #20]
			tm = GET_FATTIME();				/* Modified time */
 80082b0:	f7fe ff1e 	bl	80070f0 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 80082b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 80082b6:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 80082b8:	9801      	ldr	r0, [sp, #4]
 80082ba:	f7ff f87e 	bl	80073ba <move_window>
				if (res == FR_OK) {
 80082be:	4605      	mov	r5, r0
 80082c0:	b9f8      	cbnz	r0, 8008302 <f_sync+0x96>
					dir = fp->dir_ptr;
 80082c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80082c4:	7af3      	ldrb	r3, [r6, #11]
 80082c6:	f043 0320 	orr.w	r3, r3, #32
 80082ca:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80082cc:	68a2      	ldr	r2, [r4, #8]
 80082ce:	6820      	ldr	r0, [r4, #0]
 80082d0:	4631      	mov	r1, r6
 80082d2:	f7fe fff2 	bl	80072ba <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80082d6:	68e1      	ldr	r1, [r4, #12]
 80082d8:	f106 001c 	add.w	r0, r6, #28
 80082dc:	f7fe ff12 	bl	8007104 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80082e0:	4639      	mov	r1, r7
 80082e2:	f106 0016 	add.w	r0, r6, #22
 80082e6:	f7fe ff0d 	bl	8007104 <st_dword>
					fs->wflag = 1;
 80082ea:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 80082ec:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 80082ee:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 80082f0:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 80082f2:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80082f4:	f7ff f816 	bl	8007324 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 80082f8:	7d23      	ldrb	r3, [r4, #20]
 80082fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 80082fe:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008300:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, res);
 8008302:	4629      	mov	r1, r5
 8008304:	9801      	ldr	r0, [sp, #4]
 8008306:	f7ff fb73 	bl	80079f0 <unlock_fs>
 800830a:	e7ca      	b.n	80082a2 <f_sync+0x36>

0800830c <f_close>:
{
 800830c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800830e:	4605      	mov	r5, r0
	res = f_sync(fp);					/* Flush cached data */
 8008310:	f7ff ffac 	bl	800826c <f_sync>
	if (res == FR_OK)
 8008314:	4604      	mov	r4, r0
 8008316:	b978      	cbnz	r0, 8008338 <f_close+0x2c>
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008318:	a901      	add	r1, sp, #4
 800831a:	4628      	mov	r0, r5
 800831c:	f7ff fd15 	bl	8007d4a <validate>
		if (res == FR_OK) {
 8008320:	4604      	mov	r4, r0
 8008322:	b948      	cbnz	r0, 8008338 <f_close+0x2c>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008324:	6928      	ldr	r0, [r5, #16]
 8008326:	f7fe ff65 	bl	80071f4 <dec_lock>
			if (res == FR_OK)
 800832a:	4604      	mov	r4, r0
 800832c:	b900      	cbnz	r0, 8008330 <f_close+0x24>
				fp->obj.fs = 0;			/* Invalidate file object */
 800832e:	6028      	str	r0, [r5, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8008330:	2100      	movs	r1, #0
 8008332:	9801      	ldr	r0, [sp, #4]
 8008334:	f7ff fb5c 	bl	80079f0 <unlock_fs>
}
 8008338:	4620      	mov	r0, r4
 800833a:	b003      	add	sp, #12
 800833c:	bd30      	pop	{r4, r5, pc}

0800833e <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800833e:	b40e      	push	{r1, r2, r3}
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	b09d      	sub	sp, #116	; 0x74
 8008346:	aa25      	add	r2, sp, #148	; 0x94
	pb->nchr = pb->idx = 0;
 8008348:	2100      	movs	r1, #0
{
 800834a:	f852 3b04 	ldr.w	r3, [r2], #4
	pb->fp = fp;
 800834e:	9009      	str	r0, [sp, #36]	; 0x24
	pb->nchr = pb->idx = 0;
 8008350:	910a      	str	r1, [sp, #40]	; 0x28
 8008352:	910b      	str	r1, [sp, #44]	; 0x2c
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);

	va_start(arp, fmt);
 8008354:	9200      	str	r2, [sp, #0]
		}
		i = 0;
		do {
			d = (TCHAR)(v % r); v /= r;
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
			str[i++] = d + '0';
 8008356:	ae01      	add	r6, sp, #4
		c = *fmt++;
 8008358:	7819      	ldrb	r1, [r3, #0]
		if (c == 0) break;			/* End of string */
 800835a:	2900      	cmp	r1, #0
 800835c:	f000 80e0 	beq.w	8008520 <f_printf+0x1e2>
		if (c != '%') {				/* Non escape character */
 8008360:	2925      	cmp	r1, #37	; 0x25
 8008362:	d004      	beq.n	800836e <f_printf+0x30>
		c = *fmt++;
 8008364:	1c5d      	adds	r5, r3, #1
			putc_bfd(&pb, c); continue;
 8008366:	a809      	add	r0, sp, #36	; 0x24
 8008368:	f7ff ff47 	bl	80081fa <putc_bfd>
 800836c:	e05d      	b.n	800842a <f_printf+0xec>
		c = *fmt++;
 800836e:	7859      	ldrb	r1, [r3, #1]
		if (c == '0') {				/* Flag: '0' padding */
 8008370:	2930      	cmp	r1, #48	; 0x30
 8008372:	d129      	bne.n	80083c8 <f_printf+0x8a>
			f = 1; c = *fmt++;
 8008374:	7899      	ldrb	r1, [r3, #2]
 8008376:	1cdd      	adds	r5, r3, #3
 8008378:	2201      	movs	r2, #1
 800837a:	2700      	movs	r7, #0
			w = w * 10 + c - '0';
 800837c:	200a      	movs	r0, #10
		while (IsDigit(c)) {		/* Precision */
 800837e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8008382:	2b09      	cmp	r3, #9
 8008384:	d929      	bls.n	80083da <f_printf+0x9c>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8008386:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 800838a:	2b4c      	cmp	r3, #76	; 0x4c
			f |= 4; c = *fmt++;
 800838c:	bf02      	ittt	eq
 800838e:	7829      	ldrbeq	r1, [r5, #0]
 8008390:	f042 0204 	orreq.w	r2, r2, #4
 8008394:	3501      	addeq	r5, #1
		if (!c) break;
 8008396:	2900      	cmp	r1, #0
 8008398:	f000 80c2 	beq.w	8008520 <f_printf+0x1e2>
		if (IsLower(d)) d -= 0x20;
 800839c:	f1a1 0361 	sub.w	r3, r1, #97	; 0x61
 80083a0:	2b19      	cmp	r3, #25
 80083a2:	bf9a      	itte	ls
 80083a4:	f1a1 0320 	subls.w	r3, r1, #32
 80083a8:	b2db      	uxtbls	r3, r3
 80083aa:	460b      	movhi	r3, r1
		switch (d) {				/* Type is... */
 80083ac:	2b4f      	cmp	r3, #79	; 0x4f
 80083ae:	d03e      	beq.n	800842e <f_printf+0xf0>
 80083b0:	d819      	bhi.n	80083e6 <f_printf+0xa8>
 80083b2:	2b43      	cmp	r3, #67	; 0x43
 80083b4:	f000 8096 	beq.w	80084e4 <f_printf+0x1a6>
 80083b8:	2b44      	cmp	r3, #68	; 0x44
 80083ba:	f000 809b 	beq.w	80084f4 <f_printf+0x1b6>
 80083be:	2b42      	cmp	r3, #66	; 0x42
 80083c0:	d1d1      	bne.n	8008366 <f_printf+0x28>
			r = 2; break;
 80083c2:	f04f 0e02 	mov.w	lr, #2
 80083c6:	e034      	b.n	8008432 <f_printf+0xf4>
			if (c == '-') {			/* Flag: left justified */
 80083c8:	292d      	cmp	r1, #45	; 0x2d
		c = *fmt++;
 80083ca:	bf19      	ittee	ne
 80083cc:	1c9d      	addne	r5, r3, #2
		w = f = 0;
 80083ce:	2200      	movne	r2, #0
				f = 2; c = *fmt++;
 80083d0:	1cdd      	addeq	r5, r3, #3
 80083d2:	7899      	ldrbeq	r1, [r3, #2]
 80083d4:	bf08      	it	eq
 80083d6:	2202      	moveq	r2, #2
 80083d8:	e7cf      	b.n	800837a <f_printf+0x3c>
			w = w * 10 + c - '0';
 80083da:	fb00 1707 	mla	r7, r0, r7, r1
 80083de:	3f30      	subs	r7, #48	; 0x30
			c = *fmt++;
 80083e0:	f815 1b01 	ldrb.w	r1, [r5], #1
 80083e4:	e7cb      	b.n	800837e <f_printf+0x40>
		switch (d) {				/* Type is... */
 80083e6:	2b55      	cmp	r3, #85	; 0x55
 80083e8:	f000 8084 	beq.w	80084f4 <f_printf+0x1b6>
 80083ec:	2b58      	cmp	r3, #88	; 0x58
 80083ee:	d07e      	beq.n	80084ee <f_printf+0x1b0>
 80083f0:	2b53      	cmp	r3, #83	; 0x53
 80083f2:	d1b8      	bne.n	8008366 <f_printf+0x28>
			p = va_arg(arp, TCHAR*);
 80083f4:	9b00      	ldr	r3, [sp, #0]
 80083f6:	f8d3 8000 	ldr.w	r8, [r3]
 80083fa:	1d19      	adds	r1, r3, #4
 80083fc:	9100      	str	r1, [sp, #0]
			for (j = 0; p[j]; j++) ;
 80083fe:	4643      	mov	r3, r8
 8008400:	eba3 0408 	sub.w	r4, r3, r8
 8008404:	f813 1b01 	ldrb.w	r1, [r3], #1
 8008408:	2900      	cmp	r1, #0
 800840a:	d1f9      	bne.n	8008400 <f_printf+0xc2>
			if (!(f & 2)) {
 800840c:	0793      	lsls	r3, r2, #30
 800840e:	d404      	bmi.n	800841a <f_printf+0xdc>
				while (j++ < w) putc_bfd(&pb, ' ');
 8008410:	4623      	mov	r3, r4
 8008412:	42bb      	cmp	r3, r7
 8008414:	f104 0401 	add.w	r4, r4, #1
 8008418:	d355      	bcc.n	80084c6 <f_printf+0x188>
 800841a:	f108 38ff 	add.w	r8, r8, #4294967295
			while (*p) putc_bfd(&pb, *p++);
 800841e:	f818 1f01 	ldrb.w	r1, [r8, #1]!
 8008422:	2900      	cmp	r1, #0
 8008424:	d154      	bne.n	80084d0 <f_printf+0x192>
			while (j++ < w) putc_bfd(&pb, ' ');
 8008426:	42a7      	cmp	r7, r4
 8008428:	d856      	bhi.n	80084d8 <f_printf+0x19a>
{
 800842a:	462b      	mov	r3, r5
 800842c:	e794      	b.n	8008358 <f_printf+0x1a>
			r = 8; break;
 800842e:	f04f 0e08 	mov.w	lr, #8
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8008432:	f012 0f04 	tst.w	r2, #4
 8008436:	9800      	ldr	r0, [sp, #0]
 8008438:	d05f      	beq.n	80084fa <f_printf+0x1bc>
 800843a:	1d04      	adds	r4, r0, #4
 800843c:	6800      	ldr	r0, [r0, #0]
 800843e:	9400      	str	r4, [sp, #0]
		if (d == 'D' && (v & 0x80000000)) {
 8008440:	2b44      	cmp	r3, #68	; 0x44
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8008442:	d104      	bne.n	800844e <f_printf+0x110>
		if (d == 'D' && (v & 0x80000000)) {
 8008444:	2800      	cmp	r0, #0
			v = 0 - v;
 8008446:	bfbc      	itt	lt
 8008448:	4240      	neglt	r0, r0
			f |= 8;
 800844a:	f042 0208 	orrlt.w	r2, r2, #8
 800844e:	2978      	cmp	r1, #120	; 0x78
 8008450:	bf0c      	ite	eq
 8008452:	f04f 0827 	moveq.w	r8, #39	; 0x27
 8008456:	f04f 0807 	movne.w	r8, #7
		i = 0;
 800845a:	2100      	movs	r1, #0
			d = (TCHAR)(v % r); v /= r;
 800845c:	fbb0 fcfe 	udiv	ip, r0, lr
 8008460:	fb0e 041c 	mls	r4, lr, ip, r0
 8008464:	b2e3      	uxtb	r3, r4
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8008466:	2c09      	cmp	r4, #9
 8008468:	bf84      	itt	hi
 800846a:	4443      	addhi	r3, r8
 800846c:	b2db      	uxtbhi	r3, r3
			str[i++] = d + '0';
 800846e:	3330      	adds	r3, #48	; 0x30
			d = (TCHAR)(v % r); v /= r;
 8008470:	4660      	mov	r0, ip
			str[i++] = d + '0';
 8008472:	1c4c      	adds	r4, r1, #1
 8008474:	5473      	strb	r3, [r6, r1]
		} while (v && i < sizeof str / sizeof str[0]);
 8008476:	f1bc 0f00 	cmp.w	ip, #0
 800847a:	d002      	beq.n	8008482 <f_printf+0x144>
 800847c:	2c20      	cmp	r4, #32
 800847e:	d142      	bne.n	8008506 <f_printf+0x1c8>
 8008480:	211f      	movs	r1, #31
		if (f & 8) str[i++] = '-';
 8008482:	0710      	lsls	r0, r2, #28
 8008484:	d505      	bpl.n	8008492 <f_printf+0x154>
 8008486:	ab1c      	add	r3, sp, #112	; 0x70
 8008488:	441c      	add	r4, r3
 800848a:	232d      	movs	r3, #45	; 0x2d
 800848c:	f804 3c6c 	strb.w	r3, [r4, #-108]
 8008490:	1c8c      	adds	r4, r1, #2
		j = i; d = (f & 1) ? '0' : ' ';
 8008492:	f012 0f01 	tst.w	r2, #1
 8008496:	bf14      	ite	ne
 8008498:	f04f 0930 	movne.w	r9, #48	; 0x30
 800849c:	f04f 0920 	moveq.w	r9, #32
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80084a0:	0793      	lsls	r3, r2, #30
		j = i; d = (f & 1) ? '0' : ' ';
 80084a2:	46a0      	mov	r8, r4
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80084a4:	d536      	bpl.n	8008514 <f_printf+0x1d6>
		do {
			putc_bfd(&pb, str[--i]);
 80084a6:	3c01      	subs	r4, #1
 80084a8:	a809      	add	r0, sp, #36	; 0x24
 80084aa:	5d31      	ldrb	r1, [r6, r4]
 80084ac:	f7ff fea5 	bl	80081fa <putc_bfd>
		} while (i);
 80084b0:	2c00      	cmp	r4, #0
 80084b2:	d1f8      	bne.n	80084a6 <f_printf+0x168>
		while (j++ < w) putc_bfd(&pb, d);
 80084b4:	4547      	cmp	r7, r8
 80084b6:	d9b8      	bls.n	800842a <f_printf+0xec>
 80084b8:	4649      	mov	r1, r9
 80084ba:	a809      	add	r0, sp, #36	; 0x24
 80084bc:	f7ff fe9d 	bl	80081fa <putc_bfd>
 80084c0:	f108 0801 	add.w	r8, r8, #1
 80084c4:	e7f6      	b.n	80084b4 <f_printf+0x176>
				while (j++ < w) putc_bfd(&pb, ' ');
 80084c6:	2120      	movs	r1, #32
 80084c8:	a809      	add	r0, sp, #36	; 0x24
 80084ca:	f7ff fe96 	bl	80081fa <putc_bfd>
 80084ce:	e79f      	b.n	8008410 <f_printf+0xd2>
			while (*p) putc_bfd(&pb, *p++);
 80084d0:	a809      	add	r0, sp, #36	; 0x24
 80084d2:	f7ff fe92 	bl	80081fa <putc_bfd>
 80084d6:	e7a2      	b.n	800841e <f_printf+0xe0>
			while (j++ < w) putc_bfd(&pb, ' ');
 80084d8:	2120      	movs	r1, #32
 80084da:	a809      	add	r0, sp, #36	; 0x24
 80084dc:	f7ff fe8d 	bl	80081fa <putc_bfd>
 80084e0:	3401      	adds	r4, #1
 80084e2:	e7a0      	b.n	8008426 <f_printf+0xe8>
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 80084e4:	9b00      	ldr	r3, [sp, #0]
 80084e6:	1d1a      	adds	r2, r3, #4
 80084e8:	9200      	str	r2, [sp, #0]
 80084ea:	7819      	ldrb	r1, [r3, #0]
 80084ec:	e73b      	b.n	8008366 <f_printf+0x28>
			r = 16; break;
 80084ee:	f04f 0e10 	mov.w	lr, #16
 80084f2:	e79e      	b.n	8008432 <f_printf+0xf4>
			r = 10; break;
 80084f4:	f04f 0e0a 	mov.w	lr, #10
 80084f8:	e79b      	b.n	8008432 <f_printf+0xf4>
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 80084fa:	2b44      	cmp	r3, #68	; 0x44
 80084fc:	f100 0304 	add.w	r3, r0, #4
 8008500:	9300      	str	r3, [sp, #0]
 8008502:	6800      	ldr	r0, [r0, #0]
 8008504:	e79d      	b.n	8008442 <f_printf+0x104>
 8008506:	4621      	mov	r1, r4
 8008508:	e7a8      	b.n	800845c <f_printf+0x11e>
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800850a:	4649      	mov	r1, r9
 800850c:	a809      	add	r0, sp, #36	; 0x24
 800850e:	f7ff fe74 	bl	80081fa <putc_bfd>
 8008512:	46d0      	mov	r8, sl
 8008514:	45b8      	cmp	r8, r7
 8008516:	f108 0a01 	add.w	sl, r8, #1
 800851a:	d3f6      	bcc.n	800850a <f_printf+0x1cc>
 800851c:	46d0      	mov	r8, sl
 800851e:	e7c2      	b.n	80084a6 <f_printf+0x168>
	}

	va_end(arp);

	return putc_flush(&pb);
 8008520:	a809      	add	r0, sp, #36	; 0x24
 8008522:	f7ff fe8c 	bl	800823e <putc_flush>
}
 8008526:	b01d      	add	sp, #116	; 0x74
 8008528:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800852c:	b003      	add	sp, #12
 800852e:	4770      	bx	lr

08008530 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008530:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8008532:	4b0f      	ldr	r3, [pc, #60]	; (8008570 <FATFS_LinkDriverEx+0x40>)
 8008534:	7a5d      	ldrb	r5, [r3, #9]
 8008536:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 800853a:	b9b5      	cbnz	r5, 800856a <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 800853c:	7a5d      	ldrb	r5, [r3, #9]
 800853e:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8008540:	7a5d      	ldrb	r5, [r3, #9]
 8008542:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8008546:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8008548:	7a58      	ldrb	r0, [r3, #9]
 800854a:	4418      	add	r0, r3
 800854c:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800854e:	7a5a      	ldrb	r2, [r3, #9]
 8008550:	b2d2      	uxtb	r2, r2
 8008552:	1c50      	adds	r0, r2, #1
 8008554:	b2c0      	uxtb	r0, r0
 8008556:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8008558:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 800855a:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 800855c:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800855e:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8008560:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8008562:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8008564:	70cc      	strb	r4, [r1, #3]
 8008566:	4620      	mov	r0, r4
 8008568:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800856a:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 800856c:	bd30      	pop	{r4, r5, pc}
 800856e:	bf00      	nop
 8008570:	200010b0 	.word	0x200010b0

08008574 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8008574:	2200      	movs	r2, #0
 8008576:	f7ff bfdb 	b.w	8008530 <FATFS_LinkDriverEx>

0800857a <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800857a:	b513      	push	{r0, r1, r4, lr}

    int ret;

    osSemaphoreDef(SEM);
 800857c:	a802      	add	r0, sp, #8
 800857e:	2300      	movs	r3, #0
{
 8008580:	460c      	mov	r4, r1
    osSemaphoreDef(SEM);
 8008582:	f840 3d04 	str.w	r3, [r0, #-4]!
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8008586:	2101      	movs	r1, #1
 8008588:	f000 fcb1 	bl	8008eee <osSemaphoreCreate>
 800858c:	6020      	str	r0, [r4, #0]
    ret = (*sobj != NULL);

    return ret;
}
 800858e:	3000      	adds	r0, #0
 8008590:	bf18      	it	ne
 8008592:	2001      	movne	r0, #1
 8008594:	b002      	add	sp, #8
 8008596:	bd10      	pop	{r4, pc}

08008598 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008598:	b508      	push	{r3, lr}
    osSemaphoreDelete (sobj);
 800859a:	f000 fd1b 	bl	8008fd4 <osSemaphoreDelete>
    return 1;
}
 800859e:	2001      	movs	r0, #1
 80085a0:	bd08      	pop	{r3, pc}

080085a2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80085a2:	b508      	push	{r3, lr}
  int ret = 0;

  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80085a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80085a8:	f000 fcb4 	bl	8008f14 <osSemaphoreWait>
  {
    ret = 1;
  }

  return ret;
}
 80085ac:	fab0 f080 	clz	r0, r0
 80085b0:	0940      	lsrs	r0, r0, #5
 80085b2:	bd08      	pop	{r3, pc}

080085b4 <ff_rel_grant>:

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
  osSemaphoreRelease(sobj);
 80085b4:	f000 bcd6 	b.w	8008f64 <osSemaphoreRelease>

080085b8 <SD_CheckStatus.isra.0>:
  SD_ioctl,
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 80085b8:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 80085ba:	4c06      	ldr	r4, [pc, #24]	; (80085d4 <SD_CheckStatus.isra.0+0x1c>)
 80085bc:	2301      	movs	r3, #1
 80085be:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80085c0:	f000 fc54 	bl	8008e6c <BSP_SD_GetCardState>
 80085c4:	4623      	mov	r3, r4
 80085c6:	b918      	cbnz	r0, 80085d0 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 80085c8:	7822      	ldrb	r2, [r4, #0]
 80085ca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80085ce:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80085d0:	7818      	ldrb	r0, [r3, #0]
}
 80085d2:	bd10      	pop	{r4, pc}
 80085d4:	2000015c 	.word	0x2000015c

080085d8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80085d8:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80085da:	4c05      	ldr	r4, [pc, #20]	; (80085f0 <SD_initialize+0x18>)
 80085dc:	2301      	movs	r3, #1
 80085de:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80085e0:	f000 f8e8 	bl	80087b4 <BSP_SD_Init>
 80085e4:	b910      	cbnz	r0, 80085ec <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 80085e6:	f7ff ffe7 	bl	80085b8 <SD_CheckStatus.isra.0>
 80085ea:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 80085ec:	7820      	ldrb	r0, [r4, #0]
}
 80085ee:	bd10      	pop	{r4, pc}
 80085f0:	2000015c 	.word	0x2000015c

080085f4 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 80085f4:	f7ff bfe0 	b.w	80085b8 <SD_CheckStatus.isra.0>

080085f8 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80085f8:	b508      	push	{r3, lr}
 80085fa:	4608      	mov	r0, r1
 80085fc:	4611      	mov	r1, r2
 80085fe:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008600:	4b05      	ldr	r3, [pc, #20]	; (8008618 <SD_read+0x20>)
 8008602:	f000 fb45 	bl	8008c90 <BSP_SD_ReadBlocks>
 8008606:	b920      	cbnz	r0, 8008612 <SD_read+0x1a>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8008608:	f000 fc30 	bl	8008e6c <BSP_SD_GetCardState>
 800860c:	2800      	cmp	r0, #0
 800860e:	d1fb      	bne.n	8008608 <SD_read+0x10>
 8008610:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8008612:	2001      	movs	r0, #1
}
 8008614:	bd08      	pop	{r3, pc}
 8008616:	bf00      	nop
 8008618:	05f5e100 	.word	0x05f5e100

0800861c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800861c:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800861e:	4b12      	ldr	r3, [pc, #72]	; (8008668 <SD_ioctl+0x4c>)
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	07db      	lsls	r3, r3, #31
{
 8008624:	b090      	sub	sp, #64	; 0x40
 8008626:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008628:	d41b      	bmi.n	8008662 <SD_ioctl+0x46>

  switch (cmd)
 800862a:	2903      	cmp	r1, #3
 800862c:	d803      	bhi.n	8008636 <SD_ioctl+0x1a>
 800862e:	e8df f001 	tbb	[pc, r1]
 8008632:	0510      	.short	0x0510
 8008634:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
	res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8008636:	2004      	movs	r0, #4
  }

  return res;
}
 8008638:	b010      	add	sp, #64	; 0x40
 800863a:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800863c:	4668      	mov	r0, sp
 800863e:	f000 f97f 	bl	8008940 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008642:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	e004      	b.n	8008652 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8008648:	4668      	mov	r0, sp
 800864a:	f000 f979 	bl	8008940 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800864e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008650:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8008652:	2000      	movs	r0, #0
 8008654:	e7f0      	b.n	8008638 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8008656:	4668      	mov	r0, sp
 8008658:	f000 f972 	bl	8008940 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800865c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800865e:	0a5b      	lsrs	r3, r3, #9
 8008660:	e7f0      	b.n	8008644 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008662:	2003      	movs	r0, #3
 8008664:	e7e8      	b.n	8008638 <SD_ioctl+0x1c>
 8008666:	bf00      	nop
 8008668:	2000015c 	.word	0x2000015c

0800866c <SD_write>:
{
 800866c:	b508      	push	{r3, lr}
 800866e:	4608      	mov	r0, r1
 8008670:	4611      	mov	r1, r2
 8008672:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008674:	4b05      	ldr	r3, [pc, #20]	; (800868c <SD_write+0x20>)
 8008676:	f000 fb77 	bl	8008d68 <BSP_SD_WriteBlocks>
 800867a:	b920      	cbnz	r0, 8008686 <SD_write+0x1a>
    while(BSP_SD_GetCardState() != MSD_OK)
 800867c:	f000 fbf6 	bl	8008e6c <BSP_SD_GetCardState>
 8008680:	2800      	cmp	r0, #0
 8008682:	d1fb      	bne.n	800867c <SD_write+0x10>
 8008684:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8008686:	2001      	movs	r0, #1
}
 8008688:	bd08      	pop	{r3, pc}
 800868a:	bf00      	nop
 800868c:	05f5e100 	.word	0x05f5e100

08008690 <SD_ReadData>:
  * @brief  Waits a data until a value different from SD_DUMMY_BITE
  * @param  None
  * @retval the value read
  */
uint8_t SD_ReadData(void)
{
 8008690:	b510      	push	{r4, lr}
 8008692:	2408      	movs	r4, #8
  uint8_t timeout = 0x08;
  uint8_t readvalue;
 
  /* Check if response is got or a timeout is happen */
  do {
    readvalue = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008694:	20ff      	movs	r0, #255	; 0xff
 8008696:	f7f9 fdf7 	bl	8002288 <SD_IO_WriteByte>
    timeout--;
    
  }while ((readvalue == SD_DUMMY_BYTE) && timeout);
 800869a:	28ff      	cmp	r0, #255	; 0xff
 800869c:	d103      	bne.n	80086a6 <SD_ReadData+0x16>
 800869e:	3c01      	subs	r4, #1
 80086a0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80086a4:	d1f6      	bne.n	8008694 <SD_ReadData+0x4>

  /* Right response got */
  return readvalue;
}
 80086a6:	bd10      	pop	{r4, pc}

080086a8 <SD_SendCmd>:
{
 80086a8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  frame[0] = (Cmd | 0x40);         /* Construct byte 1 */
 80086ac:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80086b0:	f88d 1000 	strb.w	r1, [sp]
  frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 80086b4:	0e11      	lsrs	r1, r2, #24
 80086b6:	f88d 1001 	strb.w	r1, [sp, #1]
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 80086ba:	0c11      	lsrs	r1, r2, #16
  frame[5] = (Crc | 0x01);         /* Construct byte 6 */
 80086bc:	f043 0301 	orr.w	r3, r3, #1
{
 80086c0:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 80086c4:	f88d 1002 	strb.w	r1, [sp, #2]
{
 80086c8:	4604      	mov	r4, r0
  frame[3] = (uint8_t)(Arg >> 8);  /* Construct byte 4 */
 80086ca:	0a11      	lsrs	r1, r2, #8
  SD_IO_CSState(0);
 80086cc:	2000      	movs	r0, #0
  frame[3] = (uint8_t)(Arg >> 8);  /* Construct byte 4 */
 80086ce:	f88d 1003 	strb.w	r1, [sp, #3]
  frame[4] = (uint8_t)(Arg);       /* Construct byte 5 */
 80086d2:	f88d 2004 	strb.w	r2, [sp, #4]
  frame[5] = (Crc | 0x01);         /* Construct byte 6 */
 80086d6:	f88d 3005 	strb.w	r3, [sp, #5]
  SD_IO_CSState(0);
 80086da:	f7f9 fdbb 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteReadData(frame, frameout, SD_CMD_LENGTH); /* Send the Cmd bytes */
 80086de:	2206      	movs	r2, #6
 80086e0:	a902      	add	r1, sp, #8
 80086e2:	4668      	mov	r0, sp
 80086e4:	f7f9 fdc0 	bl	8002268 <SD_IO_WriteReadData>
  switch(Answer)
 80086e8:	2d05      	cmp	r5, #5
 80086ea:	d849      	bhi.n	8008780 <SD_SendCmd+0xd8>
 80086ec:	e8df f005 	tbb	[pc, r5]
 80086f0:	352c1403 	.word	0x352c1403
 80086f4:	3548      	.short	0x3548
    retr.r1 = SD_ReadData();
 80086f6:	f7ff ffcb 	bl	8008690 <SD_ReadData>
 80086fa:	4680      	mov	r8, r0
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 80086fc:	20ff      	movs	r0, #255	; 0xff
 80086fe:	4605      	mov	r5, r0
 8008700:	4606      	mov	r6, r0
 8008702:	4607      	mov	r7, r0
  return retr;
 8008704:	7120      	strb	r0, [r4, #4]
}
 8008706:	4620      	mov	r0, r4
  return retr;
 8008708:	f884 8000 	strb.w	r8, [r4]
 800870c:	7067      	strb	r7, [r4, #1]
 800870e:	70a6      	strb	r6, [r4, #2]
 8008710:	70e5      	strb	r5, [r4, #3]
}
 8008712:	b004      	add	sp, #16
 8008714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    retr.r1 = SD_ReadData();
 8008718:	f7ff ffba 	bl	8008690 <SD_ReadData>
 800871c:	4680      	mov	r8, r0
    retr.r2 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 800871e:	20ff      	movs	r0, #255	; 0xff
 8008720:	f7f9 fdb2 	bl	8002288 <SD_IO_WriteByte>
 8008724:	4607      	mov	r7, r0
    SD_IO_CSState(1);
 8008726:	2001      	movs	r0, #1
 8008728:	f7f9 fd94 	bl	8002254 <SD_IO_CSState>
    HAL_Delay(1);
 800872c:	2001      	movs	r0, #1
 800872e:	f7f9 fe77 	bl	8002420 <HAL_Delay>
    SD_IO_CSState(0);
 8008732:	2000      	movs	r0, #0
 8008734:	f7f9 fd8e 	bl	8002254 <SD_IO_CSState>
    while (SD_IO_WriteByte(SD_DUMMY_BYTE) != 0xFF); 
 8008738:	20ff      	movs	r0, #255	; 0xff
 800873a:	f7f9 fda5 	bl	8002288 <SD_IO_WriteByte>
 800873e:	28ff      	cmp	r0, #255	; 0xff
 8008740:	d1fa      	bne.n	8008738 <SD_SendCmd+0x90>
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8008742:	4605      	mov	r5, r0
 8008744:	4606      	mov	r6, r0
    break;
 8008746:	e7dd      	b.n	8008704 <SD_SendCmd+0x5c>
    retr.r1 = SD_ReadData();
 8008748:	f7ff ffa2 	bl	8008690 <SD_ReadData>
 800874c:	4680      	mov	r8, r0
    retr.r2 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 800874e:	20ff      	movs	r0, #255	; 0xff
 8008750:	f7f9 fd9a 	bl	8002288 <SD_IO_WriteByte>
 8008754:	4607      	mov	r7, r0
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8008756:	20ff      	movs	r0, #255	; 0xff
 8008758:	e7f3      	b.n	8008742 <SD_SendCmd+0x9a>
    retr.r1 = SD_ReadData();
 800875a:	f7ff ff99 	bl	8008690 <SD_ReadData>
 800875e:	4680      	mov	r8, r0
    retr.r2 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008760:	20ff      	movs	r0, #255	; 0xff
 8008762:	f7f9 fd91 	bl	8002288 <SD_IO_WriteByte>
 8008766:	4607      	mov	r7, r0
    retr.r3 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008768:	20ff      	movs	r0, #255	; 0xff
 800876a:	f7f9 fd8d 	bl	8002288 <SD_IO_WriteByte>
 800876e:	4606      	mov	r6, r0
    retr.r4 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008770:	20ff      	movs	r0, #255	; 0xff
 8008772:	f7f9 fd89 	bl	8002288 <SD_IO_WriteByte>
 8008776:	4605      	mov	r5, r0
    retr.r5 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008778:	20ff      	movs	r0, #255	; 0xff
 800877a:	f7f9 fd85 	bl	8002288 <SD_IO_WriteByte>
    break;
 800877e:	e7c1      	b.n	8008704 <SD_SendCmd+0x5c>
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8008780:	20ff      	movs	r0, #255	; 0xff
 8008782:	4605      	mov	r5, r0
 8008784:	4606      	mov	r6, r0
 8008786:	4607      	mov	r7, r0
 8008788:	4680      	mov	r8, r0
 800878a:	e7bb      	b.n	8008704 <SD_SendCmd+0x5c>

0800878c <SD_WaitData.constprop.0>:
/**
  * @brief  Waits a data from the SD card
  * @param  data : Expected data from the SD card
  * @retval BSP_SD_OK or BSP_SD_TIMEOUT
  */
uint8_t SD_WaitData(uint8_t data)
 800878c:	b510      	push	{r4, lr}
{
  uint16_t timeout = 0xFFFF;
 800878e:	f64f 74ff 	movw	r4, #65535	; 0xffff
  uint8_t readvalue;
  
  /* Check if response is got or a timeout is happen */
  
  do {
    readvalue = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008792:	20ff      	movs	r0, #255	; 0xff
 8008794:	f7f9 fd78 	bl	8002288 <SD_IO_WriteByte>
    timeout--;
 8008798:	3c01      	subs	r4, #1
  }while ((readvalue != data) && timeout);
 800879a:	28fe      	cmp	r0, #254	; 0xfe
    timeout--;
 800879c:	b2a4      	uxth	r4, r4
  }while ((readvalue != data) && timeout);
 800879e:	d003      	beq.n	80087a8 <SD_WaitData.constprop.0+0x1c>
 80087a0:	2c00      	cmp	r4, #0
 80087a2:	d1f6      	bne.n	8008792 <SD_WaitData.constprop.0+0x6>

  if (timeout == 0)
  {
    /* After time out */
    return BSP_SD_TIMEOUT;
 80087a4:	2002      	movs	r0, #2
 80087a6:	bd10      	pop	{r4, pc}
  }

  /* Right response got */
  return BSP_SD_OK;
 80087a8:	2c00      	cmp	r4, #0
 80087aa:	bf0c      	ite	eq
 80087ac:	2002      	moveq	r0, #2
 80087ae:	2000      	movne	r0, #0
}
 80087b0:	bd10      	pop	{r4, pc}
	...

080087b4 <BSP_SD_Init>:
{ 
 80087b4:	b570      	push	{r4, r5, r6, lr}
 80087b6:	b086      	sub	sp, #24
  SD_IO_Init();
 80087b8:	f7f9 fd7c 	bl	80022b4 <SD_IO_Init>
  SdStatus = SD_PRESENT;
 80087bc:	4b5e      	ldr	r3, [pc, #376]	; (8008938 <BSP_SD_Init+0x184>)
 80087be:	2201      	movs	r2, #1
 80087c0:	701a      	strb	r2, [r3, #0]
  __IO uint8_t counter = 0;
 80087c2:	2300      	movs	r3, #0
 80087c4:	f88d 300f 	strb.w	r3, [sp, #15]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 80087c8:	461c      	mov	r4, r3
    counter++;
 80087ca:	f89d 300f 	ldrb.w	r3, [sp, #15]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 80087ce:	9400      	str	r4, [sp, #0]
    counter++;
 80087d0:	3301      	adds	r3, #1
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 80087d2:	2200      	movs	r2, #0
    counter++;
 80087d4:	b2db      	uxtb	r3, r3
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 80087d6:	4611      	mov	r1, r2
    counter++;
 80087d8:	f88d 300f 	strb.w	r3, [sp, #15]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 80087dc:	a804      	add	r0, sp, #16
 80087de:	2395      	movs	r3, #149	; 0x95
 80087e0:	f7ff ff62 	bl	80086a8 <SD_SendCmd>
    SD_IO_CSState(1);
 80087e4:	2001      	movs	r0, #1
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 80087e6:	f89d 6010 	ldrb.w	r6, [sp, #16]
    SD_IO_CSState(1);
 80087ea:	f7f9 fd33 	bl	8002254 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 80087ee:	20ff      	movs	r0, #255	; 0xff
 80087f0:	f7f9 fd4a 	bl	8002288 <SD_IO_WriteByte>
    if(counter >= SD_MAX_TRY)
 80087f4:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80087f8:	2b63      	cmp	r3, #99	; 0x63
 80087fa:	d903      	bls.n	8008804 <BSP_SD_Init+0x50>
      return BSP_SD_ERROR;
 80087fc:	2401      	movs	r4, #1
}
 80087fe:	4620      	mov	r0, r4
 8008800:	b006      	add	sp, #24
 8008802:	bd70      	pop	{r4, r5, r6, pc}
  while(response.r1 != SD_R1_IN_IDLE_STATE);
 8008804:	2e01      	cmp	r6, #1
 8008806:	d1e0      	bne.n	80087ca <BSP_SD_Init+0x16>
  response = SD_SendCmd(SD_CMD_SEND_IF_COND, 0x1AA, 0x87, SD_ANSWER_R7_EXPECTED);
 8008808:	2305      	movs	r3, #5
 800880a:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800880e:	2108      	movs	r1, #8
 8008810:	9300      	str	r3, [sp, #0]
 8008812:	a804      	add	r0, sp, #16
 8008814:	2387      	movs	r3, #135	; 0x87
 8008816:	f7ff ff47 	bl	80086a8 <SD_SendCmd>
 800881a:	f89d 5010 	ldrb.w	r5, [sp, #16]
  SD_IO_CSState(1);
 800881e:	4630      	mov	r0, r6
 8008820:	f7f9 fd18 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008824:	20ff      	movs	r0, #255	; 0xff
 8008826:	f7f9 fd2f 	bl	8002288 <SD_IO_WriteByte>
  if((response.r1  & SD_R1_ILLEGAL_COMMAND) == SD_R1_ILLEGAL_COMMAND)
 800882a:	f015 0404 	ands.w	r4, r5, #4
 800882e:	d022      	beq.n	8008876 <BSP_SD_Init+0xc2>
      response = SD_SendCmd(SD_CMD_APP_CMD, 0x00000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008830:	2400      	movs	r4, #0
 8008832:	23ff      	movs	r3, #255	; 0xff
 8008834:	2200      	movs	r2, #0
 8008836:	2137      	movs	r1, #55	; 0x37
 8008838:	a804      	add	r0, sp, #16
 800883a:	9400      	str	r4, [sp, #0]
 800883c:	f7ff ff34 	bl	80086a8 <SD_SendCmd>
      SD_IO_CSState(1);
 8008840:	2001      	movs	r0, #1
 8008842:	f7f9 fd07 	bl	8002254 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008846:	20ff      	movs	r0, #255	; 0xff
 8008848:	f7f9 fd1e 	bl	8002288 <SD_IO_WriteByte>
      response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x00000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 800884c:	23ff      	movs	r3, #255	; 0xff
 800884e:	2200      	movs	r2, #0
 8008850:	2129      	movs	r1, #41	; 0x29
 8008852:	a804      	add	r0, sp, #16
 8008854:	9400      	str	r4, [sp, #0]
 8008856:	f7ff ff27 	bl	80086a8 <SD_SendCmd>
 800885a:	f89d 5010 	ldrb.w	r5, [sp, #16]
      SD_IO_CSState(1);
 800885e:	2001      	movs	r0, #1
 8008860:	f7f9 fcf8 	bl	8002254 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008864:	20ff      	movs	r0, #255	; 0xff
 8008866:	f7f9 fd0f 	bl	8002288 <SD_IO_WriteByte>
    while(response.r1 == SD_R1_IN_IDLE_STATE);
 800886a:	2d01      	cmp	r5, #1
 800886c:	d0e1      	beq.n	8008832 <BSP_SD_Init+0x7e>
    flag_SDHC = 0;
 800886e:	4b33      	ldr	r3, [pc, #204]	; (800893c <BSP_SD_Init+0x188>)
 8008870:	801c      	strh	r4, [r3, #0]
  return BSP_SD_OK; 
 8008872:	2400      	movs	r4, #0
 8008874:	e7c3      	b.n	80087fe <BSP_SD_Init+0x4a>
  else if(response.r1 == SD_R1_IN_IDLE_STATE)
 8008876:	2d01      	cmp	r5, #1
 8008878:	d1c0      	bne.n	80087fc <BSP_SD_Init+0x48>
      response = SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 800887a:	23ff      	movs	r3, #255	; 0xff
 800887c:	2200      	movs	r2, #0
 800887e:	2137      	movs	r1, #55	; 0x37
 8008880:	a804      	add	r0, sp, #16
 8008882:	9400      	str	r4, [sp, #0]
 8008884:	f7ff ff10 	bl	80086a8 <SD_SendCmd>
      SD_IO_CSState(1);
 8008888:	2001      	movs	r0, #1
 800888a:	f7f9 fce3 	bl	8002254 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 800888e:	20ff      	movs	r0, #255	; 0xff
 8008890:	f7f9 fcfa 	bl	8002288 <SD_IO_WriteByte>
      response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x40000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008894:	23ff      	movs	r3, #255	; 0xff
 8008896:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800889a:	2129      	movs	r1, #41	; 0x29
 800889c:	a804      	add	r0, sp, #16
 800889e:	9400      	str	r4, [sp, #0]
 80088a0:	f7ff ff02 	bl	80086a8 <SD_SendCmd>
 80088a4:	f89d 5010 	ldrb.w	r5, [sp, #16]
      SD_IO_CSState(1);
 80088a8:	2001      	movs	r0, #1
 80088aa:	f7f9 fcd3 	bl	8002254 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 80088ae:	20ff      	movs	r0, #255	; 0xff
 80088b0:	f7f9 fcea 	bl	8002288 <SD_IO_WriteByte>
    while(response.r1 == SD_R1_IN_IDLE_STATE);
 80088b4:	2d01      	cmp	r5, #1
 80088b6:	d0e0      	beq.n	800887a <BSP_SD_Init+0xc6>
    if((response.r1 & SD_R1_ILLEGAL_COMMAND) == SD_R1_ILLEGAL_COMMAND)
 80088b8:	076b      	lsls	r3, r5, #29
 80088ba:	d418      	bmi.n	80088ee <BSP_SD_Init+0x13a>
    response = SD_SendCmd(SD_CMD_READ_OCR, 0x00000000, 0xFF, SD_ANSWER_R3_EXPECTED);
 80088bc:	2303      	movs	r3, #3
 80088be:	9300      	str	r3, [sp, #0]
 80088c0:	2200      	movs	r2, #0
 80088c2:	23ff      	movs	r3, #255	; 0xff
 80088c4:	213a      	movs	r1, #58	; 0x3a
 80088c6:	a804      	add	r0, sp, #16
 80088c8:	f7ff feee 	bl	80086a8 <SD_SendCmd>
 80088cc:	f89d 4010 	ldrb.w	r4, [sp, #16]
    SD_IO_CSState(1);
 80088d0:	2001      	movs	r0, #1
 80088d2:	f7f9 fcbf 	bl	8002254 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 80088d6:	20ff      	movs	r0, #255	; 0xff
 80088d8:	f7f9 fcd6 	bl	8002288 <SD_IO_WriteByte>
    if(response.r1 != SD_R1_NO_ERROR)
 80088dc:	2c00      	cmp	r4, #0
 80088de:	d18d      	bne.n	80087fc <BSP_SD_Init+0x48>
    flag_SDHC = (response.r2 & 0x40) >> 6;
 80088e0:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80088e4:	4a15      	ldr	r2, [pc, #84]	; (800893c <BSP_SD_Init+0x188>)
 80088e6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80088ea:	8013      	strh	r3, [r2, #0]
 80088ec:	e787      	b.n	80087fe <BSP_SD_Init+0x4a>
        response = SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 80088ee:	2500      	movs	r5, #0
 80088f0:	23ff      	movs	r3, #255	; 0xff
 80088f2:	2200      	movs	r2, #0
 80088f4:	2137      	movs	r1, #55	; 0x37
 80088f6:	a804      	add	r0, sp, #16
 80088f8:	9500      	str	r5, [sp, #0]
 80088fa:	f7ff fed5 	bl	80086a8 <SD_SendCmd>
 80088fe:	f89d 4010 	ldrb.w	r4, [sp, #16]
        SD_IO_CSState(1);
 8008902:	2001      	movs	r0, #1
 8008904:	f7f9 fca6 	bl	8002254 <SD_IO_CSState>
        SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008908:	20ff      	movs	r0, #255	; 0xff
 800890a:	f7f9 fcbd 	bl	8002288 <SD_IO_WriteByte>
        if(response.r1 != SD_R1_IN_IDLE_STATE)
 800890e:	2c01      	cmp	r4, #1
 8008910:	f47f af74 	bne.w	80087fc <BSP_SD_Init+0x48>
        response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x00000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008914:	23ff      	movs	r3, #255	; 0xff
 8008916:	2200      	movs	r2, #0
 8008918:	2129      	movs	r1, #41	; 0x29
 800891a:	a804      	add	r0, sp, #16
 800891c:	9500      	str	r5, [sp, #0]
 800891e:	f7ff fec3 	bl	80086a8 <SD_SendCmd>
 8008922:	f89d 6010 	ldrb.w	r6, [sp, #16]
        SD_IO_CSState(1);
 8008926:	4620      	mov	r0, r4
 8008928:	f7f9 fc94 	bl	8002254 <SD_IO_CSState>
        SD_IO_WriteByte(SD_DUMMY_BYTE);
 800892c:	20ff      	movs	r0, #255	; 0xff
 800892e:	f7f9 fcab 	bl	8002288 <SD_IO_WriteByte>
      while(response.r1 == SD_R1_IN_IDLE_STATE);        
 8008932:	2e01      	cmp	r6, #1
 8008934:	d0dc      	beq.n	80088f0 <BSP_SD_Init+0x13c>
 8008936:	e7c1      	b.n	80088bc <BSP_SD_Init+0x108>
 8008938:	200010bc 	.word	0x200010bc
 800893c:	200010be 	.word	0x200010be

08008940 <BSP_SD_GetCardInfo>:
{
 8008940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008944:	b088      	sub	sp, #32
  response = SD_SendCmd(SD_CMD_SEND_CSD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008946:	2200      	movs	r2, #0
 8008948:	23ff      	movs	r3, #255	; 0xff
{
 800894a:	4604      	mov	r4, r0
  response = SD_SendCmd(SD_CMD_SEND_CSD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 800894c:	9200      	str	r2, [sp, #0]
 800894e:	2109      	movs	r1, #9
 8008950:	a802      	add	r0, sp, #8
 8008952:	f7ff fea9 	bl	80086a8 <SD_SendCmd>
  if(response.r1 == SD_R1_NO_ERROR)
 8008956:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800895a:	b37b      	cbz	r3, 80089bc <BSP_SD_GetCardInfo+0x7c>
  uint8_t retr = BSP_SD_ERROR;
 800895c:	2501      	movs	r5, #1
  SD_IO_CSState(1);
 800895e:	2001      	movs	r0, #1
 8008960:	f7f9 fc78 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008964:	20ff      	movs	r0, #255	; 0xff
 8008966:	f7f9 fc8f 	bl	8002288 <SD_IO_WriteByte>
  response = SD_SendCmd(SD_CMD_SEND_CID, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 800896a:	2200      	movs	r2, #0
 800896c:	23ff      	movs	r3, #255	; 0xff
 800896e:	9200      	str	r2, [sp, #0]
 8008970:	210a      	movs	r1, #10
 8008972:	a802      	add	r0, sp, #8
 8008974:	f7ff fe98 	bl	80086a8 <SD_SendCmd>
  if(response.r1 == SD_R1_NO_ERROR)
 8008978:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800897c:	2b00      	cmp	r3, #0
 800897e:	f000 8101 	beq.w	8008b84 <BSP_SD_GetCardInfo+0x244>
  uint8_t retr = BSP_SD_ERROR;
 8008982:	2601      	movs	r6, #1
  SD_IO_CSState(1);
 8008984:	2001      	movs	r0, #1
 8008986:	f7f9 fc65 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 800898a:	20ff      	movs	r0, #255	; 0xff
 800898c:	f7f9 fc7c 	bl	8002288 <SD_IO_WriteByte>
  if(flag_SDHC == 1 )
 8008990:	4bbe      	ldr	r3, [pc, #760]	; (8008c8c <BSP_SD_GetCardInfo+0x34c>)
 8008992:	881b      	ldrh	r3, [r3, #0]
  status|= SD_GetCIDRegister(&(pCardInfo->Cid));
 8008994:	4335      	orrs	r5, r6
  if(flag_SDHC == 1 )
 8008996:	2b01      	cmp	r3, #1
  status|= SD_GetCIDRegister(&(pCardInfo->Cid));
 8008998:	b2e8      	uxtb	r0, r5
  if(flag_SDHC == 1 )
 800899a:	f040 8164 	bne.w	8008c66 <BSP_SD_GetCardInfo+0x326>
    pCardInfo->LogBlockSize = 512;
 800899e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089a2:	63e3      	str	r3, [r4, #60]	; 0x3c
    pCardInfo->CardBlockSize = 512;
 80089a4:	6363      	str	r3, [r4, #52]	; 0x34
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v2.DeviceSize + 1) * 1024 * pCardInfo->LogBlockSize;
 80089a6:	68a3      	ldr	r3, [r4, #8]
 80089a8:	f3c3 1395 	ubfx	r3, r3, #6, #22
 80089ac:	3301      	adds	r3, #1
 80089ae:	04db      	lsls	r3, r3, #19
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 80089b0:	6323      	str	r3, [r4, #48]	; 0x30
    pCardInfo->LogBlockNbr = (pCardInfo->CardCapacity) / (pCardInfo->LogBlockSize);
 80089b2:	0a5b      	lsrs	r3, r3, #9
 80089b4:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80089b6:	b008      	add	sp, #32
 80089b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_SD_OK)
 80089bc:	f7ff fee6 	bl	800878c <SD_WaitData.constprop.0>
 80089c0:	4605      	mov	r5, r0
 80089c2:	2800      	cmp	r0, #0
 80089c4:	d1ca      	bne.n	800895c <BSP_SD_GetCardInfo+0x1c>
 80089c6:	4606      	mov	r6, r0
        CSD_Tab[counter] = SD_IO_WriteByte(SD_DUMMY_BYTE);
 80089c8:	af04      	add	r7, sp, #16
 80089ca:	20ff      	movs	r0, #255	; 0xff
 80089cc:	f7f9 fc5c 	bl	8002288 <SD_IO_WriteByte>
 80089d0:	55b8      	strb	r0, [r7, r6]
 80089d2:	3601      	adds	r6, #1
      for (counter = 0; counter < 16; counter++)
 80089d4:	2e10      	cmp	r6, #16
 80089d6:	d1f8      	bne.n	80089ca <BSP_SD_GetCardInfo+0x8a>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 80089d8:	20ff      	movs	r0, #255	; 0xff
 80089da:	f7f9 fc55 	bl	8002288 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 80089de:	20ff      	movs	r0, #255	; 0xff
 80089e0:	f7f9 fc52 	bl	8002288 <SD_IO_WriteByte>
      Csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
 80089e4:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80089e8:	7823      	ldrb	r3, [r4, #0]
 80089ea:	0991      	lsrs	r1, r2, #6
 80089ec:	f361 0301 	bfi	r3, r1, #0, #2
      Csd->Reserved1 =  CSD_Tab[0] & 0x3F;
 80089f0:	f362 0387 	bfi	r3, r2, #2, #6
 80089f4:	7023      	strb	r3, [r4, #0]
      Csd->TAAC = CSD_Tab[1];
 80089f6:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80089fa:	7063      	strb	r3, [r4, #1]
      Csd->NSAC = CSD_Tab[2];
 80089fc:	f89d 3012 	ldrb.w	r3, [sp, #18]
      Csd->CardComdClasses = (CSD_Tab[4] << 4) | ((CSD_Tab[5] & 0xF0) >> 4);
 8008a00:	f89d 1015 	ldrb.w	r1, [sp, #21]
      Csd->NSAC = CSD_Tab[2];
 8008a04:	70a3      	strb	r3, [r4, #2]
      Csd->MaxBusClkFrec = CSD_Tab[3];
 8008a06:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8008a0a:	70e3      	strb	r3, [r4, #3]
      Csd->CardComdClasses = (CSD_Tab[4] << 4) | ((CSD_Tab[5] & 0xF0) >> 4);
 8008a0c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8008a10:	090a      	lsrs	r2, r1, #4
 8008a12:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
 8008a16:	88a3      	ldrh	r3, [r4, #4]
 8008a18:	f362 030b 	bfi	r3, r2, #0, #12
 8008a1c:	80a3      	strh	r3, [r4, #4]
      Csd->RdBlockLen = CSD_Tab[5] & 0x0F;
 8008a1e:	0a1b      	lsrs	r3, r3, #8
 8008a20:	f361 1307 	bfi	r3, r1, #4, #4
 8008a24:	7163      	strb	r3, [r4, #5]
      Csd->PartBlockRead   = (CSD_Tab[6] & 0x80) >> 7;
 8008a26:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8008a2a:	79a2      	ldrb	r2, [r4, #6]
 8008a2c:	09d9      	lsrs	r1, r3, #7
 8008a2e:	f361 0200 	bfi	r2, r1, #0, #1
      Csd->WrBlockMisalign = (CSD_Tab[6] & 0x40) >> 6;
 8008a32:	1199      	asrs	r1, r3, #6
 8008a34:	f361 0241 	bfi	r2, r1, #1, #1
      Csd->RdBlockMisalign = (CSD_Tab[6] & 0x20) >> 5;
 8008a38:	1159      	asrs	r1, r3, #5
 8008a3a:	f361 0282 	bfi	r2, r1, #2, #1
      Csd->DSRImpl         = (CSD_Tab[6] & 0x10) >> 4;
 8008a3e:	1119      	asrs	r1, r3, #4
 8008a40:	f361 02c3 	bfi	r2, r1, #3, #1
 8008a44:	71a2      	strb	r2, [r4, #6]
      if(flag_SDHC == 0)
 8008a46:	4a91      	ldr	r2, [pc, #580]	; (8008c8c <BSP_SD_GetCardInfo+0x34c>)
 8008a48:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8008a4c:	8810      	ldrh	r0, [r2, #0]
 8008a4e:	f89d 201a 	ldrb.w	r2, [sp, #26]
 8008a52:	2800      	cmp	r0, #0
 8008a54:	d17c      	bne.n	8008b50 <BSP_SD_GetCardInfo+0x210>
        Csd->version.v1.Reserved1 = ((CSD_Tab[6] & 0x0C) >> 2);
 8008a56:	7a20      	ldrb	r0, [r4, #8]
 8008a58:	109e      	asrs	r6, r3, #2
 8008a5a:	f366 0001 	bfi	r0, r6, #0, #2
                                    | ((CSD_Tab[8] & 0xC0) >> 6);
 8008a5e:	f89d 6018 	ldrb.w	r6, [sp, #24]
        Csd->version.v1.Reserved1 = ((CSD_Tab[6] & 0x0C) >> 2);
 8008a62:	7220      	strb	r0, [r4, #8]
        Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03) << 10) 
 8008a64:	029b      	lsls	r3, r3, #10
                                    | ((CSD_Tab[8] & 0xC0) >> 6);
 8008a66:	09b0      	lsrs	r0, r6, #6
 8008a68:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
        Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03) << 10) 
 8008a6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
                                    | ((CSD_Tab[8] & 0xC0) >> 6);
 8008a70:	4319      	orrs	r1, r3
        Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03) << 10) 
 8008a72:	8923      	ldrh	r3, [r4, #8]
 8008a74:	f361 038d 	bfi	r3, r1, #2, #12
 8008a78:	8123      	strh	r3, [r4, #8]
        Csd->version.v1.MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
 8008a7a:	7aa3      	ldrb	r3, [r4, #10]
 8008a7c:	10f1      	asrs	r1, r6, #3
 8008a7e:	f361 0302 	bfi	r3, r1, #0, #3
        Csd->version.v1.MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
 8008a82:	f366 03c5 	bfi	r3, r6, #3, #3
 8008a86:	72a3      	strb	r3, [r4, #10]
        Csd->version.v1.MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
 8008a88:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8008a8c:	7ae1      	ldrb	r1, [r4, #11]
 8008a8e:	0958      	lsrs	r0, r3, #5
 8008a90:	f360 0102 	bfi	r1, r0, #0, #3
        Csd->version.v1.MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8008a94:	1098      	asrs	r0, r3, #2
 8008a96:	f360 01c5 	bfi	r1, r0, #3, #3
        Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03) << 1)
 8008a9a:	005b      	lsls	r3, r3, #1
        Csd->version.v1.MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8008a9c:	72e1      	strb	r1, [r4, #11]
        Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03) << 1)
 8008a9e:	f003 0306 	and.w	r3, r3, #6
 8008aa2:	7b21      	ldrb	r1, [r4, #12]
                                       |((CSD_Tab[10] & 0x80) >> 7);
 8008aa4:	ea43 13d2 	orr.w	r3, r3, r2, lsr #7
        Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03) << 1)
 8008aa8:	f363 0102 	bfi	r1, r3, #0, #3
 8008aac:	7321      	strb	r1, [r4, #12]
      Csd->EraseSingleBlockEnable = (CSD_Tab[10] & 0x40) >> 6;
 8008aae:	7c23      	ldrb	r3, [r4, #16]
 8008ab0:	1191      	asrs	r1, r2, #6
 8008ab2:	f361 0300 	bfi	r3, r1, #0, #1
      Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3F) << 1)
 8008ab6:	0052      	lsls	r2, r2, #1
                              |((CSD_Tab[11] & 0x80) >> 7);
 8008ab8:	f89d 101b 	ldrb.w	r1, [sp, #27]
      Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3F) << 1)
 8008abc:	f002 027e 	and.w	r2, r2, #126	; 0x7e
                              |((CSD_Tab[11] & 0x80) >> 7);
 8008ac0:	ea42 12d1 	orr.w	r2, r2, r1, lsr #7
      Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3F) << 1)
 8008ac4:	f362 0347 	bfi	r3, r2, #1, #7
 8008ac8:	7423      	strb	r3, [r4, #16]
      Csd->WrProtectGrSize   = (CSD_Tab[11] & 0x7F);
 8008aca:	7c62      	ldrb	r2, [r4, #17]
      Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8008acc:	f89d 301c 	ldrb.w	r3, [sp, #28]
      Csd->WrProtectGrSize   = (CSD_Tab[11] & 0x7F);
 8008ad0:	f361 0206 	bfi	r2, r1, #0, #7
      Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8008ad4:	09d9      	lsrs	r1, r3, #7
 8008ad6:	f361 12c7 	bfi	r2, r1, #7, #1
 8008ada:	7462      	strb	r2, [r4, #17]
      Csd->Reserved2         = (CSD_Tab[12] & 0x60) >> 5;
 8008adc:	7ca2      	ldrb	r2, [r4, #18]
 8008ade:	1159      	asrs	r1, r3, #5
 8008ae0:	f361 0201 	bfi	r2, r1, #0, #2
      Csd->WrSpeedFact       = (CSD_Tab[12] & 0x1C) >> 2;
 8008ae4:	1099      	asrs	r1, r3, #2
 8008ae6:	f361 0284 	bfi	r2, r1, #2, #3
      Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03) << 2)
 8008aea:	009b      	lsls	r3, r3, #2
                              |((CSD_Tab[13] & 0xC0) >> 6);
 8008aec:	f89d 101d 	ldrb.w	r1, [sp, #29]
      Csd->WrSpeedFact       = (CSD_Tab[12] & 0x1C) >> 2;
 8008af0:	74a2      	strb	r2, [r4, #18]
      Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03) << 2)
 8008af2:	f003 030c 	and.w	r3, r3, #12
 8008af6:	7ce2      	ldrb	r2, [r4, #19]
                              |((CSD_Tab[13] & 0xC0) >> 6);
 8008af8:	ea43 1391 	orr.w	r3, r3, r1, lsr #6
      Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03) << 2)
 8008afc:	f363 0203 	bfi	r2, r3, #0, #4
      Csd->WriteBlockPartial = (CSD_Tab[13] & 0x20) >> 5;
 8008b00:	1148      	asrs	r0, r1, #5
 8008b02:	4613      	mov	r3, r2
 8008b04:	f360 1304 	bfi	r3, r0, #4, #1
      Csd->FileFormatGrouop  = (CSD_Tab[14] & 0x80) >> 7;
 8008b08:	f89d 201e 	ldrb.w	r2, [sp, #30]
      Csd->WriteBlockPartial = (CSD_Tab[13] & 0x20) >> 5;
 8008b0c:	74e3      	strb	r3, [r4, #19]
      Csd->Reserved3         = (CSD_Tab[13] & 0x1F);
 8008b0e:	7d23      	ldrb	r3, [r4, #20]
 8008b10:	f361 0304 	bfi	r3, r1, #0, #5
      Csd->FileFormatGrouop  = (CSD_Tab[14] & 0x80) >> 7;
 8008b14:	09d1      	lsrs	r1, r2, #7
 8008b16:	f361 1345 	bfi	r3, r1, #5, #1
      Csd->CopyFlag          = (CSD_Tab[14] & 0x40) >> 6;
 8008b1a:	1191      	asrs	r1, r2, #6
 8008b1c:	f361 1386 	bfi	r3, r1, #6, #1
      Csd->PermWrProtect     = (CSD_Tab[14] & 0x20) >> 5;
 8008b20:	1151      	asrs	r1, r2, #5
 8008b22:	f361 13c7 	bfi	r3, r1, #7, #1
 8008b26:	7523      	strb	r3, [r4, #20]
      Csd->TempWrProtect     = (CSD_Tab[14] & 0x10) >> 4;
 8008b28:	7d63      	ldrb	r3, [r4, #21]
 8008b2a:	1111      	asrs	r1, r2, #4
 8008b2c:	f361 0300 	bfi	r3, r1, #0, #1
      Csd->FileFormat        = (CSD_Tab[14] & 0x0C) >> 2;
 8008b30:	1091      	asrs	r1, r2, #2
 8008b32:	f361 0342 	bfi	r3, r1, #1, #2
      Csd->Reserved4         = (CSD_Tab[14] & 0x03);
 8008b36:	f362 03c4 	bfi	r3, r2, #3, #2
      Csd->crc               = (CSD_Tab[15] & 0xFE) >> 1;
 8008b3a:	f89d 201f 	ldrb.w	r2, [sp, #31]
      Csd->Reserved4         = (CSD_Tab[14] & 0x03);
 8008b3e:	7563      	strb	r3, [r4, #21]
      Csd->crc               = (CSD_Tab[15] & 0xFE) >> 1;
 8008b40:	7da3      	ldrb	r3, [r4, #22]
 8008b42:	0851      	lsrs	r1, r2, #1
 8008b44:	f361 0306 	bfi	r3, r1, #0, #7
      Csd->Reserved5         = (CSD_Tab[15] & 0x01);
 8008b48:	f362 13c7 	bfi	r3, r2, #7, #1
 8008b4c:	75a3      	strb	r3, [r4, #22]
 8008b4e:	e706      	b.n	800895e <BSP_SD_GetCardInfo+0x1e>
        Csd->version.v2.Reserved1 = ((CSD_Tab[6] & 0x0F) << 2) | ((CSD_Tab[7] & 0xC0) >> 6);
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	7a20      	ldrb	r0, [r4, #8]
 8008b54:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8008b58:	ea43 1391 	orr.w	r3, r3, r1, lsr #6
 8008b5c:	f363 0005 	bfi	r0, r3, #0, #6
        Csd->version.v2.DeviceSize= ((CSD_Tab[7] & 0x3F) << 16) | (CSD_Tab[8] << 8) | CSD_Tab[9];    
 8008b60:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        Csd->version.v2.Reserved1 = ((CSD_Tab[6] & 0x0F) << 2) | ((CSD_Tab[7] & 0xC0) >> 6);
 8008b64:	7220      	strb	r0, [r4, #8]
        Csd->version.v2.DeviceSize= ((CSD_Tab[7] & 0x3F) << 16) | (CSD_Tab[8] << 8) | CSD_Tab[9];    
 8008b66:	ba5b      	rev16	r3, r3
 8008b68:	0409      	lsls	r1, r1, #16
 8008b6a:	f401 117c 	and.w	r1, r1, #4128768	; 0x3f0000
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	430b      	orrs	r3, r1
 8008b72:	68a1      	ldr	r1, [r4, #8]
 8008b74:	f363 119b 	bfi	r1, r3, #6, #22
 8008b78:	60a1      	str	r1, [r4, #8]
        Csd->version.v2.Reserved2 = ((CSD_Tab[10] & 0x80) >> 8);
 8008b7a:	0e09      	lsrs	r1, r1, #24
 8008b7c:	f36f 1104 	bfc	r1, #4, #1
 8008b80:	72e1      	strb	r1, [r4, #11]
 8008b82:	e794      	b.n	8008aae <BSP_SD_GetCardInfo+0x16e>
    if(SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_SD_OK)
 8008b84:	f7ff fe02 	bl	800878c <SD_WaitData.constprop.0>
 8008b88:	4606      	mov	r6, r0
 8008b8a:	2800      	cmp	r0, #0
 8008b8c:	f47f aef9 	bne.w	8008982 <BSP_SD_GetCardInfo+0x42>
 8008b90:	4607      	mov	r7, r0
        CID_Tab[counter] = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008b92:	f10d 0810 	add.w	r8, sp, #16
 8008b96:	20ff      	movs	r0, #255	; 0xff
 8008b98:	f7f9 fb76 	bl	8002288 <SD_IO_WriteByte>
 8008b9c:	f808 0007 	strb.w	r0, [r8, r7]
      for (counter = 0; counter < 16; counter++)
 8008ba0:	3701      	adds	r7, #1
 8008ba2:	2f10      	cmp	r7, #16
 8008ba4:	d1f7      	bne.n	8008b96 <BSP_SD_GetCardInfo+0x256>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008ba6:	20ff      	movs	r0, #255	; 0xff
 8008ba8:	f7f9 fb6e 	bl	8002288 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008bac:	20ff      	movs	r0, #255	; 0xff
 8008bae:	f7f9 fb6b 	bl	8002288 <SD_IO_WriteByte>
      Cid->ManufacturerID = CID_Tab[0];
 8008bb2:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8008bb6:	7623      	strb	r3, [r4, #24]
      Cid->OEM_AppliID = CID_Tab[1] << 8;
 8008bb8:	f89d 3011 	ldrb.w	r3, [sp, #17]
      Cid->OEM_AppliID |= CID_Tab[2];
 8008bbc:	f89d 2012 	ldrb.w	r2, [sp, #18]
      Cid->OEM_AppliID = CID_Tab[1] << 8;
 8008bc0:	021b      	lsls	r3, r3, #8
 8008bc2:	8363      	strh	r3, [r4, #26]
      Cid->OEM_AppliID |= CID_Tab[2];
 8008bc4:	8b63      	ldrh	r3, [r4, #26]
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	8363      	strh	r3, [r4, #26]
      Cid->ProdName1 = CID_Tab[3] << 24;
 8008bcc:	f89d 3013 	ldrb.w	r3, [sp, #19]
      Cid->ProdName1 |= CID_Tab[4] << 16;
 8008bd0:	f89d 2014 	ldrb.w	r2, [sp, #20]
      Cid->ProdName1 = CID_Tab[3] << 24;
 8008bd4:	061b      	lsls	r3, r3, #24
 8008bd6:	61e3      	str	r3, [r4, #28]
      Cid->ProdName1 |= CID_Tab[4] << 16;
 8008bd8:	69e3      	ldr	r3, [r4, #28]
 8008bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bde:	61e3      	str	r3, [r4, #28]
      Cid->ProdName1 |= CID_Tab[5] << 8;
 8008be0:	69e3      	ldr	r3, [r4, #28]
 8008be2:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8008be6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008bea:	61e3      	str	r3, [r4, #28]
      Cid->ProdName1 |= CID_Tab[6];
 8008bec:	69e2      	ldr	r2, [r4, #28]
 8008bee:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	61e3      	str	r3, [r4, #28]
      Cid->ProdName2 = CID_Tab[7];
 8008bf6:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8008bfa:	f884 3020 	strb.w	r3, [r4, #32]
      Cid->ProdRev = CID_Tab[8];
 8008bfe:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008c02:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      Cid->ProdSN = CID_Tab[9] << 24;
 8008c06:	f89d 3019 	ldrb.w	r3, [sp, #25]
      Cid->ProdSN |= CID_Tab[10] << 16;
 8008c0a:	f89d 201a 	ldrb.w	r2, [sp, #26]
      Cid->ProdSN = CID_Tab[9] << 24;
 8008c0e:	061b      	lsls	r3, r3, #24
 8008c10:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->ProdSN |= CID_Tab[10] << 16;
 8008c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c18:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->ProdSN |= CID_Tab[11] << 8;
 8008c1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c1c:	f89d 201b 	ldrb.w	r2, [sp, #27]
 8008c20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008c24:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->ProdSN |= CID_Tab[12];
 8008c26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008c28:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8008c30:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8008c34:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8008c38:	ea42 1213 	orr.w	r2, r2, r3, lsr #4
      Cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8008c3c:	021b      	lsls	r3, r3, #8
 8008c3e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
      Cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8008c42:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
      Cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8008c46:	8563      	strh	r3, [r4, #42]	; 0x2a
      Cid->ManufactDate |= CID_Tab[14];
 8008c48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008c4a:	f89d 201e 	ldrb.w	r2, [sp, #30]
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	4313      	orrs	r3, r2
 8008c52:	8563      	strh	r3, [r4, #42]	; 0x2a
      Cid->CID_CRC = (CID_Tab[15] & 0xFE) >> 1;
 8008c54:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8008c58:	085b      	lsrs	r3, r3, #1
 8008c5a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
      Cid->Reserved2 = 1;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8008c64:	e68e      	b.n	8008984 <BSP_SD_GetCardInfo+0x44>
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v1.DeviceSize + 1) ;
 8008c66:	8923      	ldrh	r3, [r4, #8]
    pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.version.v1.DeviceSizeMul + 2));
 8008c68:	7b22      	ldrb	r2, [r4, #12]
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v1.DeviceSize + 1) ;
 8008c6a:	f3c3 038b 	ubfx	r3, r3, #2, #12
    pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.version.v1.DeviceSizeMul + 2));
 8008c6e:	f002 0207 	and.w	r2, r2, #7
 8008c72:	3202      	adds	r2, #2
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v1.DeviceSize + 1) ;
 8008c74:	3301      	adds	r3, #1
    pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.version.v1.DeviceSizeMul + 2));
 8008c76:	4093      	lsls	r3, r2
    pCardInfo->LogBlockSize = 512;
 8008c78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008c7c:	63e2      	str	r2, [r4, #60]	; 0x3c
    pCardInfo->CardBlockSize = 1 << (pCardInfo->Csd.RdBlockLen);
 8008c7e:	7962      	ldrb	r2, [r4, #5]
 8008c80:	2101      	movs	r1, #1
 8008c82:	0912      	lsrs	r2, r2, #4
 8008c84:	4091      	lsls	r1, r2
 8008c86:	6361      	str	r1, [r4, #52]	; 0x34
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8008c88:	4093      	lsls	r3, r2
 8008c8a:	e691      	b.n	80089b0 <BSP_SD_GetCardInfo+0x70>
 8008c8c:	200010be 	.word	0x200010be

08008c90 <BSP_SD_ReadBlocks>:
{
 8008c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008c94:	2300      	movs	r3, #0
 8008c96:	9300      	str	r3, [sp, #0]
{
 8008c98:	4604      	mov	r4, r0
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008c9a:	23ff      	movs	r3, #255	; 0xff
 8008c9c:	a802      	add	r0, sp, #8
{
 8008c9e:	4688      	mov	r8, r1
 8008ca0:	4617      	mov	r7, r2
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008ca2:	2110      	movs	r1, #16
 8008ca4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ca8:	f7ff fcfe 	bl	80086a8 <SD_SendCmd>
 8008cac:	f89d 5008 	ldrb.w	r5, [sp, #8]
  SD_IO_CSState(1);
 8008cb0:	2001      	movs	r0, #1
 8008cb2:	f7f9 facf 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008cb6:	20ff      	movs	r0, #255	; 0xff
 8008cb8:	f7f9 fae6 	bl	8002288 <SD_IO_WriteByte>
  if ( response.r1 != SD_R1_NO_ERROR)
 8008cbc:	b115      	cbz	r5, 8008cc4 <BSP_SD_ReadBlocks+0x34>
  uint8_t *ptr = NULL;
 8008cbe:	2600      	movs	r6, #0
  uint8_t retr = BSP_SD_ERROR;
 8008cc0:	2501      	movs	r5, #1
 8008cc2:	e011      	b.n	8008ce8 <BSP_SD_ReadBlocks+0x58>
  ptr = pvPortMalloc(sizeof(uint8_t)*BlockSize);
 8008cc4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008cc8:	f000 f9ec 	bl	80090a4 <pvPortMalloc>
  if( ptr == NULL )
 8008ccc:	4606      	mov	r6, r0
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	d0f5      	beq.n	8008cbe <BSP_SD_ReadBlocks+0x2e>
  memset(ptr, SD_DUMMY_BYTE, sizeof(uint8_t)*BlockSize);
 8008cd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cd6:	21ff      	movs	r1, #255	; 0xff
 8008cd8:	f002 f873 	bl	800adc2 <memset>
    response = SD_SendCmd(SD_CMD_READ_SINGLE_BLOCK, (ReadAddr + offset) * (flag_SDHC == 1 ? 1: BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 8008cdc:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8008d64 <BSP_SD_ReadBlocks+0xd4>
 8008ce0:	eba8 0804 	sub.w	r8, r8, r4
 8008ce4:	46aa      	mov	sl, r5
  while (NumOfBlocks--)
 8008ce6:	b96f      	cbnz	r7, 8008d04 <BSP_SD_ReadBlocks+0x74>
  SD_IO_CSState(1);
 8008ce8:	2001      	movs	r0, #1
 8008cea:	f7f9 fab3 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008cee:	20ff      	movs	r0, #255	; 0xff
 8008cf0:	f7f9 faca 	bl	8002288 <SD_IO_WriteByte>
  if(ptr != NULL) vPortFree(ptr);
 8008cf4:	b116      	cbz	r6, 8008cfc <BSP_SD_ReadBlocks+0x6c>
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	f000 fa62 	bl	80091c0 <vPortFree>
}
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	b004      	add	sp, #16
 8008d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    response = SD_SendCmd(SD_CMD_READ_SINGLE_BLOCK, (ReadAddr + offset) * (flag_SDHC == 1 ? 1: BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 8008d04:	f8b9 3000 	ldrh.w	r3, [r9]
 8008d08:	f8cd a000 	str.w	sl, [sp]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	bf14      	ite	ne
 8008d10:	f44f 7100 	movne.w	r1, #512	; 0x200
 8008d14:	2101      	moveq	r1, #1
 8008d16:	eb08 0204 	add.w	r2, r8, r4
 8008d1a:	23ff      	movs	r3, #255	; 0xff
 8008d1c:	434a      	muls	r2, r1
 8008d1e:	a802      	add	r0, sp, #8
 8008d20:	2111      	movs	r1, #17
 8008d22:	f7ff fcc1 	bl	80086a8 <SD_SendCmd>
    if ( response.r1 != SD_R1_NO_ERROR)
 8008d26:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1c8      	bne.n	8008cc0 <BSP_SD_ReadBlocks+0x30>
    if (SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_SD_OK)
 8008d2e:	f7ff fd2d 	bl	800878c <SD_WaitData.constprop.0>
 8008d32:	3f01      	subs	r7, #1
 8008d34:	2800      	cmp	r0, #0
 8008d36:	d1c3      	bne.n	8008cc0 <BSP_SD_ReadBlocks+0x30>
      SD_IO_WriteReadData(ptr, (uint8_t*)pData + offset, BlockSize);
 8008d38:	4621      	mov	r1, r4
 8008d3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f7f9 fa92 	bl	8002268 <SD_IO_WriteReadData>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008d44:	20ff      	movs	r0, #255	; 0xff
 8008d46:	f7f9 fa9f 	bl	8002288 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);      
 8008d4a:	20ff      	movs	r0, #255	; 0xff
 8008d4c:	f7f9 fa9c 	bl	8002288 <SD_IO_WriteByte>
    SD_IO_CSState(1);
 8008d50:	2001      	movs	r0, #1
 8008d52:	f7f9 fa7f 	bl	8002254 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008d56:	20ff      	movs	r0, #255	; 0xff
 8008d58:	f7f9 fa96 	bl	8002288 <SD_IO_WriteByte>
 8008d5c:	f504 7400 	add.w	r4, r4, #512	; 0x200
 8008d60:	e7c1      	b.n	8008ce6 <BSP_SD_ReadBlocks+0x56>
 8008d62:	bf00      	nop
 8008d64:	200010be 	.word	0x200010be

08008d68 <BSP_SD_WriteBlocks>:
{
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	b085      	sub	sp, #20
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9300      	str	r3, [sp, #0]
{
 8008d72:	4604      	mov	r4, r0
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008d74:	23ff      	movs	r3, #255	; 0xff
 8008d76:	a802      	add	r0, sp, #8
{
 8008d78:	4688      	mov	r8, r1
 8008d7a:	4616      	mov	r6, r2
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8008d7c:	2110      	movs	r1, #16
 8008d7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d82:	f7ff fc91 	bl	80086a8 <SD_SendCmd>
 8008d86:	f89d 5008 	ldrb.w	r5, [sp, #8]
  SD_IO_CSState(1);
 8008d8a:	2001      	movs	r0, #1
 8008d8c:	f7f9 fa62 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008d90:	20ff      	movs	r0, #255	; 0xff
 8008d92:	f7f9 fa79 	bl	8002288 <SD_IO_WriteByte>
  if ( response.r1 != SD_R1_NO_ERROR)
 8008d96:	b155      	cbz	r5, 8008dae <BSP_SD_WriteBlocks+0x46>
  uint8_t retr = BSP_SD_ERROR;
 8008d98:	2501      	movs	r5, #1
  SD_IO_CSState(1);    
 8008d9a:	2001      	movs	r0, #1
 8008d9c:	f7f9 fa5a 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008da0:	20ff      	movs	r0, #255	; 0xff
 8008da2:	f7f9 fa71 	bl	8002288 <SD_IO_WriteByte>
}
 8008da6:	4628      	mov	r0, r5
 8008da8:	b005      	add	sp, #20
 8008daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  ptr = pvPortMalloc(sizeof(uint8_t)*BlockSize);
 8008dae:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008db2:	f000 f977 	bl	80090a4 <pvPortMalloc>
  if (ptr == NULL)
 8008db6:	4607      	mov	r7, r0
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d0ed      	beq.n	8008d98 <BSP_SD_WriteBlocks+0x30>
 8008dbc:	eba8 0804 	sub.w	r8, r8, r4
    response = SD_SendCmd(SD_CMD_WRITE_SINGLE_BLOCK, (WriteAddr + offset) * (flag_SDHC == 1 ? 1 : BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 8008dc0:	46ab      	mov	fp, r5
  while (NumOfBlocks--)
 8008dc2:	b91e      	cbnz	r6, 8008dcc <BSP_SD_WriteBlocks+0x64>
  if(ptr != NULL) vPortFree(ptr);
 8008dc4:	4638      	mov	r0, r7
 8008dc6:	f000 f9fb 	bl	80091c0 <vPortFree>
 8008dca:	e7e6      	b.n	8008d9a <BSP_SD_WriteBlocks+0x32>
    response = SD_SendCmd(SD_CMD_WRITE_SINGLE_BLOCK, (WriteAddr + offset) * (flag_SDHC == 1 ? 1 : BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 8008dcc:	4b26      	ldr	r3, [pc, #152]	; (8008e68 <BSP_SD_WriteBlocks+0x100>)
 8008dce:	881b      	ldrh	r3, [r3, #0]
 8008dd0:	f8cd b000 	str.w	fp, [sp]
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	bf14      	ite	ne
 8008dd8:	f44f 7100 	movne.w	r1, #512	; 0x200
 8008ddc:	2101      	moveq	r1, #1
 8008dde:	eb08 0204 	add.w	r2, r8, r4
 8008de2:	434a      	muls	r2, r1
 8008de4:	23ff      	movs	r3, #255	; 0xff
 8008de6:	2118      	movs	r1, #24
 8008de8:	a802      	add	r0, sp, #8
 8008dea:	f7ff fc5d 	bl	80086a8 <SD_SendCmd>
    if (response.r1 != SD_R1_NO_ERROR)
 8008dee:	f89d 9008 	ldrb.w	r9, [sp, #8]
 8008df2:	f1b9 0f00 	cmp.w	r9, #0
 8008df6:	d135      	bne.n	8008e64 <BSP_SD_WriteBlocks+0xfc>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008df8:	20ff      	movs	r0, #255	; 0xff
 8008dfa:	f7f9 fa45 	bl	8002288 <SD_IO_WriteByte>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008dfe:	20ff      	movs	r0, #255	; 0xff
 8008e00:	f7f9 fa42 	bl	8002288 <SD_IO_WriteByte>
    SD_IO_WriteByte(SD_TOKEN_START_DATA_SINGLE_BLOCK_WRITE);
 8008e04:	20fe      	movs	r0, #254	; 0xfe
 8008e06:	f7f9 fa3f 	bl	8002288 <SD_IO_WriteByte>
    SD_IO_WriteReadData((uint8_t*)pData + offset, ptr, BlockSize);
 8008e0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e0e:	4639      	mov	r1, r7
 8008e10:	4620      	mov	r0, r4
 8008e12:	f7f9 fa29 	bl	8002268 <SD_IO_WriteReadData>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008e16:	20ff      	movs	r0, #255	; 0xff
 8008e18:	f7f9 fa36 	bl	8002288 <SD_IO_WriteByte>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008e1c:	20ff      	movs	r0, #255	; 0xff
 8008e1e:	f7f9 fa33 	bl	8002288 <SD_IO_WriteByte>
  dataresponse = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008e22:	20ff      	movs	r0, #255	; 0xff
 8008e24:	f7f9 fa30 	bl	8002288 <SD_IO_WriteByte>
 8008e28:	4682      	mov	sl, r0
  SD_IO_WriteByte(SD_DUMMY_BYTE); /* read the busy response byte*/
 8008e2a:	20ff      	movs	r0, #255	; 0xff
 8008e2c:	f7f9 fa2c 	bl	8002288 <SD_IO_WriteByte>
  switch (dataresponse & 0x1F)
 8008e30:	f00a 031f 	and.w	r3, sl, #31
 8008e34:	2b05      	cmp	r3, #5
 8008e36:	d115      	bne.n	8008e64 <BSP_SD_WriteBlocks+0xfc>
    SD_IO_CSState(1);
 8008e38:	2001      	movs	r0, #1
 8008e3a:	f7f9 fa0b 	bl	8002254 <SD_IO_CSState>
    SD_IO_CSState(0);
 8008e3e:	4648      	mov	r0, r9
 8008e40:	f7f9 fa08 	bl	8002254 <SD_IO_CSState>
    while (SD_IO_WriteByte(SD_DUMMY_BYTE) != 0xFF);
 8008e44:	20ff      	movs	r0, #255	; 0xff
 8008e46:	f7f9 fa1f 	bl	8002288 <SD_IO_WriteByte>
 8008e4a:	28ff      	cmp	r0, #255	; 0xff
 8008e4c:	4681      	mov	r9, r0
 8008e4e:	d1f9      	bne.n	8008e44 <BSP_SD_WriteBlocks+0xdc>
    SD_IO_CSState(1);    
 8008e50:	2001      	movs	r0, #1
 8008e52:	f7f9 f9ff 	bl	8002254 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008e56:	4648      	mov	r0, r9
 8008e58:	f7f9 fa16 	bl	8002288 <SD_IO_WriteByte>
 8008e5c:	3e01      	subs	r6, #1
 8008e5e:	f504 7400 	add.w	r4, r4, #512	; 0x200
 8008e62:	e7ae      	b.n	8008dc2 <BSP_SD_WriteBlocks+0x5a>
  uint8_t retr = BSP_SD_ERROR;
 8008e64:	2501      	movs	r5, #1
 8008e66:	e7ad      	b.n	8008dc4 <BSP_SD_WriteBlocks+0x5c>
 8008e68:	200010be 	.word	0x200010be

08008e6c <BSP_SD_GetCardState>:
{
 8008e6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  retr = SD_SendCmd(SD_CMD_SEND_STATUS, 0, 0xFF, SD_ANSWER_R2_EXPECTED);
 8008e6e:	2302      	movs	r3, #2
 8008e70:	2200      	movs	r2, #0
 8008e72:	210d      	movs	r1, #13
 8008e74:	9300      	str	r3, [sp, #0]
 8008e76:	a802      	add	r0, sp, #8
 8008e78:	23ff      	movs	r3, #255	; 0xff
 8008e7a:	f7ff fc15 	bl	80086a8 <SD_SendCmd>
  SD_IO_CSState(1);    
 8008e7e:	2001      	movs	r0, #1
 8008e80:	f7f9 f9e8 	bl	8002254 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8008e84:	20ff      	movs	r0, #255	; 0xff
 8008e86:	f7f9 f9ff 	bl	8002288 <SD_IO_WriteByte>
  if(( retr.r1 == SD_R1_NO_ERROR) && ( retr.r2 == SD_R2_NO_ERROR))
 8008e8a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008e8e:	b93b      	cbnz	r3, 8008ea0 <BSP_SD_GetCardState+0x34>
 8008e90:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8008e94:	3000      	adds	r0, #0
 8008e96:	bf18      	it	ne
 8008e98:	2001      	movne	r0, #1
}
 8008e9a:	b005      	add	sp, #20
 8008e9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ea0:	2001      	movs	r0, #1
 8008ea2:	e7fa      	b.n	8008e9a <BSP_SD_GetCardState+0x2e>

08008ea4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008ea4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8008ea6:	f001 f98f 	bl	800a1c8 <vTaskStartScheduler>
  
  return osOK;
}
 8008eaa:	2000      	movs	r0, #0
 8008eac:	bd08      	pop	{r3, pc}

08008eae <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008eae:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008eb0:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8008eb4:	8a02      	ldrh	r2, [r0, #16]
{
 8008eb6:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008eb8:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8008ebc:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8008ebe:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8008ec0:	bf14      	ite	ne
 8008ec2:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008ec4:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ec6:	a803      	add	r0, sp, #12
 8008ec8:	9001      	str	r0, [sp, #4]
 8008eca:	9400      	str	r4, [sp, #0]
 8008ecc:	4628      	mov	r0, r5
 8008ece:	f000 fedc 	bl	8009c8a <xTaskCreate>
 8008ed2:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008ed4:	bf0c      	ite	eq
 8008ed6:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8008ed8:	2000      	movne	r0, #0
}
 8008eda:	b005      	add	sp, #20
 8008edc:	bd30      	pop	{r4, r5, pc}

08008ede <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008ede:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	bf08      	it	eq
 8008ee4:	2001      	moveq	r0, #1
 8008ee6:	f001 f809 	bl	8009efc <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008eea:	2000      	movs	r0, #0
 8008eec:	bd08      	pop	{r3, pc}

08008eee <osSemaphoreCreate>:
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8008eee:	2901      	cmp	r1, #1
{ 
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	4608      	mov	r0, r1
  if (count == 1) {
 8008ef4:	d10c      	bne.n	8008f10 <osSemaphoreCreate+0x22>
    vSemaphoreCreateBinary(sema);
 8008ef6:	2203      	movs	r2, #3
 8008ef8:	2100      	movs	r1, #0
 8008efa:	f000 fbe9 	bl	80096d0 <xQueueGenericCreate>
 8008efe:	4604      	mov	r4, r0
 8008f00:	b120      	cbz	r0, 8008f0c <osSemaphoreCreate+0x1e>
 8008f02:	2300      	movs	r3, #0
 8008f04:	461a      	mov	r2, r3
 8008f06:	4619      	mov	r1, r3
 8008f08:	f000 fc06 	bl	8009718 <xQueueGenericSend>
#else
    return NULL;
#endif
  }
#endif
}
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	bd10      	pop	{r4, pc}
    return NULL;
 8008f10:	2400      	movs	r4, #0
 8008f12:	e7fb      	b.n	8008f0c <osSemaphoreCreate+0x1e>

08008f14 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008f14:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008f16:	2400      	movs	r4, #0
{
 8008f18:	460a      	mov	r2, r1
  portBASE_TYPE taskWoken = pdFALSE;  
 8008f1a:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8008f1c:	b1e8      	cbz	r0, 8008f5a <osSemaphoreWait+0x46>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f1e:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8008f22:	b1a3      	cbz	r3, 8008f4e <osSemaphoreWait+0x3a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008f24:	aa01      	add	r2, sp, #4
 8008f26:	4621      	mov	r1, r4
 8008f28:	f000 fe26 	bl	8009b78 <xQueueReceiveFromISR>
 8008f2c:	2801      	cmp	r0, #1
 8008f2e:	d002      	beq.n	8008f36 <osSemaphoreWait+0x22>
      return osErrorOS;
 8008f30:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 8008f32:	b002      	add	sp, #8
 8008f34:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 8008f36:	9b01      	ldr	r3, [sp, #4]
 8008f38:	b13b      	cbz	r3, 8008f4a <osSemaphoreWait+0x36>
 8008f3a:	4b09      	ldr	r3, [pc, #36]	; (8008f60 <osSemaphoreWait+0x4c>)
 8008f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	f3bf 8f6f 	isb	sy
  return osOK;
 8008f4a:	2000      	movs	r0, #0
 8008f4c:	e7f1      	b.n	8008f32 <osSemaphoreWait+0x1e>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8008f4e:	4619      	mov	r1, r3
 8008f50:	f000 fd4e 	bl	80099f0 <xQueueGenericReceive>
 8008f54:	2801      	cmp	r0, #1
 8008f56:	d1eb      	bne.n	8008f30 <osSemaphoreWait+0x1c>
 8008f58:	e7f7      	b.n	8008f4a <osSemaphoreWait+0x36>
    return osErrorParameter;
 8008f5a:	2080      	movs	r0, #128	; 0x80
 8008f5c:	e7e9      	b.n	8008f32 <osSemaphoreWait+0x1e>
 8008f5e:	bf00      	nop
 8008f60:	e000ed04 	.word	0xe000ed04

08008f64 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008f64:	b513      	push	{r0, r1, r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8008f66:	2400      	movs	r4, #0
 8008f68:	9401      	str	r4, [sp, #4]
 8008f6a:	f3ef 8305 	mrs	r3, IPSR
  
  
  if (inHandlerMode()) {
 8008f6e:	b193      	cbz	r3, 8008f96 <osSemaphoreRelease+0x32>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008f70:	a901      	add	r1, sp, #4
 8008f72:	f000 fce9 	bl	8009948 <xQueueGiveFromISR>
 8008f76:	2801      	cmp	r0, #1
 8008f78:	d113      	bne.n	8008fa2 <osSemaphoreRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008f7a:	9b01      	ldr	r3, [sp, #4]
 8008f7c:	b913      	cbnz	r3, 8008f84 <osSemaphoreRelease+0x20>
  osStatus result = osOK;
 8008f7e:	2000      	movs	r0, #0
      result = osErrorOS;
    }
  }
  
  return result;
}
 8008f80:	b002      	add	sp, #8
 8008f82:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8008f84:	4b08      	ldr	r3, [pc, #32]	; (8008fa8 <osSemaphoreRelease+0x44>)
 8008f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f8a:	601a      	str	r2, [r3, #0]
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	e7f3      	b.n	8008f7e <osSemaphoreRelease+0x1a>
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008f96:	461a      	mov	r2, r3
 8008f98:	4619      	mov	r1, r3
 8008f9a:	f000 fbbd 	bl	8009718 <xQueueGenericSend>
 8008f9e:	2801      	cmp	r0, #1
 8008fa0:	d0ed      	beq.n	8008f7e <osSemaphoreRelease+0x1a>
      result = osErrorOS;
 8008fa2:	20ff      	movs	r0, #255	; 0xff
 8008fa4:	e7ec      	b.n	8008f80 <osSemaphoreRelease+0x1c>
 8008fa6:	bf00      	nop
 8008fa8:	e000ed04 	.word	0xe000ed04

08008fac <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8008fac:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8008fae:	f001 fd0d 	bl	800a9cc <xTaskGetSchedulerState>
 8008fb2:	2801      	cmp	r0, #1
 8008fb4:	d003      	beq.n	8008fbe <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8008fb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8008fba:	f000 b9fb 	b.w	80093b4 <xPortSysTickHandler>
 8008fbe:	bd08      	pop	{r3, pc}

08008fc0 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8008fc0:	b510      	push	{r4, lr}
 8008fc2:	f3ef 8405 	mrs	r4, IPSR
  if (inHandlerMode()) {
 8008fc6:	b91c      	cbnz	r4, 8008fd0 <osMessageDelete+0x10>
    return osErrorISR;
  }

  vQueueDelete(queue_id);
 8008fc8:	f000 fe4c 	bl	8009c64 <vQueueDelete>

  return osOK; 
 8008fcc:	4620      	mov	r0, r4
 8008fce:	bd10      	pop	{r4, pc}
    return osErrorISR;
 8008fd0:	2082      	movs	r0, #130	; 0x82
}
 8008fd2:	bd10      	pop	{r4, pc}

08008fd4 <osSemaphoreDelete>:
 8008fd4:	f7ff bff4 	b.w	8008fc0 <osMessageDelete>

08008fd8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fd8:	f100 0308 	add.w	r3, r0, #8
 8008fdc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fe2:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fe4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008fe6:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008fe8:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008fea:	6003      	str	r3, [r0, #0]
 8008fec:	4770      	bx	lr

08008fee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	6103      	str	r3, [r0, #16]
 8008ff2:	4770      	bx	lr

08008ff4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8008ff4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008ff6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008ff8:	689a      	ldr	r2, [r3, #8]
 8008ffa:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008ffc:	689a      	ldr	r2, [r3, #8]
 8008ffe:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009000:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8009002:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009004:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8009006:	3301      	adds	r3, #1
 8009008:	6003      	str	r3, [r0, #0]
 800900a:	4770      	bx	lr

0800900c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800900c:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800900e:	1c53      	adds	r3, r2, #1
{
 8009010:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8009012:	d10a      	bne.n	800902a <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009014:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009016:	685a      	ldr	r2, [r3, #4]
 8009018:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800901a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800901c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800901e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8009020:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009022:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8009024:	3301      	adds	r3, #1
 8009026:	6003      	str	r3, [r0, #0]
 8009028:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800902a:	f100 0308 	add.w	r3, r0, #8
 800902e:	685c      	ldr	r4, [r3, #4]
 8009030:	6825      	ldr	r5, [r4, #0]
 8009032:	42aa      	cmp	r2, r5
 8009034:	d3ef      	bcc.n	8009016 <vListInsert+0xa>
 8009036:	4623      	mov	r3, r4
 8009038:	e7f9      	b.n	800902e <vListInsert+0x22>

0800903a <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800903a:	6841      	ldr	r1, [r0, #4]
 800903c:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800903e:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009040:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009042:	6882      	ldr	r2, [r0, #8]
 8009044:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009046:	6859      	ldr	r1, [r3, #4]
 8009048:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800904a:	bf08      	it	eq
 800904c:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800904e:	2200      	movs	r2, #0
 8009050:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8009052:	6818      	ldr	r0, [r3, #0]
 8009054:	3801      	subs	r0, #1
 8009056:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8009058:	4770      	bx	lr
	...

0800905c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800905c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800905e:	4b0f      	ldr	r3, [pc, #60]	; (800909c <prvInsertBlockIntoFreeList+0x40>)
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	4282      	cmp	r2, r0
 8009064:	d318      	bcc.n	8009098 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009066:	685c      	ldr	r4, [r3, #4]
 8009068:	1919      	adds	r1, r3, r4
 800906a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800906c:	bf01      	itttt	eq
 800906e:	6841      	ldreq	r1, [r0, #4]
 8009070:	4618      	moveq	r0, r3
 8009072:	1909      	addeq	r1, r1, r4
 8009074:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009076:	6844      	ldr	r4, [r0, #4]
 8009078:	1901      	adds	r1, r0, r4
 800907a:	428a      	cmp	r2, r1
 800907c:	d107      	bne.n	800908e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800907e:	4908      	ldr	r1, [pc, #32]	; (80090a0 <prvInsertBlockIntoFreeList+0x44>)
 8009080:	6809      	ldr	r1, [r1, #0]
 8009082:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009084:	bf1f      	itttt	ne
 8009086:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009088:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800908a:	1909      	addne	r1, r1, r4
 800908c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800908e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009090:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009092:	bf18      	it	ne
 8009094:	6018      	strne	r0, [r3, #0]
 8009096:	bd10      	pop	{r4, pc}
 8009098:	4613      	mov	r3, r2
 800909a:	e7e1      	b.n	8009060 <prvInsertBlockIntoFreeList+0x4>
 800909c:	200230d0 	.word	0x200230d0
 80090a0:	200010c0 	.word	0x200010c0

080090a4 <pvPortMalloc>:
{
 80090a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090a8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80090aa:	f001 f8d5 	bl	800a258 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80090ae:	493e      	ldr	r1, [pc, #248]	; (80091a8 <pvPortMalloc+0x104>)
 80090b0:	4d3e      	ldr	r5, [pc, #248]	; (80091ac <pvPortMalloc+0x108>)
 80090b2:	680b      	ldr	r3, [r1, #0]
 80090b4:	bb0b      	cbnz	r3, 80090fa <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80090b6:	4a3e      	ldr	r2, [pc, #248]	; (80091b0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80090b8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80090ba:	bf1f      	itttt	ne
 80090bc:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090be:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80090c2:	f502 3308 	addne.w	r3, r2, #139264	; 0x22000
 80090c6:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090c8:	bf14      	ite	ne
 80090ca:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80090cc:	f44f 3308 	moveq.w	r3, #139264	; 0x22000
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80090d0:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80090d2:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090d4:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80090d8:	4e36      	ldr	r6, [pc, #216]	; (80091b4 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80090da:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80090dc:	2000      	movs	r0, #0
 80090de:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80090e0:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80090e2:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80090e4:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090e6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090e8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090ea:	4b33      	ldr	r3, [pc, #204]	; (80091b8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090ec:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090ee:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090f0:	4b32      	ldr	r3, [pc, #200]	; (80091bc <pvPortMalloc+0x118>)
 80090f2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80090f8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80090fa:	682f      	ldr	r7, [r5, #0]
 80090fc:	4227      	tst	r7, r4
 80090fe:	d116      	bne.n	800912e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8009100:	2c00      	cmp	r4, #0
 8009102:	d041      	beq.n	8009188 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8009104:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009108:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800910a:	bf1c      	itt	ne
 800910c:	f023 0307 	bicne.w	r3, r3, #7
 8009110:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009112:	b163      	cbz	r3, 800912e <pvPortMalloc+0x8a>
 8009114:	4a29      	ldr	r2, [pc, #164]	; (80091bc <pvPortMalloc+0x118>)
 8009116:	6816      	ldr	r6, [r2, #0]
 8009118:	42b3      	cmp	r3, r6
 800911a:	4690      	mov	r8, r2
 800911c:	d807      	bhi.n	800912e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800911e:	4a25      	ldr	r2, [pc, #148]	; (80091b4 <pvPortMalloc+0x110>)
 8009120:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009122:	6868      	ldr	r0, [r5, #4]
 8009124:	4283      	cmp	r3, r0
 8009126:	d804      	bhi.n	8009132 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8009128:	6809      	ldr	r1, [r1, #0]
 800912a:	428d      	cmp	r5, r1
 800912c:	d107      	bne.n	800913e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800912e:	2400      	movs	r4, #0
 8009130:	e02a      	b.n	8009188 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009132:	682c      	ldr	r4, [r5, #0]
 8009134:	2c00      	cmp	r4, #0
 8009136:	d0f7      	beq.n	8009128 <pvPortMalloc+0x84>
 8009138:	462a      	mov	r2, r5
 800913a:	4625      	mov	r5, r4
 800913c:	e7f1      	b.n	8009122 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800913e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009140:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009142:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009144:	1ac2      	subs	r2, r0, r3
 8009146:	2a10      	cmp	r2, #16
 8009148:	d90f      	bls.n	800916a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800914a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800914c:	0741      	lsls	r1, r0, #29
 800914e:	d008      	beq.n	8009162 <pvPortMalloc+0xbe>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	e7fe      	b.n	8009160 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009162:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009164:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009166:	f7ff ff79 	bl	800905c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800916a:	4913      	ldr	r1, [pc, #76]	; (80091b8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800916c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800916e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009170:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009172:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009174:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8009176:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800917a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800917e:	bf38      	it	cc
 8009180:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009182:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009184:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009186:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8009188:	f001 f874 	bl	800a274 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800918c:	0763      	lsls	r3, r4, #29
 800918e:	d008      	beq.n	80091a2 <pvPortMalloc+0xfe>
 8009190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009194:	f383 8811 	msr	BASEPRI, r3
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	e7fe      	b.n	80091a0 <pvPortMalloc+0xfc>
}
 80091a2:	4620      	mov	r0, r4
 80091a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a8:	200010c0 	.word	0x200010c0
 80091ac:	200230c4 	.word	0x200230c4
 80091b0:	200010c4 	.word	0x200010c4
 80091b4:	200230d0 	.word	0x200230d0
 80091b8:	200230cc 	.word	0x200230cc
 80091bc:	200230c8 	.word	0x200230c8

080091c0 <vPortFree>:
{
 80091c0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80091c2:	4604      	mov	r4, r0
 80091c4:	b370      	cbz	r0, 8009224 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80091c6:	4a18      	ldr	r2, [pc, #96]	; (8009228 <vPortFree+0x68>)
 80091c8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80091cc:	6812      	ldr	r2, [r2, #0]
 80091ce:	4213      	tst	r3, r2
 80091d0:	d108      	bne.n	80091e4 <vPortFree+0x24>
 80091d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	e7fe      	b.n	80091e2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091e4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80091e8:	b141      	cbz	r1, 80091fc <vPortFree+0x3c>
 80091ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ee:	f383 8811 	msr	BASEPRI, r3
 80091f2:	f3bf 8f6f 	isb	sy
 80091f6:	f3bf 8f4f 	dsb	sy
 80091fa:	e7fe      	b.n	80091fa <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091fc:	ea23 0302 	bic.w	r3, r3, r2
 8009200:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8009204:	f001 f828 	bl	800a258 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009208:	4a08      	ldr	r2, [pc, #32]	; (800922c <vPortFree+0x6c>)
 800920a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800920e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009210:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009214:	440b      	add	r3, r1
 8009216:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009218:	f7ff ff20 	bl	800905c <prvInsertBlockIntoFreeList>
}
 800921c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8009220:	f001 b828 	b.w	800a274 <xTaskResumeAll>
 8009224:	bd10      	pop	{r4, pc}
 8009226:	bf00      	nop
 8009228:	200230c4 	.word	0x200230c4
 800922c:	200230c8 	.word	0x200230c8

08009230 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009230:	4b0a      	ldr	r3, [pc, #40]	; (800925c <prvTaskExitError+0x2c>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	3301      	adds	r3, #1
 8009236:	d008      	beq.n	800924a <prvTaskExitError+0x1a>
 8009238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923c:	f383 8811 	msr	BASEPRI, r3
 8009240:	f3bf 8f6f 	isb	sy
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	e7fe      	b.n	8009248 <prvTaskExitError+0x18>
 800924a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	e7fe      	b.n	800925a <prvTaskExitError+0x2a>
 800925c:	20000160 	.word	0x20000160

08009260 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009260:	4806      	ldr	r0, [pc, #24]	; (800927c <prvPortStartFirstTask+0x1c>)
 8009262:	6800      	ldr	r0, [r0, #0]
 8009264:	6800      	ldr	r0, [r0, #0]
 8009266:	f380 8808 	msr	MSP, r0
 800926a:	b662      	cpsie	i
 800926c:	b661      	cpsie	f
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	df00      	svc	0
 8009278:	bf00      	nop
 800927a:	0000      	.short	0x0000
 800927c:	e000ed08 	.word	0xe000ed08

08009280 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009280:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009290 <vPortEnableVFP+0x10>
 8009284:	6801      	ldr	r1, [r0, #0]
 8009286:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800928a:	6001      	str	r1, [r0, #0]
 800928c:	4770      	bx	lr
 800928e:	0000      	.short	0x0000
 8009290:	e000ed88 	.word	0xe000ed88

08009294 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009294:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009298:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800929c:	4b07      	ldr	r3, [pc, #28]	; (80092bc <pxPortInitialiseStack+0x28>)
 800929e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80092a2:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80092a6:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80092aa:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80092ae:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80092b2:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80092b6:	3844      	subs	r0, #68	; 0x44
 80092b8:	4770      	bx	lr
 80092ba:	bf00      	nop
 80092bc:	08009231 	.word	0x08009231

080092c0 <SVC_Handler>:
	__asm volatile (
 80092c0:	4b07      	ldr	r3, [pc, #28]	; (80092e0 <pxCurrentTCBConst2>)
 80092c2:	6819      	ldr	r1, [r3, #0]
 80092c4:	6808      	ldr	r0, [r1, #0]
 80092c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ca:	f380 8809 	msr	PSP, r0
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f04f 0000 	mov.w	r0, #0
 80092d6:	f380 8811 	msr	BASEPRI, r0
 80092da:	4770      	bx	lr
 80092dc:	f3af 8000 	nop.w

080092e0 <pxCurrentTCBConst2>:
 80092e0:	200230e0 	.word	0x200230e0

080092e4 <vPortEnterCritical>:
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80092f4:	4a0a      	ldr	r2, [pc, #40]	; (8009320 <vPortEnterCritical+0x3c>)
 80092f6:	6813      	ldr	r3, [r2, #0]
 80092f8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80092fa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80092fc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80092fe:	d10d      	bne.n	800931c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009300:	4b08      	ldr	r3, [pc, #32]	; (8009324 <vPortEnterCritical+0x40>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009308:	d008      	beq.n	800931c <vPortEnterCritical+0x38>
 800930a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800930e:	f383 8811 	msr	BASEPRI, r3
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	e7fe      	b.n	800931a <vPortEnterCritical+0x36>
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20000160 	.word	0x20000160
 8009324:	e000ed04 	.word	0xe000ed04

08009328 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009328:	4a08      	ldr	r2, [pc, #32]	; (800934c <vPortExitCritical+0x24>)
 800932a:	6813      	ldr	r3, [r2, #0]
 800932c:	b943      	cbnz	r3, 8009340 <vPortExitCritical+0x18>
 800932e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009332:	f383 8811 	msr	BASEPRI, r3
 8009336:	f3bf 8f6f 	isb	sy
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	e7fe      	b.n	800933e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009340:	3b01      	subs	r3, #1
 8009342:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009344:	b90b      	cbnz	r3, 800934a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009346:	f383 8811 	msr	BASEPRI, r3
 800934a:	4770      	bx	lr
 800934c:	20000160 	.word	0x20000160

08009350 <PendSV_Handler>:
	__asm volatile
 8009350:	f3ef 8009 	mrs	r0, PSP
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	4b15      	ldr	r3, [pc, #84]	; (80093b0 <pxCurrentTCBConst>)
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	f01e 0f10 	tst.w	lr, #16
 8009360:	bf08      	it	eq
 8009362:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009366:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936a:	6010      	str	r0, [r2, #0]
 800936c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8009370:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009374:	f380 8811 	msr	BASEPRI, r0
 8009378:	f3bf 8f4f 	dsb	sy
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f001 f8d0 	bl	800a524 <vTaskSwitchContext>
 8009384:	f04f 0000 	mov.w	r0, #0
 8009388:	f380 8811 	msr	BASEPRI, r0
 800938c:	bc08      	pop	{r3}
 800938e:	6819      	ldr	r1, [r3, #0]
 8009390:	6808      	ldr	r0, [r1, #0]
 8009392:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009396:	f01e 0f10 	tst.w	lr, #16
 800939a:	bf08      	it	eq
 800939c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80093a0:	f380 8809 	msr	PSP, r0
 80093a4:	f3bf 8f6f 	isb	sy
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	f3af 8000 	nop.w

080093b0 <pxCurrentTCBConst>:
 80093b0:	200230e0 	.word	0x200230e0

080093b4 <xPortSysTickHandler>:
{
 80093b4:	b508      	push	{r3, lr}
	__asm volatile
 80093b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ba:	f383 8811 	msr	BASEPRI, r3
 80093be:	f3bf 8f6f 	isb	sy
 80093c2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80093c6:	f000 fff1 	bl	800a3ac <xTaskIncrementTick>
 80093ca:	b118      	cbz	r0, 80093d4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093cc:	4b03      	ldr	r3, [pc, #12]	; (80093dc <xPortSysTickHandler+0x28>)
 80093ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093d2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80093d4:	2300      	movs	r3, #0
 80093d6:	f383 8811 	msr	BASEPRI, r3
 80093da:	bd08      	pop	{r3, pc}
 80093dc:	e000ed04 	.word	0xe000ed04

080093e0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093e0:	4b06      	ldr	r3, [pc, #24]	; (80093fc <vPortSetupTimerInterrupt+0x1c>)
 80093e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80093ec:	4a04      	ldr	r2, [pc, #16]	; (8009400 <vPortSetupTimerInterrupt+0x20>)
 80093ee:	3b01      	subs	r3, #1
 80093f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093f2:	4b04      	ldr	r3, [pc, #16]	; (8009404 <vPortSetupTimerInterrupt+0x24>)
 80093f4:	2207      	movs	r2, #7
 80093f6:	601a      	str	r2, [r3, #0]
 80093f8:	4770      	bx	lr
 80093fa:	bf00      	nop
 80093fc:	20000000 	.word	0x20000000
 8009400:	e000e014 	.word	0xe000e014
 8009404:	e000e010 	.word	0xe000e010

08009408 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009408:	4b31      	ldr	r3, [pc, #196]	; (80094d0 <xPortStartScheduler+0xc8>)
 800940a:	4a32      	ldr	r2, [pc, #200]	; (80094d4 <xPortStartScheduler+0xcc>)
{
 800940c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800940e:	6819      	ldr	r1, [r3, #0]
 8009410:	4291      	cmp	r1, r2
 8009412:	d108      	bne.n	8009426 <xPortStartScheduler+0x1e>
	__asm volatile
 8009414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009418:	f383 8811 	msr	BASEPRI, r3
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f3bf 8f4f 	dsb	sy
 8009424:	e7fe      	b.n	8009424 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	4b2b      	ldr	r3, [pc, #172]	; (80094d8 <xPortStartScheduler+0xd0>)
 800942a:	429a      	cmp	r2, r3
 800942c:	d108      	bne.n	8009440 <xPortStartScheduler+0x38>
 800942e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009432:	f383 8811 	msr	BASEPRI, r3
 8009436:	f3bf 8f6f 	isb	sy
 800943a:	f3bf 8f4f 	dsb	sy
 800943e:	e7fe      	b.n	800943e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009440:	4b26      	ldr	r3, [pc, #152]	; (80094dc <xPortStartScheduler+0xd4>)
 8009442:	781a      	ldrb	r2, [r3, #0]
 8009444:	b2d2      	uxtb	r2, r2
 8009446:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009448:	22ff      	movs	r2, #255	; 0xff
 800944a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800944c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800944e:	4a24      	ldr	r2, [pc, #144]	; (80094e0 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009450:	b2db      	uxtb	r3, r3
 8009452:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009456:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800945a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800945e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009460:	4b20      	ldr	r3, [pc, #128]	; (80094e4 <xPortStartScheduler+0xdc>)
 8009462:	2207      	movs	r2, #7
 8009464:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009466:	2100      	movs	r1, #0
 8009468:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800946c:	0600      	lsls	r0, r0, #24
 800946e:	f102 34ff 	add.w	r4, r2, #4294967295
 8009472:	d423      	bmi.n	80094bc <xPortStartScheduler+0xb4>
 8009474:	b101      	cbz	r1, 8009478 <xPortStartScheduler+0x70>
 8009476:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800947c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8009480:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009482:	9b01      	ldr	r3, [sp, #4]
 8009484:	4a15      	ldr	r2, [pc, #84]	; (80094dc <xPortStartScheduler+0xd4>)
 8009486:	b2db      	uxtb	r3, r3
 8009488:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800948a:	4b17      	ldr	r3, [pc, #92]	; (80094e8 <xPortStartScheduler+0xe0>)
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8009492:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800949a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800949c:	f7ff ffa0 	bl	80093e0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80094a0:	4b12      	ldr	r3, [pc, #72]	; (80094ec <xPortStartScheduler+0xe4>)
 80094a2:	2200      	movs	r2, #0
 80094a4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80094a6:	f7ff feeb 	bl	8009280 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80094aa:	4a11      	ldr	r2, [pc, #68]	; (80094f0 <xPortStartScheduler+0xe8>)
 80094ac:	6813      	ldr	r3, [r2, #0]
 80094ae:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80094b2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80094b4:	f7ff fed4 	bl	8009260 <prvPortStartFirstTask>
	prvTaskExitError();
 80094b8:	f7ff feba 	bl	8009230 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80094bc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80094c0:	0052      	lsls	r2, r2, #1
 80094c2:	b2d2      	uxtb	r2, r2
 80094c4:	f88d 2003 	strb.w	r2, [sp, #3]
 80094c8:	2101      	movs	r1, #1
 80094ca:	4622      	mov	r2, r4
 80094cc:	e7cc      	b.n	8009468 <xPortStartScheduler+0x60>
 80094ce:	bf00      	nop
 80094d0:	e000ed00 	.word	0xe000ed00
 80094d4:	410fc271 	.word	0x410fc271
 80094d8:	410fc270 	.word	0x410fc270
 80094dc:	e000e400 	.word	0xe000e400
 80094e0:	200230d8 	.word	0x200230d8
 80094e4:	200230dc 	.word	0x200230dc
 80094e8:	e000ed20 	.word	0xe000ed20
 80094ec:	20000160 	.word	0x20000160
 80094f0:	e000ef34 	.word	0xe000ef34

080094f4 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80094f4:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80094f8:	2b0f      	cmp	r3, #15
 80094fa:	d90e      	bls.n	800951a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80094fc:	4a10      	ldr	r2, [pc, #64]	; (8009540 <vPortValidateInterruptPriority+0x4c>)
 80094fe:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009500:	4a10      	ldr	r2, [pc, #64]	; (8009544 <vPortValidateInterruptPriority+0x50>)
 8009502:	7812      	ldrb	r2, [r2, #0]
 8009504:	429a      	cmp	r2, r3
 8009506:	d908      	bls.n	800951a <vPortValidateInterruptPriority+0x26>
 8009508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800950c:	f383 8811 	msr	BASEPRI, r3
 8009510:	f3bf 8f6f 	isb	sy
 8009514:	f3bf 8f4f 	dsb	sy
 8009518:	e7fe      	b.n	8009518 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800951a:	4b0b      	ldr	r3, [pc, #44]	; (8009548 <vPortValidateInterruptPriority+0x54>)
 800951c:	4a0b      	ldr	r2, [pc, #44]	; (800954c <vPortValidateInterruptPriority+0x58>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	6812      	ldr	r2, [r2, #0]
 8009522:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009526:	4293      	cmp	r3, r2
 8009528:	d908      	bls.n	800953c <vPortValidateInterruptPriority+0x48>
 800952a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800952e:	f383 8811 	msr	BASEPRI, r3
 8009532:	f3bf 8f6f 	isb	sy
 8009536:	f3bf 8f4f 	dsb	sy
 800953a:	e7fe      	b.n	800953a <vPortValidateInterruptPriority+0x46>
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	e000e3f0 	.word	0xe000e3f0
 8009544:	200230d8 	.word	0x200230d8
 8009548:	e000ed0c 	.word	0xe000ed0c
 800954c:	200230dc 	.word	0x200230dc

08009550 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009550:	b570      	push	{r4, r5, r6, lr}
 8009552:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009554:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009556:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8009558:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800955a:	b942      	cbnz	r2, 800956e <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800955c:	6805      	ldr	r5, [r0, #0]
 800955e:	b99d      	cbnz	r5, 8009588 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8009560:	6840      	ldr	r0, [r0, #4]
 8009562:	f001 fac7 	bl	800aaf4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8009566:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009568:	3601      	adds	r6, #1
 800956a:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 800956c:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800956e:	b96d      	cbnz	r5, 800958c <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8009570:	6880      	ldr	r0, [r0, #8]
 8009572:	f001 fc1b 	bl	800adac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009576:	68a3      	ldr	r3, [r4, #8]
 8009578:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800957a:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800957c:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800957e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009580:	4293      	cmp	r3, r2
 8009582:	d301      	bcc.n	8009588 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009584:	6823      	ldr	r3, [r4, #0]
 8009586:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8009588:	2000      	movs	r0, #0
 800958a:	e7ed      	b.n	8009568 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800958c:	68c0      	ldr	r0, [r0, #12]
 800958e:	f001 fc0d 	bl	800adac <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009592:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009594:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009596:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009598:	425b      	negs	r3, r3
 800959a:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800959c:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800959e:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80095a0:	bf3e      	ittt	cc
 80095a2:	6862      	ldrcc	r2, [r4, #4]
 80095a4:	189b      	addcc	r3, r3, r2
 80095a6:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80095a8:	2d02      	cmp	r5, #2
 80095aa:	d1ed      	bne.n	8009588 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80095ac:	b10e      	cbz	r6, 80095b2 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 80095ae:	3e01      	subs	r6, #1
 80095b0:	e7ea      	b.n	8009588 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 80095b2:	4630      	mov	r0, r6
 80095b4:	e7d8      	b.n	8009568 <prvCopyDataToQueue+0x18>

080095b6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80095b6:	4603      	mov	r3, r0
 80095b8:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80095bc:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095be:	b162      	cbz	r2, 80095da <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80095c0:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80095c2:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80095c4:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80095c6:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80095c8:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80095ca:	bf24      	itt	cs
 80095cc:	6819      	ldrcs	r1, [r3, #0]
 80095ce:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80095d0:	68d9      	ldr	r1, [r3, #12]
	}
}
 80095d2:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80095d6:	f001 bbe9 	b.w	800adac <memcpy>
}
 80095da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80095e0:	b570      	push	{r4, r5, r6, lr}
 80095e2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80095e4:	f7ff fe7e 	bl	80092e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80095e8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095ec:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80095f0:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095f2:	2d00      	cmp	r5, #0
 80095f4:	dc14      	bgt.n	8009620 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80095f6:	23ff      	movs	r3, #255	; 0xff
 80095f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80095fc:	f7ff fe94 	bl	8009328 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009600:	f7ff fe70 	bl	80092e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009604:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009608:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 800960c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800960e:	2d00      	cmp	r5, #0
 8009610:	dc12      	bgt.n	8009638 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009612:	23ff      	movs	r3, #255	; 0xff
 8009614:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8009618:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800961c:	f7ff be84 	b.w	8009328 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009620:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009622:	2b00      	cmp	r3, #0
 8009624:	d0e7      	beq.n	80095f6 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009626:	4630      	mov	r0, r6
 8009628:	f001 f816 	bl	800a658 <xTaskRemoveFromEventList>
 800962c:	b108      	cbz	r0, 8009632 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 800962e:	f001 f8f7 	bl	800a820 <vTaskMissedYield>
 8009632:	3d01      	subs	r5, #1
 8009634:	b26d      	sxtb	r5, r5
 8009636:	e7dc      	b.n	80095f2 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009638:	6923      	ldr	r3, [r4, #16]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d0e9      	beq.n	8009612 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800963e:	4630      	mov	r0, r6
 8009640:	f001 f80a 	bl	800a658 <xTaskRemoveFromEventList>
 8009644:	b108      	cbz	r0, 800964a <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8009646:	f001 f8eb 	bl	800a820 <vTaskMissedYield>
 800964a:	3d01      	subs	r5, #1
 800964c:	b26d      	sxtb	r5, r5
 800964e:	e7de      	b.n	800960e <prvUnlockQueue+0x2e>

08009650 <xQueueGenericReset>:
{
 8009650:	b538      	push	{r3, r4, r5, lr}
 8009652:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8009654:	4604      	mov	r4, r0
 8009656:	b940      	cbnz	r0, 800966a <xQueueGenericReset+0x1a>
 8009658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965c:	f383 8811 	msr	BASEPRI, r3
 8009660:	f3bf 8f6f 	isb	sy
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	e7fe      	b.n	8009668 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800966a:	f7ff fe3b 	bl	80092e4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800966e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8009670:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009672:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009674:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009676:	4343      	muls	r3, r0
 8009678:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800967a:	1a1b      	subs	r3, r3, r0
 800967c:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800967e:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009680:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009682:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8009684:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009686:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8009688:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800968c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8009690:	b995      	cbnz	r5, 80096b8 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009692:	6923      	ldr	r3, [r4, #16]
 8009694:	b163      	cbz	r3, 80096b0 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009696:	f104 0010 	add.w	r0, r4, #16
 800969a:	f000 ffdd 	bl	800a658 <xTaskRemoveFromEventList>
 800969e:	b138      	cbz	r0, 80096b0 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 80096a0:	4b0a      	ldr	r3, [pc, #40]	; (80096cc <xQueueGenericReset+0x7c>)
 80096a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096a6:	601a      	str	r2, [r3, #0]
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80096b0:	f7ff fe3a 	bl	8009328 <vPortExitCritical>
}
 80096b4:	2001      	movs	r0, #1
 80096b6:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80096b8:	f104 0010 	add.w	r0, r4, #16
 80096bc:	f7ff fc8c 	bl	8008fd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80096c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096c4:	f7ff fc88 	bl	8008fd8 <vListInitialise>
 80096c8:	e7f2      	b.n	80096b0 <xQueueGenericReset+0x60>
 80096ca:	bf00      	nop
 80096cc:	e000ed04 	.word	0xe000ed04

080096d0 <xQueueGenericCreate>:
	{
 80096d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d2:	460d      	mov	r5, r1
 80096d4:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80096d6:	4606      	mov	r6, r0
 80096d8:	b940      	cbnz	r0, 80096ec <xQueueGenericCreate+0x1c>
 80096da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096de:	f383 8811 	msr	BASEPRI, r3
 80096e2:	f3bf 8f6f 	isb	sy
 80096e6:	f3bf 8f4f 	dsb	sy
 80096ea:	e7fe      	b.n	80096ea <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096ec:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80096ee:	3050      	adds	r0, #80	; 0x50
 80096f0:	f7ff fcd8 	bl	80090a4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80096f4:	4604      	mov	r4, r0
 80096f6:	b148      	cbz	r0, 800970c <xQueueGenericCreate+0x3c>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80096f8:	b955      	cbnz	r5, 8009710 <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80096fa:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80096fc:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80096fe:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009700:	2101      	movs	r1, #1
 8009702:	4620      	mov	r0, r4
 8009704:	f7ff ffa4 	bl	8009650 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8009708:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
 800970c:	4620      	mov	r0, r4
 800970e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009710:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009714:	6003      	str	r3, [r0, #0]
 8009716:	e7f1      	b.n	80096fc <xQueueGenericCreate+0x2c>

08009718 <xQueueGenericSend>:
{
 8009718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800971c:	4689      	mov	r9, r1
 800971e:	9201      	str	r2, [sp, #4]
 8009720:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8009722:	4604      	mov	r4, r0
 8009724:	b940      	cbnz	r0, 8009738 <xQueueGenericSend+0x20>
 8009726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	e7fe      	b.n	8009736 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009738:	2900      	cmp	r1, #0
 800973a:	f040 8088 	bne.w	800984e <xQueueGenericSend+0x136>
 800973e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009740:	2b00      	cmp	r3, #0
 8009742:	f000 8084 	beq.w	800984e <xQueueGenericSend+0x136>
 8009746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	e7fe      	b.n	8009756 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009758:	9e01      	ldr	r6, [sp, #4]
 800975a:	2e00      	cmp	r6, #0
 800975c:	f000 8082 	beq.w	8009864 <xQueueGenericSend+0x14c>
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	e7fe      	b.n	8009770 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009772:	9d01      	ldr	r5, [sp, #4]
 8009774:	b91d      	cbnz	r5, 800977e <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8009776:	f7ff fdd7 	bl	8009328 <vPortExitCritical>
			return errQUEUE_FULL;
 800977a:	2000      	movs	r0, #0
 800977c:	e058      	b.n	8009830 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 800977e:	b916      	cbnz	r6, 8009786 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8009780:	a802      	add	r0, sp, #8
 8009782:	f000 ffcb 	bl	800a71c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8009786:	f7ff fdcf 	bl	8009328 <vPortExitCritical>
		vTaskSuspendAll();
 800978a:	f000 fd65 	bl	800a258 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800978e:	f7ff fda9 	bl	80092e4 <vPortEnterCritical>
 8009792:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009796:	2bff      	cmp	r3, #255	; 0xff
 8009798:	bf08      	it	eq
 800979a:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800979e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80097a2:	2bff      	cmp	r3, #255	; 0xff
 80097a4:	bf08      	it	eq
 80097a6:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 80097aa:	f7ff fdbd 	bl	8009328 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097ae:	a901      	add	r1, sp, #4
 80097b0:	a802      	add	r0, sp, #8
 80097b2:	f000 ffd7 	bl	800a764 <xTaskCheckForTimeOut>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d143      	bne.n	8009842 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80097ba:	f7ff fd93 	bl	80092e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80097be:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80097c0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80097c2:	f7ff fdb1 	bl	8009328 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80097c6:	42ae      	cmp	r6, r5
 80097c8:	d135      	bne.n	8009836 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80097ca:	9901      	ldr	r1, [sp, #4]
 80097cc:	f104 0010 	add.w	r0, r4, #16
 80097d0:	f000 ff1e 	bl	800a610 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80097d4:	4620      	mov	r0, r4
 80097d6:	f7ff ff03 	bl	80095e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80097da:	f000 fd4b 	bl	800a274 <xTaskResumeAll>
 80097de:	b938      	cbnz	r0, 80097f0 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 80097e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80097e4:	f8ca 3000 	str.w	r3, [sl]
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80097f2:	f7ff fd77 	bl	80092e4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80097f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80097f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d301      	bcc.n	8009802 <xQueueGenericSend+0xea>
 80097fe:	2f02      	cmp	r7, #2
 8009800:	d1b7      	bne.n	8009772 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009802:	463a      	mov	r2, r7
 8009804:	4649      	mov	r1, r9
 8009806:	4620      	mov	r0, r4
 8009808:	f7ff fea2 	bl	8009550 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800980c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800980e:	b11b      	cbz	r3, 8009818 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009810:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009814:	f000 ff20 	bl	800a658 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8009818:	b138      	cbz	r0, 800982a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 800981a:	4b19      	ldr	r3, [pc, #100]	; (8009880 <xQueueGenericSend+0x168>)
 800981c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009820:	601a      	str	r2, [r3, #0]
 8009822:	f3bf 8f4f 	dsb	sy
 8009826:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800982a:	f7ff fd7d 	bl	8009328 <vPortExitCritical>
				return pdPASS;
 800982e:	2001      	movs	r0, #1
}
 8009830:	b004      	add	sp, #16
 8009832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8009836:	4620      	mov	r0, r4
 8009838:	f7ff fed2 	bl	80095e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800983c:	f000 fd1a 	bl	800a274 <xTaskResumeAll>
 8009840:	e7d6      	b.n	80097f0 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8009842:	4620      	mov	r0, r4
 8009844:	f7ff fecc 	bl	80095e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009848:	f000 fd14 	bl	800a274 <xTaskResumeAll>
 800984c:	e795      	b.n	800977a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800984e:	2f02      	cmp	r7, #2
 8009850:	d102      	bne.n	8009858 <xQueueGenericSend+0x140>
 8009852:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009854:	2b01      	cmp	r3, #1
 8009856:	d10a      	bne.n	800986e <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009858:	f001 f8b8 	bl	800a9cc <xTaskGetSchedulerState>
 800985c:	2800      	cmp	r0, #0
 800985e:	f43f af7b 	beq.w	8009758 <xQueueGenericSend+0x40>
 8009862:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8009864:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8009868:	f8df a014 	ldr.w	sl, [pc, #20]	; 8009880 <xQueueGenericSend+0x168>
 800986c:	e7c1      	b.n	80097f2 <xQueueGenericSend+0xda>
 800986e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009872:	f383 8811 	msr	BASEPRI, r3
 8009876:	f3bf 8f6f 	isb	sy
 800987a:	f3bf 8f4f 	dsb	sy
 800987e:	e7fe      	b.n	800987e <xQueueGenericSend+0x166>
 8009880:	e000ed04 	.word	0xe000ed04

08009884 <xQueueGenericSendFromISR>:
{
 8009884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009888:	4688      	mov	r8, r1
 800988a:	4691      	mov	r9, r2
 800988c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800988e:	4604      	mov	r4, r0
 8009890:	b940      	cbnz	r0, 80098a4 <xQueueGenericSendFromISR+0x20>
 8009892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	e7fe      	b.n	80098a2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098a4:	bb09      	cbnz	r1, 80098ea <xQueueGenericSendFromISR+0x66>
 80098a6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80098a8:	b1fb      	cbz	r3, 80098ea <xQueueGenericSendFromISR+0x66>
 80098aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	e7fe      	b.n	80098ba <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80098bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80098c0:	f000 feca 	bl	800a658 <xTaskRemoveFromEventList>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	d034      	beq.n	8009932 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 80098c8:	f1b9 0f00 	cmp.w	r9, #0
 80098cc:	d031      	beq.n	8009932 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80098ce:	2001      	movs	r0, #1
 80098d0:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 80098d4:	f386 8811 	msr	BASEPRI, r6
}
 80098d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80098dc:	3501      	adds	r5, #1
 80098de:	b26d      	sxtb	r5, r5
 80098e0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80098e4:	e025      	b.n	8009932 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 80098e6:	2000      	movs	r0, #0
 80098e8:	e7f4      	b.n	80098d4 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098ea:	2f02      	cmp	r7, #2
 80098ec:	d102      	bne.n	80098f4 <xQueueGenericSendFromISR+0x70>
 80098ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d120      	bne.n	8009936 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098f4:	f7ff fdfe 	bl	80094f4 <vPortValidateInterruptPriority>
	__asm volatile
 80098f8:	f3ef 8611 	mrs	r6, BASEPRI
 80098fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009900:	f383 8811 	msr	BASEPRI, r3
 8009904:	f3bf 8f6f 	isb	sy
 8009908:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800990c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800990e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009910:	429a      	cmp	r2, r3
 8009912:	d301      	bcc.n	8009918 <xQueueGenericSendFromISR+0x94>
 8009914:	2f02      	cmp	r7, #2
 8009916:	d1e6      	bne.n	80098e6 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009918:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800991c:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 800991e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009920:	4641      	mov	r1, r8
 8009922:	4620      	mov	r0, r4
 8009924:	f7ff fe14 	bl	8009550 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009928:	1c6b      	adds	r3, r5, #1
 800992a:	d1d7      	bne.n	80098dc <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800992c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1c4      	bne.n	80098bc <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8009932:	2001      	movs	r0, #1
 8009934:	e7ce      	b.n	80098d4 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8009936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800993a:	f383 8811 	msr	BASEPRI, r3
 800993e:	f3bf 8f6f 	isb	sy
 8009942:	f3bf 8f4f 	dsb	sy
 8009946:	e7fe      	b.n	8009946 <xQueueGenericSendFromISR+0xc2>

08009948 <xQueueGiveFromISR>:
{
 8009948:	b570      	push	{r4, r5, r6, lr}
 800994a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800994c:	4604      	mov	r4, r0
 800994e:	b940      	cbnz	r0, 8009962 <xQueueGiveFromISR+0x1a>
 8009950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009954:	f383 8811 	msr	BASEPRI, r3
 8009958:	f3bf 8f6f 	isb	sy
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	e7fe      	b.n	8009960 <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 8009962:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009964:	b143      	cbz	r3, 8009978 <xQueueGiveFromISR+0x30>
 8009966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800996a:	f383 8811 	msr	BASEPRI, r3
 800996e:	f3bf 8f6f 	isb	sy
 8009972:	f3bf 8f4f 	dsb	sy
 8009976:	e7fe      	b.n	8009976 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8009978:	6803      	ldr	r3, [r0, #0]
 800997a:	b90b      	cbnz	r3, 8009980 <xQueueGiveFromISR+0x38>
 800997c:	6843      	ldr	r3, [r0, #4]
 800997e:	bb73      	cbnz	r3, 80099de <xQueueGiveFromISR+0x96>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009980:	f7ff fdb8 	bl	80094f4 <vPortValidateInterruptPriority>
	__asm volatile
 8009984:	f3ef 8611 	mrs	r6, BASEPRI
 8009988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800998c:	f383 8811 	msr	BASEPRI, r3
 8009990:	f3bf 8f6f 	isb	sy
 8009994:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009998:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 800999a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800999c:	429a      	cmp	r2, r3
 800999e:	d301      	bcc.n	80099a4 <xQueueGiveFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 80099a0:	2000      	movs	r0, #0
 80099a2:	e014      	b.n	80099ce <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 80099a4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80099a8:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 80099aa:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80099ac:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 80099ae:	1c5a      	adds	r2, r3, #1
 80099b0:	d110      	bne.n	80099d4 <xQueueGiveFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099b4:	b90b      	cbnz	r3, 80099ba <xQueueGiveFromISR+0x72>
			xReturn = pdPASS;
 80099b6:	2001      	movs	r0, #1
 80099b8:	e009      	b.n	80099ce <xQueueGiveFromISR+0x86>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80099be:	f000 fe4b 	bl	800a658 <xTaskRemoveFromEventList>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	d0f7      	beq.n	80099b6 <xQueueGiveFromISR+0x6e>
							if( pxHigherPriorityTaskWoken != NULL )
 80099c6:	2d00      	cmp	r5, #0
 80099c8:	d0f5      	beq.n	80099b6 <xQueueGiveFromISR+0x6e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80099ca:	2001      	movs	r0, #1
 80099cc:	6028      	str	r0, [r5, #0]
	__asm volatile
 80099ce:	f386 8811 	msr	BASEPRI, r6
}
 80099d2:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80099d4:	3301      	adds	r3, #1
 80099d6:	b25b      	sxtb	r3, r3
 80099d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80099dc:	e7eb      	b.n	80099b6 <xQueueGiveFromISR+0x6e>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	e7fe      	b.n	80099ee <xQueueGiveFromISR+0xa6>

080099f0 <xQueueGenericReceive>:
{
 80099f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099f4:	4688      	mov	r8, r1
 80099f6:	9201      	str	r2, [sp, #4]
 80099f8:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 80099fa:	4604      	mov	r4, r0
 80099fc:	b940      	cbnz	r0, 8009a10 <xQueueGenericReceive+0x20>
 80099fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a02:	f383 8811 	msr	BASEPRI, r3
 8009a06:	f3bf 8f6f 	isb	sy
 8009a0a:	f3bf 8f4f 	dsb	sy
 8009a0e:	e7fe      	b.n	8009a0e <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a10:	2900      	cmp	r1, #0
 8009a12:	f040 80a5 	bne.w	8009b60 <xQueueGenericReceive+0x170>
 8009a16:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f000 80a1 	beq.w	8009b60 <xQueueGenericReceive+0x170>
 8009a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a22:	f383 8811 	msr	BASEPRI, r3
 8009a26:	f3bf 8f6f 	isb	sy
 8009a2a:	f3bf 8f4f 	dsb	sy
 8009a2e:	e7fe      	b.n	8009a2e <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a30:	9e01      	ldr	r6, [sp, #4]
 8009a32:	2e00      	cmp	r6, #0
 8009a34:	f000 809a 	beq.w	8009b6c <xQueueGenericReceive+0x17c>
 8009a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a3c:	f383 8811 	msr	BASEPRI, r3
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	f3bf 8f4f 	dsb	sy
 8009a48:	e7fe      	b.n	8009a48 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8009a4c:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d06d      	beq.n	8009b2e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a52:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009a56:	e05f      	b.n	8009b18 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a58:	9d01      	ldr	r5, [sp, #4]
 8009a5a:	b91d      	cbnz	r5, 8009a64 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8009a5c:	f7ff fc64 	bl	8009328 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8009a60:	4628      	mov	r0, r5
 8009a62:	e067      	b.n	8009b34 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 8009a64:	b916      	cbnz	r6, 8009a6c <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 8009a66:	a802      	add	r0, sp, #8
 8009a68:	f000 fe58 	bl	800a71c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8009a6c:	f7ff fc5c 	bl	8009328 <vPortExitCritical>
		vTaskSuspendAll();
 8009a70:	f000 fbf2 	bl	800a258 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a74:	f7ff fc36 	bl	80092e4 <vPortEnterCritical>
 8009a78:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009a7c:	2bff      	cmp	r3, #255	; 0xff
 8009a7e:	bf08      	it	eq
 8009a80:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8009a84:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009a88:	2bff      	cmp	r3, #255	; 0xff
 8009a8a:	bf08      	it	eq
 8009a8c:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8009a90:	f7ff fc4a 	bl	8009328 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009a94:	a901      	add	r1, sp, #4
 8009a96:	a802      	add	r0, sp, #8
 8009a98:	f000 fe64 	bl	800a764 <xTaskCheckForTimeOut>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d152      	bne.n	8009b46 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8009aa0:	f7ff fc20 	bl	80092e4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009aa4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8009aa6:	f7ff fc3f 	bl	8009328 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009aaa:	2d00      	cmp	r5, #0
 8009aac:	d145      	bne.n	8009b3a <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009aae:	6823      	ldr	r3, [r4, #0]
 8009ab0:	b933      	cbnz	r3, 8009ac0 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 8009ab2:	f7ff fc17 	bl	80092e4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8009ab6:	6860      	ldr	r0, [r4, #4]
 8009ab8:	f000 ffa6 	bl	800aa08 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8009abc:	f7ff fc34 	bl	8009328 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ac0:	9901      	ldr	r1, [sp, #4]
 8009ac2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009ac6:	f000 fda3 	bl	800a610 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009aca:	4620      	mov	r0, r4
 8009acc:	f7ff fd88 	bl	80095e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009ad0:	f000 fbd0 	bl	800a274 <xTaskResumeAll>
 8009ad4:	b938      	cbnz	r0, 8009ae6 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 8009ad6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009ada:	f8ca 3000 	str.w	r3, [sl]
 8009ade:	f3bf 8f4f 	dsb	sy
 8009ae2:	f3bf 8f6f 	isb	sy
 8009ae6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8009ae8:	f7ff fbfc 	bl	80092e4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009aec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009aee:	2d00      	cmp	r5, #0
 8009af0:	d0b2      	beq.n	8009a58 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009af2:	4641      	mov	r1, r8
 8009af4:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8009af6:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009af8:	f7ff fd5d 	bl	80095b6 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8009afc:	f1b9 0f00 	cmp.w	r9, #0
 8009b00:	d1a3      	bne.n	8009a4a <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b02:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8009b04:	3d01      	subs	r5, #1
 8009b06:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b08:	b913      	cbnz	r3, 8009b10 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8009b0a:	f001 f877 	bl	800abfc <pvTaskIncrementMutexHeldCount>
 8009b0e:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b10:	6923      	ldr	r3, [r4, #16]
 8009b12:	b163      	cbz	r3, 8009b2e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b14:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b18:	f000 fd9e 	bl	800a658 <xTaskRemoveFromEventList>
 8009b1c:	b138      	cbz	r0, 8009b2e <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 8009b1e:	4b15      	ldr	r3, [pc, #84]	; (8009b74 <xQueueGenericReceive+0x184>)
 8009b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b24:	601a      	str	r2, [r3, #0]
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8009b2e:	f7ff fbfb 	bl	8009328 <vPortExitCritical>
				return pdPASS;
 8009b32:	2001      	movs	r0, #1
}
 8009b34:	b004      	add	sp, #16
 8009b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	f7ff fd50 	bl	80095e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b40:	f000 fb98 	bl	800a274 <xTaskResumeAll>
 8009b44:	e7cf      	b.n	8009ae6 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 8009b46:	4620      	mov	r0, r4
 8009b48:	f7ff fd4a 	bl	80095e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b4c:	f000 fb92 	bl	800a274 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8009b50:	f7ff fbc8 	bl	80092e4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009b54:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8009b56:	f7ff fbe7 	bl	8009328 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b5a:	2d00      	cmp	r5, #0
 8009b5c:	d1c3      	bne.n	8009ae6 <xQueueGenericReceive+0xf6>
 8009b5e:	e77f      	b.n	8009a60 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b60:	f000 ff34 	bl	800a9cc <xTaskGetSchedulerState>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	f43f af63 	beq.w	8009a30 <xQueueGenericReceive+0x40>
 8009b6a:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8009b6c:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8009b6e:	f8df a004 	ldr.w	sl, [pc, #4]	; 8009b74 <xQueueGenericReceive+0x184>
 8009b72:	e7b9      	b.n	8009ae8 <xQueueGenericReceive+0xf8>
 8009b74:	e000ed04 	.word	0xe000ed04

08009b78 <xQueueReceiveFromISR>:
{
 8009b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b7c:	4689      	mov	r9, r1
 8009b7e:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8009b80:	4605      	mov	r5, r0
 8009b82:	b940      	cbnz	r0, 8009b96 <xQueueReceiveFromISR+0x1e>
 8009b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b88:	f383 8811 	msr	BASEPRI, r3
 8009b8c:	f3bf 8f6f 	isb	sy
 8009b90:	f3bf 8f4f 	dsb	sy
 8009b94:	e7fe      	b.n	8009b94 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b96:	bb71      	cbnz	r1, 8009bf6 <xQueueReceiveFromISR+0x7e>
 8009b98:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009b9a:	b363      	cbz	r3, 8009bf6 <xQueueReceiveFromISR+0x7e>
 8009b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba0:	f383 8811 	msr	BASEPRI, r3
 8009ba4:	f3bf 8f6f 	isb	sy
 8009ba8:	f3bf 8f4f 	dsb	sy
 8009bac:	e7fe      	b.n	8009bac <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 8009bae:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009bb2:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 8009bb4:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	f7ff fcfd 	bl	80095b6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8009bbc:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 8009bbe:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8009bc0:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8009bc2:	d113      	bne.n	8009bec <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009bc4:	692b      	ldr	r3, [r5, #16]
 8009bc6:	b90b      	cbnz	r3, 8009bcc <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 8009bc8:	2001      	movs	r0, #1
 8009bca:	e00b      	b.n	8009be4 <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009bcc:	f105 0010 	add.w	r0, r5, #16
 8009bd0:	f000 fd42 	bl	800a658 <xTaskRemoveFromEventList>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	d0f7      	beq.n	8009bc8 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 8009bd8:	f1b8 0f00 	cmp.w	r8, #0
 8009bdc:	d0f4      	beq.n	8009bc8 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009bde:	2001      	movs	r0, #1
 8009be0:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 8009be4:	f387 8811 	msr	BASEPRI, r7
}
 8009be8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009bec:	3601      	adds	r6, #1
 8009bee:	b276      	sxtb	r6, r6
 8009bf0:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 8009bf4:	e7e8      	b.n	8009bc8 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009bf6:	f7ff fc7d 	bl	80094f4 <vPortValidateInterruptPriority>
	__asm volatile
 8009bfa:	f3ef 8711 	mrs	r7, BASEPRI
 8009bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c0e:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c10:	2c00      	cmp	r4, #0
 8009c12:	d1cc      	bne.n	8009bae <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 8009c14:	4620      	mov	r0, r4
 8009c16:	e7e5      	b.n	8009be4 <xQueueReceiveFromISR+0x6c>

08009c18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009c18:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009c1a:	4a07      	ldr	r2, [pc, #28]	; (8009c38 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c1c:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009c1e:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8009c22:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8009c26:	b91d      	cbnz	r5, 8009c30 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009c28:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009c2c:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009c2e:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c30:	3301      	adds	r3, #1
 8009c32:	2b08      	cmp	r3, #8
 8009c34:	d1f3      	bne.n	8009c1e <vQueueAddToRegistry+0x6>
 8009c36:	bd30      	pop	{r4, r5, pc}
 8009c38:	200246fc 	.word	0x200246fc

08009c3c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009c3c:	b510      	push	{r4, lr}

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009c3e:	4a08      	ldr	r2, [pc, #32]	; (8009c60 <vQueueUnregisterQueue+0x24>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c40:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009c42:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009c46:	684c      	ldr	r4, [r1, #4]
 8009c48:	4284      	cmp	r4, r0
 8009c4a:	d104      	bne.n	8009c56 <vQueueUnregisterQueue+0x1a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	f842 0033 	str.w	r0, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009c52:	6048      	str	r0, [r1, #4]
				break;
 8009c54:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c56:	3301      	adds	r3, #1
 8009c58:	2b08      	cmp	r3, #8
 8009c5a:	d1f2      	bne.n	8009c42 <vQueueUnregisterQueue+0x6>
 8009c5c:	bd10      	pop	{r4, pc}
 8009c5e:	bf00      	nop
 8009c60:	200246fc 	.word	0x200246fc

08009c64 <vQueueDelete>:
{
 8009c64:	b510      	push	{r4, lr}
	configASSERT( pxQueue );
 8009c66:	4604      	mov	r4, r0
 8009c68:	b940      	cbnz	r0, 8009c7c <vQueueDelete+0x18>
	__asm volatile
 8009c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c6e:	f383 8811 	msr	BASEPRI, r3
 8009c72:	f3bf 8f6f 	isb	sy
 8009c76:	f3bf 8f4f 	dsb	sy
 8009c7a:	e7fe      	b.n	8009c7a <vQueueDelete+0x16>
		vQueueUnregisterQueue( pxQueue );
 8009c7c:	f7ff ffde 	bl	8009c3c <vQueueUnregisterQueue>
		vPortFree( pxQueue );
 8009c80:	4620      	mov	r0, r4
}
 8009c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vPortFree( pxQueue );
 8009c86:	f7ff ba9b 	b.w	80091c0 <vPortFree>

08009c8a <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b08c      	sub	sp, #48	; 0x30
 8009c8e:	af04      	add	r7, sp, #16
 8009c90:	60f8      	str	r0, [r7, #12]
 8009c92:	60b9      	str	r1, [r7, #8]
 8009c94:	603b      	str	r3, [r7, #0]
 8009c96:	4613      	mov	r3, r2
 8009c98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c9a:	88fb      	ldrh	r3, [r7, #6]
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7ff fa00 	bl	80090a4 <pvPortMalloc>
 8009ca4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d00e      	beq.n	8009cca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009cac:	2060      	movs	r0, #96	; 0x60
 8009cae:	f7ff f9f9 	bl	80090a4 <pvPortMalloc>
 8009cb2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009cb4:	69fb      	ldr	r3, [r7, #28]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d003      	beq.n	8009cc2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009cba:	69fb      	ldr	r3, [r7, #28]
 8009cbc:	697a      	ldr	r2, [r7, #20]
 8009cbe:	631a      	str	r2, [r3, #48]	; 0x30
 8009cc0:	e005      	b.n	8009cce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009cc2:	6978      	ldr	r0, [r7, #20]
 8009cc4:	f7ff fa7c 	bl	80091c0 <vPortFree>
 8009cc8:	e001      	b.n	8009cce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009cce:	69fb      	ldr	r3, [r7, #28]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d013      	beq.n	8009cfc <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009cd4:	88fa      	ldrh	r2, [r7, #6]
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	9303      	str	r3, [sp, #12]
 8009cda:	69fb      	ldr	r3, [r7, #28]
 8009cdc:	9302      	str	r3, [sp, #8]
 8009cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce0:	9301      	str	r3, [sp, #4]
 8009ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce4:	9300      	str	r3, [sp, #0]
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	68b9      	ldr	r1, [r7, #8]
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	f000 f80e 	bl	8009d0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cf0:	69f8      	ldr	r0, [r7, #28]
 8009cf2:	f000 f895 	bl	8009e20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	61bb      	str	r3, [r7, #24]
 8009cfa:	e002      	b.n	8009d02 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8009d00:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009d02:	69bb      	ldr	r3, [r7, #24]
	}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3720      	adds	r7, #32
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b088      	sub	sp, #32
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	60b9      	str	r1, [r7, #8]
 8009d16:	607a      	str	r2, [r7, #4]
 8009d18:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d1c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	461a      	mov	r2, r3
 8009d24:	21a5      	movs	r1, #165	; 0xa5
 8009d26:	f001 f84c 	bl	800adc2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009d34:	3b01      	subs	r3, #1
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	4413      	add	r3, r2
 8009d3a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	f023 0307 	bic.w	r3, r3, #7
 8009d42:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	f003 0307 	and.w	r3, r3, #7
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d009      	beq.n	8009d62 <prvInitialiseNewTask+0x56>
 8009d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	617b      	str	r3, [r7, #20]
 8009d60:	e7fe      	b.n	8009d60 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009d62:	2300      	movs	r3, #0
 8009d64:	61fb      	str	r3, [r7, #28]
 8009d66:	e012      	b.n	8009d8e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009d68:	68ba      	ldr	r2, [r7, #8]
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	7819      	ldrb	r1, [r3, #0]
 8009d70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	4413      	add	r3, r2
 8009d76:	3334      	adds	r3, #52	; 0x34
 8009d78:	460a      	mov	r2, r1
 8009d7a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8009d7c:	68ba      	ldr	r2, [r7, #8]
 8009d7e:	69fb      	ldr	r3, [r7, #28]
 8009d80:	4413      	add	r3, r2
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d006      	beq.n	8009d96 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	61fb      	str	r3, [r7, #28]
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	2b0f      	cmp	r3, #15
 8009d92:	d9e9      	bls.n	8009d68 <prvInitialiseNewTask+0x5c>
 8009d94:	e000      	b.n	8009d98 <prvInitialiseNewTask+0x8c>
		{
			break;
 8009d96:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009da2:	2b06      	cmp	r3, #6
 8009da4:	d901      	bls.n	8009daa <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009da6:	2306      	movs	r3, #6
 8009da8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009dae:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009db4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db8:	2200      	movs	r2, #0
 8009dba:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f7ff f914 	bl	8008fee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dc8:	3318      	adds	r3, #24
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7ff f90f 	bl	8008fee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dd4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd8:	f1c3 0207 	rsb	r2, r3, #7
 8009ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dde:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009de4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de8:	2200      	movs	r2, #0
 8009dea:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dee:	2200      	movs	r2, #0
 8009df0:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009dfa:	683a      	ldr	r2, [r7, #0]
 8009dfc:	68f9      	ldr	r1, [r7, #12]
 8009dfe:	69b8      	ldr	r0, [r7, #24]
 8009e00:	f7ff fa48 	bl	8009294 <pxPortInitialiseStack>
 8009e04:	4602      	mov	r2, r0
 8009e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e08:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d002      	beq.n	8009e16 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e16:	bf00      	nop
 8009e18:	3720      	adds	r7, #32
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
	...

08009e20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b082      	sub	sp, #8
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009e28:	f7ff fa5c 	bl	80092e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009e2c:	4b2c      	ldr	r3, [pc, #176]	; (8009ee0 <prvAddNewTaskToReadyList+0xc0>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	3301      	adds	r3, #1
 8009e32:	4a2b      	ldr	r2, [pc, #172]	; (8009ee0 <prvAddNewTaskToReadyList+0xc0>)
 8009e34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009e36:	4b2b      	ldr	r3, [pc, #172]	; (8009ee4 <prvAddNewTaskToReadyList+0xc4>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d109      	bne.n	8009e52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009e3e:	4a29      	ldr	r2, [pc, #164]	; (8009ee4 <prvAddNewTaskToReadyList+0xc4>)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009e44:	4b26      	ldr	r3, [pc, #152]	; (8009ee0 <prvAddNewTaskToReadyList+0xc0>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d110      	bne.n	8009e6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009e4c:	f000 fd0c 	bl	800a868 <prvInitialiseTaskLists>
 8009e50:	e00d      	b.n	8009e6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009e52:	4b25      	ldr	r3, [pc, #148]	; (8009ee8 <prvAddNewTaskToReadyList+0xc8>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d109      	bne.n	8009e6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009e5a:	4b22      	ldr	r3, [pc, #136]	; (8009ee4 <prvAddNewTaskToReadyList+0xc4>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d802      	bhi.n	8009e6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009e68:	4a1e      	ldr	r2, [pc, #120]	; (8009ee4 <prvAddNewTaskToReadyList+0xc4>)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009e6e:	4b1f      	ldr	r3, [pc, #124]	; (8009eec <prvAddNewTaskToReadyList+0xcc>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	3301      	adds	r3, #1
 8009e74:	4a1d      	ldr	r2, [pc, #116]	; (8009eec <prvAddNewTaskToReadyList+0xcc>)
 8009e76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009e78:	4b1c      	ldr	r3, [pc, #112]	; (8009eec <prvAddNewTaskToReadyList+0xcc>)
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e84:	2201      	movs	r2, #1
 8009e86:	409a      	lsls	r2, r3
 8009e88:	4b19      	ldr	r3, [pc, #100]	; (8009ef0 <prvAddNewTaskToReadyList+0xd0>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	4a18      	ldr	r2, [pc, #96]	; (8009ef0 <prvAddNewTaskToReadyList+0xd0>)
 8009e90:	6013      	str	r3, [r2, #0]
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e96:	4613      	mov	r3, r2
 8009e98:	009b      	lsls	r3, r3, #2
 8009e9a:	4413      	add	r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	4a15      	ldr	r2, [pc, #84]	; (8009ef4 <prvAddNewTaskToReadyList+0xd4>)
 8009ea0:	441a      	add	r2, r3
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	3304      	adds	r3, #4
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	4610      	mov	r0, r2
 8009eaa:	f7ff f8a3 	bl	8008ff4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009eae:	f7ff fa3b 	bl	8009328 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009eb2:	4b0d      	ldr	r3, [pc, #52]	; (8009ee8 <prvAddNewTaskToReadyList+0xc8>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d00e      	beq.n	8009ed8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009eba:	4b0a      	ldr	r3, [pc, #40]	; (8009ee4 <prvAddNewTaskToReadyList+0xc4>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d207      	bcs.n	8009ed8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009ec8:	4b0b      	ldr	r3, [pc, #44]	; (8009ef8 <prvAddNewTaskToReadyList+0xd8>)
 8009eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ece:	601a      	str	r2, [r3, #0]
 8009ed0:	f3bf 8f4f 	dsb	sy
 8009ed4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ed8:	bf00      	nop
 8009eda:	3708      	adds	r7, #8
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	200231e0 	.word	0x200231e0
 8009ee4:	200230e0 	.word	0x200230e0
 8009ee8:	200231ec 	.word	0x200231ec
 8009eec:	200231fc 	.word	0x200231fc
 8009ef0:	200231e8 	.word	0x200231e8
 8009ef4:	200230e4 	.word	0x200230e4
 8009ef8:	e000ed04 	.word	0xe000ed04

08009efc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009f04:	2300      	movs	r3, #0
 8009f06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d016      	beq.n	8009f3c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009f0e:	4b13      	ldr	r3, [pc, #76]	; (8009f5c <vTaskDelay+0x60>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d009      	beq.n	8009f2a <vTaskDelay+0x2e>
 8009f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1a:	f383 8811 	msr	BASEPRI, r3
 8009f1e:	f3bf 8f6f 	isb	sy
 8009f22:	f3bf 8f4f 	dsb	sy
 8009f26:	60bb      	str	r3, [r7, #8]
 8009f28:	e7fe      	b.n	8009f28 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009f2a:	f000 f995 	bl	800a258 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f2e:	2100      	movs	r1, #0
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f000 fe77 	bl	800ac24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009f36:	f000 f99d 	bl	800a274 <xTaskResumeAll>
 8009f3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d107      	bne.n	8009f52 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009f42:	4b07      	ldr	r3, [pc, #28]	; (8009f60 <vTaskDelay+0x64>)
 8009f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	f3bf 8f4f 	dsb	sy
 8009f4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f52:	bf00      	nop
 8009f54:	3710      	adds	r7, #16
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20023208 	.word	0x20023208
 8009f60:	e000ed04 	.word	0xe000ed04

08009f64 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009f6c:	f7ff f9ba 	bl	80092e4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d102      	bne.n	8009f7c <vTaskSuspend+0x18>
 8009f76:	4b37      	ldr	r3, [pc, #220]	; (800a054 <vTaskSuspend+0xf0>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	e000      	b.n	8009f7e <vTaskSuspend+0x1a>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	3304      	adds	r3, #4
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7ff f858 	bl	800903a <uxListRemove>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d115      	bne.n	8009fbc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f94:	4930      	ldr	r1, [pc, #192]	; (800a058 <vTaskSuspend+0xf4>)
 8009f96:	4613      	mov	r3, r2
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	4413      	add	r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	440b      	add	r3, r1
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d10a      	bne.n	8009fbc <vTaskSuspend+0x58>
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009faa:	2201      	movs	r2, #1
 8009fac:	fa02 f303 	lsl.w	r3, r2, r3
 8009fb0:	43da      	mvns	r2, r3
 8009fb2:	4b2a      	ldr	r3, [pc, #168]	; (800a05c <vTaskSuspend+0xf8>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4013      	ands	r3, r2
 8009fb8:	4a28      	ldr	r2, [pc, #160]	; (800a05c <vTaskSuspend+0xf8>)
 8009fba:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d004      	beq.n	8009fce <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	3318      	adds	r3, #24
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f7ff f836 	bl	800903a <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	3304      	adds	r3, #4
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	4822      	ldr	r0, [pc, #136]	; (800a060 <vTaskSuspend+0xfc>)
 8009fd6:	f7ff f80d 	bl	8008ff4 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 8009fda:	f7ff f9a5 	bl	8009328 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8009fde:	4b21      	ldr	r3, [pc, #132]	; (800a064 <vTaskSuspend+0x100>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d005      	beq.n	8009ff2 <vTaskSuspend+0x8e>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8009fe6:	f7ff f97d 	bl	80092e4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8009fea:	f000 fcc9 	bl	800a980 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8009fee:	f7ff f99b 	bl	8009328 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8009ff2:	4b18      	ldr	r3, [pc, #96]	; (800a054 <vTaskSuspend+0xf0>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d126      	bne.n	800a04a <vTaskSuspend+0xe6>
		{
			if( xSchedulerRunning != pdFALSE )
 8009ffc:	4b19      	ldr	r3, [pc, #100]	; (800a064 <vTaskSuspend+0x100>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d016      	beq.n	800a032 <vTaskSuspend+0xce>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800a004:	4b18      	ldr	r3, [pc, #96]	; (800a068 <vTaskSuspend+0x104>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d009      	beq.n	800a020 <vTaskSuspend+0xbc>
 800a00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	60bb      	str	r3, [r7, #8]
 800a01e:	e7fe      	b.n	800a01e <vTaskSuspend+0xba>
				portYIELD_WITHIN_API();
 800a020:	4b12      	ldr	r3, [pc, #72]	; (800a06c <vTaskSuspend+0x108>)
 800a022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a026:	601a      	str	r2, [r3, #0]
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a030:	e00b      	b.n	800a04a <vTaskSuspend+0xe6>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800a032:	4b0b      	ldr	r3, [pc, #44]	; (800a060 <vTaskSuspend+0xfc>)
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	4b0e      	ldr	r3, [pc, #56]	; (800a070 <vTaskSuspend+0x10c>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d103      	bne.n	800a046 <vTaskSuspend+0xe2>
					pxCurrentTCB = NULL;
 800a03e:	4b05      	ldr	r3, [pc, #20]	; (800a054 <vTaskSuspend+0xf0>)
 800a040:	2200      	movs	r2, #0
 800a042:	601a      	str	r2, [r3, #0]
	}
 800a044:	e001      	b.n	800a04a <vTaskSuspend+0xe6>
					vTaskSwitchContext();
 800a046:	f000 fa6d 	bl	800a524 <vTaskSwitchContext>
	}
 800a04a:	bf00      	nop
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	200230e0 	.word	0x200230e0
 800a058:	200230e4 	.word	0x200230e4
 800a05c:	200231e8 	.word	0x200231e8
 800a060:	200231cc 	.word	0x200231cc
 800a064:	200231ec 	.word	0x200231ec
 800a068:	20023208 	.word	0x20023208
 800a06c:	e000ed04 	.word	0xe000ed04
 800a070:	200231e0 	.word	0x200231e0

0800a074 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800a074:	b480      	push	{r7}
 800a076:	b087      	sub	sp, #28
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800a07c:	2300      	movs	r3, #0
 800a07e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d109      	bne.n	800a09e <prvTaskIsTaskSuspended+0x2a>
 800a08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a08e:	f383 8811 	msr	BASEPRI, r3
 800a092:	f3bf 8f6f 	isb	sy
 800a096:	f3bf 8f4f 	dsb	sy
 800a09a:	60fb      	str	r3, [r7, #12]
 800a09c:	e7fe      	b.n	800a09c <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	4a0f      	ldr	r2, [pc, #60]	; (800a0e0 <prvTaskIsTaskSuspended+0x6c>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d101      	bne.n	800a0ac <prvTaskIsTaskSuspended+0x38>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	e000      	b.n	800a0ae <prvTaskIsTaskSuspended+0x3a>
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00f      	beq.n	800a0d2 <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0b6:	4a0b      	ldr	r2, [pc, #44]	; (800a0e4 <prvTaskIsTaskSuspended+0x70>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d00a      	beq.n	800a0d2 <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d101      	bne.n	800a0c8 <prvTaskIsTaskSuspended+0x54>
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	e000      	b.n	800a0ca <prvTaskIsTaskSuspended+0x56>
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d001      	beq.n	800a0d2 <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a0d2:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	371c      	adds	r7, #28
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr
 800a0e0:	200231cc 	.word	0x200231cc
 800a0e4:	200231a0 	.word	0x200231a0

0800a0e8 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b08a      	sub	sp, #40	; 0x28
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d109      	bne.n	800a112 <xTaskResumeFromISR+0x2a>
 800a0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a102:	f383 8811 	msr	BASEPRI, r3
 800a106:	f3bf 8f6f 	isb	sy
 800a10a:	f3bf 8f4f 	dsb	sy
 800a10e:	61bb      	str	r3, [r7, #24]
 800a110:	e7fe      	b.n	800a110 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a112:	f7ff f9ef 	bl	80094f4 <vPortValidateInterruptPriority>
	__asm volatile
 800a116:	f3ef 8211 	mrs	r2, BASEPRI
 800a11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a11e:	f383 8811 	msr	BASEPRI, r3
 800a122:	f3bf 8f6f 	isb	sy
 800a126:	f3bf 8f4f 	dsb	sy
 800a12a:	617a      	str	r2, [r7, #20]
 800a12c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a12e:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a130:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a132:	6a38      	ldr	r0, [r7, #32]
 800a134:	f7ff ff9e 	bl	800a074 <prvTaskIsTaskSuspended>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d02f      	beq.n	800a19e <xTaskResumeFromISR+0xb6>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a13e:	4b1d      	ldr	r3, [pc, #116]	; (800a1b4 <xTaskResumeFromISR+0xcc>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d125      	bne.n	800a192 <xTaskResumeFromISR+0xaa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a146:	6a3b      	ldr	r3, [r7, #32]
 800a148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a14a:	4b1b      	ldr	r3, [pc, #108]	; (800a1b8 <xTaskResumeFromISR+0xd0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a150:	429a      	cmp	r2, r3
 800a152:	d301      	bcc.n	800a158 <xTaskResumeFromISR+0x70>
					{
						xYieldRequired = pdTRUE;
 800a154:	2301      	movs	r3, #1
 800a156:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a158:	6a3b      	ldr	r3, [r7, #32]
 800a15a:	3304      	adds	r3, #4
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fe ff6c 	bl	800903a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a162:	6a3b      	ldr	r3, [r7, #32]
 800a164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a166:	2201      	movs	r2, #1
 800a168:	409a      	lsls	r2, r3
 800a16a:	4b14      	ldr	r3, [pc, #80]	; (800a1bc <xTaskResumeFromISR+0xd4>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4313      	orrs	r3, r2
 800a170:	4a12      	ldr	r2, [pc, #72]	; (800a1bc <xTaskResumeFromISR+0xd4>)
 800a172:	6013      	str	r3, [r2, #0]
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a178:	4613      	mov	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	4413      	add	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4a0f      	ldr	r2, [pc, #60]	; (800a1c0 <xTaskResumeFromISR+0xd8>)
 800a182:	441a      	add	r2, r3
 800a184:	6a3b      	ldr	r3, [r7, #32]
 800a186:	3304      	adds	r3, #4
 800a188:	4619      	mov	r1, r3
 800a18a:	4610      	mov	r0, r2
 800a18c:	f7fe ff32 	bl	8008ff4 <vListInsertEnd>
 800a190:	e005      	b.n	800a19e <xTaskResumeFromISR+0xb6>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	3318      	adds	r3, #24
 800a196:	4619      	mov	r1, r3
 800a198:	480a      	ldr	r0, [pc, #40]	; (800a1c4 <xTaskResumeFromISR+0xdc>)
 800a19a:	f7fe ff2b 	bl	8008ff4 <vListInsertEnd>
 800a19e:	69fb      	ldr	r3, [r7, #28]
 800a1a0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800a1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3728      	adds	r7, #40	; 0x28
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20023208 	.word	0x20023208
 800a1b8:	200230e0 	.word	0x200230e0
 800a1bc:	200231e8 	.word	0x200231e8
 800a1c0:	200230e4 	.word	0x200230e4
 800a1c4:	200231a0 	.word	0x200231a0

0800a1c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b086      	sub	sp, #24
 800a1cc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a1ce:	4b1c      	ldr	r3, [pc, #112]	; (800a240 <vTaskStartScheduler+0x78>)
 800a1d0:	9301      	str	r3, [sp, #4]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	9300      	str	r3, [sp, #0]
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	2280      	movs	r2, #128	; 0x80
 800a1da:	491a      	ldr	r1, [pc, #104]	; (800a244 <vTaskStartScheduler+0x7c>)
 800a1dc:	481a      	ldr	r0, [pc, #104]	; (800a248 <vTaskStartScheduler+0x80>)
 800a1de:	f7ff fd54 	bl	8009c8a <xTaskCreate>
 800a1e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2b01      	cmp	r3, #1
 800a1e8:	d117      	bne.n	800a21a <vTaskStartScheduler+0x52>
	__asm volatile
 800a1ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ee:	f383 8811 	msr	BASEPRI, r3
 800a1f2:	f3bf 8f6f 	isb	sy
 800a1f6:	f3bf 8f4f 	dsb	sy
 800a1fa:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a1fc:	4b13      	ldr	r3, [pc, #76]	; (800a24c <vTaskStartScheduler+0x84>)
 800a1fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a202:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a204:	4b12      	ldr	r3, [pc, #72]	; (800a250 <vTaskStartScheduler+0x88>)
 800a206:	2201      	movs	r2, #1
 800a208:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a20a:	4b12      	ldr	r3, [pc, #72]	; (800a254 <vTaskStartScheduler+0x8c>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a210:	f7f7 fa00 	bl	8001614 <SetupRunTimeStatsTimer>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a214:	f7ff f8f8 	bl	8009408 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a218:	e00d      	b.n	800a236 <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a220:	d109      	bne.n	800a236 <vTaskStartScheduler+0x6e>
 800a222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a226:	f383 8811 	msr	BASEPRI, r3
 800a22a:	f3bf 8f6f 	isb	sy
 800a22e:	f3bf 8f4f 	dsb	sy
 800a232:	607b      	str	r3, [r7, #4]
 800a234:	e7fe      	b.n	800a234 <vTaskStartScheduler+0x6c>
}
 800a236:	bf00      	nop
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20023204 	.word	0x20023204
 800a244:	0800cf34 	.word	0x0800cf34
 800a248:	0800a839 	.word	0x0800a839
 800a24c:	20023200 	.word	0x20023200
 800a250:	200231ec 	.word	0x200231ec
 800a254:	200231e4 	.word	0x200231e4

0800a258 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a258:	b480      	push	{r7}
 800a25a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a25c:	4b04      	ldr	r3, [pc, #16]	; (800a270 <vTaskSuspendAll+0x18>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	3301      	adds	r3, #1
 800a262:	4a03      	ldr	r2, [pc, #12]	; (800a270 <vTaskSuspendAll+0x18>)
 800a264:	6013      	str	r3, [r2, #0]
}
 800a266:	bf00      	nop
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr
 800a270:	20023208 	.word	0x20023208

0800a274 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a27a:	2300      	movs	r3, #0
 800a27c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a27e:	2300      	movs	r3, #0
 800a280:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a282:	4b41      	ldr	r3, [pc, #260]	; (800a388 <xTaskResumeAll+0x114>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d109      	bne.n	800a29e <xTaskResumeAll+0x2a>
 800a28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	603b      	str	r3, [r7, #0]
 800a29c:	e7fe      	b.n	800a29c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a29e:	f7ff f821 	bl	80092e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a2a2:	4b39      	ldr	r3, [pc, #228]	; (800a388 <xTaskResumeAll+0x114>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	4a37      	ldr	r2, [pc, #220]	; (800a388 <xTaskResumeAll+0x114>)
 800a2aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2ac:	4b36      	ldr	r3, [pc, #216]	; (800a388 <xTaskResumeAll+0x114>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d161      	bne.n	800a378 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a2b4:	4b35      	ldr	r3, [pc, #212]	; (800a38c <xTaskResumeAll+0x118>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d05d      	beq.n	800a378 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a2bc:	e02e      	b.n	800a31c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a2be:	4b34      	ldr	r3, [pc, #208]	; (800a390 <xTaskResumeAll+0x11c>)
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	68db      	ldr	r3, [r3, #12]
 800a2c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	3318      	adds	r3, #24
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7fe feb5 	bl	800903a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	3304      	adds	r3, #4
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f7fe feb0 	bl	800903a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2de:	2201      	movs	r2, #1
 800a2e0:	409a      	lsls	r2, r3
 800a2e2:	4b2c      	ldr	r3, [pc, #176]	; (800a394 <xTaskResumeAll+0x120>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	4a2a      	ldr	r2, [pc, #168]	; (800a394 <xTaskResumeAll+0x120>)
 800a2ea:	6013      	str	r3, [r2, #0]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	4413      	add	r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	4a27      	ldr	r2, [pc, #156]	; (800a398 <xTaskResumeAll+0x124>)
 800a2fa:	441a      	add	r2, r3
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	3304      	adds	r3, #4
 800a300:	4619      	mov	r1, r3
 800a302:	4610      	mov	r0, r2
 800a304:	f7fe fe76 	bl	8008ff4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a30c:	4b23      	ldr	r3, [pc, #140]	; (800a39c <xTaskResumeAll+0x128>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a312:	429a      	cmp	r2, r3
 800a314:	d302      	bcc.n	800a31c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800a316:	4b22      	ldr	r3, [pc, #136]	; (800a3a0 <xTaskResumeAll+0x12c>)
 800a318:	2201      	movs	r2, #1
 800a31a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a31c:	4b1c      	ldr	r3, [pc, #112]	; (800a390 <xTaskResumeAll+0x11c>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1cc      	bne.n	800a2be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d001      	beq.n	800a32e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a32a:	f000 fb29 	bl	800a980 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a32e:	4b1d      	ldr	r3, [pc, #116]	; (800a3a4 <xTaskResumeAll+0x130>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d010      	beq.n	800a35c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a33a:	f000 f837 	bl	800a3ac <xTaskIncrementTick>
 800a33e:	4603      	mov	r3, r0
 800a340:	2b00      	cmp	r3, #0
 800a342:	d002      	beq.n	800a34a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800a344:	4b16      	ldr	r3, [pc, #88]	; (800a3a0 <xTaskResumeAll+0x12c>)
 800a346:	2201      	movs	r2, #1
 800a348:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	3b01      	subs	r3, #1
 800a34e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1f1      	bne.n	800a33a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800a356:	4b13      	ldr	r3, [pc, #76]	; (800a3a4 <xTaskResumeAll+0x130>)
 800a358:	2200      	movs	r2, #0
 800a35a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a35c:	4b10      	ldr	r3, [pc, #64]	; (800a3a0 <xTaskResumeAll+0x12c>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d009      	beq.n	800a378 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a364:	2301      	movs	r3, #1
 800a366:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a368:	4b0f      	ldr	r3, [pc, #60]	; (800a3a8 <xTaskResumeAll+0x134>)
 800a36a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a36e:	601a      	str	r2, [r3, #0]
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a378:	f7fe ffd6 	bl	8009328 <vPortExitCritical>

	return xAlreadyYielded;
 800a37c:	68bb      	ldr	r3, [r7, #8]
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop
 800a388:	20023208 	.word	0x20023208
 800a38c:	200231e0 	.word	0x200231e0
 800a390:	200231a0 	.word	0x200231a0
 800a394:	200231e8 	.word	0x200231e8
 800a398:	200230e4 	.word	0x200230e4
 800a39c:	200230e0 	.word	0x200230e0
 800a3a0:	200231f4 	.word	0x200231f4
 800a3a4:	200231f0 	.word	0x200231f0
 800a3a8:	e000ed04 	.word	0xe000ed04

0800a3ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b086      	sub	sp, #24
 800a3b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3b6:	4b50      	ldr	r3, [pc, #320]	; (800a4f8 <xTaskIncrementTick+0x14c>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	f040 808c 	bne.w	800a4d8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800a3c0:	4b4e      	ldr	r3, [pc, #312]	; (800a4fc <xTaskIncrementTick+0x150>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a3c8:	4a4c      	ldr	r2, [pc, #304]	; (800a4fc <xTaskIncrementTick+0x150>)
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d11f      	bne.n	800a414 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800a3d4:	4b4a      	ldr	r3, [pc, #296]	; (800a500 <xTaskIncrementTick+0x154>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d009      	beq.n	800a3f2 <xTaskIncrementTick+0x46>
 800a3de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3e2:	f383 8811 	msr	BASEPRI, r3
 800a3e6:	f3bf 8f6f 	isb	sy
 800a3ea:	f3bf 8f4f 	dsb	sy
 800a3ee:	603b      	str	r3, [r7, #0]
 800a3f0:	e7fe      	b.n	800a3f0 <xTaskIncrementTick+0x44>
 800a3f2:	4b43      	ldr	r3, [pc, #268]	; (800a500 <xTaskIncrementTick+0x154>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	60fb      	str	r3, [r7, #12]
 800a3f8:	4b42      	ldr	r3, [pc, #264]	; (800a504 <xTaskIncrementTick+0x158>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a40      	ldr	r2, [pc, #256]	; (800a500 <xTaskIncrementTick+0x154>)
 800a3fe:	6013      	str	r3, [r2, #0]
 800a400:	4a40      	ldr	r2, [pc, #256]	; (800a504 <xTaskIncrementTick+0x158>)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6013      	str	r3, [r2, #0]
 800a406:	4b40      	ldr	r3, [pc, #256]	; (800a508 <xTaskIncrementTick+0x15c>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	3301      	adds	r3, #1
 800a40c:	4a3e      	ldr	r2, [pc, #248]	; (800a508 <xTaskIncrementTick+0x15c>)
 800a40e:	6013      	str	r3, [r2, #0]
 800a410:	f000 fab6 	bl	800a980 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a414:	4b3d      	ldr	r3, [pc, #244]	; (800a50c <xTaskIncrementTick+0x160>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d34d      	bcc.n	800a4ba <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a41e:	4b38      	ldr	r3, [pc, #224]	; (800a500 <xTaskIncrementTick+0x154>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d101      	bne.n	800a42c <xTaskIncrementTick+0x80>
 800a428:	2301      	movs	r3, #1
 800a42a:	e000      	b.n	800a42e <xTaskIncrementTick+0x82>
 800a42c:	2300      	movs	r3, #0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d004      	beq.n	800a43c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a432:	4b36      	ldr	r3, [pc, #216]	; (800a50c <xTaskIncrementTick+0x160>)
 800a434:	f04f 32ff 	mov.w	r2, #4294967295
 800a438:	601a      	str	r2, [r3, #0]
					break;
 800a43a:	e03e      	b.n	800a4ba <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a43c:	4b30      	ldr	r3, [pc, #192]	; (800a500 <xTaskIncrementTick+0x154>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	68db      	ldr	r3, [r3, #12]
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a44c:	693a      	ldr	r2, [r7, #16]
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	429a      	cmp	r2, r3
 800a452:	d203      	bcs.n	800a45c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a454:	4a2d      	ldr	r2, [pc, #180]	; (800a50c <xTaskIncrementTick+0x160>)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6013      	str	r3, [r2, #0]
						break;
 800a45a:	e02e      	b.n	800a4ba <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	3304      	adds	r3, #4
 800a460:	4618      	mov	r0, r3
 800a462:	f7fe fdea 	bl	800903a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d004      	beq.n	800a478 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	3318      	adds	r3, #24
 800a472:	4618      	mov	r0, r3
 800a474:	f7fe fde1 	bl	800903a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a47c:	2201      	movs	r2, #1
 800a47e:	409a      	lsls	r2, r3
 800a480:	4b23      	ldr	r3, [pc, #140]	; (800a510 <xTaskIncrementTick+0x164>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4313      	orrs	r3, r2
 800a486:	4a22      	ldr	r2, [pc, #136]	; (800a510 <xTaskIncrementTick+0x164>)
 800a488:	6013      	str	r3, [r2, #0]
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a48e:	4613      	mov	r3, r2
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	4413      	add	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	4a1f      	ldr	r2, [pc, #124]	; (800a514 <xTaskIncrementTick+0x168>)
 800a498:	441a      	add	r2, r3
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	3304      	adds	r3, #4
 800a49e:	4619      	mov	r1, r3
 800a4a0:	4610      	mov	r0, r2
 800a4a2:	f7fe fda7 	bl	8008ff4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4aa:	4b1b      	ldr	r3, [pc, #108]	; (800a518 <xTaskIncrementTick+0x16c>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d3b4      	bcc.n	800a41e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4b8:	e7b1      	b.n	800a41e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a4ba:	4b17      	ldr	r3, [pc, #92]	; (800a518 <xTaskIncrementTick+0x16c>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4c0:	4914      	ldr	r1, [pc, #80]	; (800a514 <xTaskIncrementTick+0x168>)
 800a4c2:	4613      	mov	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	4413      	add	r3, r2
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	440b      	add	r3, r1
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d907      	bls.n	800a4e2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	617b      	str	r3, [r7, #20]
 800a4d6:	e004      	b.n	800a4e2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a4d8:	4b10      	ldr	r3, [pc, #64]	; (800a51c <xTaskIncrementTick+0x170>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	4a0f      	ldr	r2, [pc, #60]	; (800a51c <xTaskIncrementTick+0x170>)
 800a4e0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a4e2:	4b0f      	ldr	r3, [pc, #60]	; (800a520 <xTaskIncrementTick+0x174>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d001      	beq.n	800a4ee <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a4ee:	697b      	ldr	r3, [r7, #20]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3718      	adds	r7, #24
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	20023208 	.word	0x20023208
 800a4fc:	200231e4 	.word	0x200231e4
 800a500:	20023198 	.word	0x20023198
 800a504:	2002319c 	.word	0x2002319c
 800a508:	200231f8 	.word	0x200231f8
 800a50c:	20023200 	.word	0x20023200
 800a510:	200231e8 	.word	0x200231e8
 800a514:	200230e4 	.word	0x200230e4
 800a518:	200230e0 	.word	0x200230e0
 800a51c:	200231f0 	.word	0x200231f0
 800a520:	200231f4 	.word	0x200231f4

0800a524 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b086      	sub	sp, #24
 800a528:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a52a:	4b32      	ldr	r3, [pc, #200]	; (800a5f4 <vTaskSwitchContext+0xd0>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d003      	beq.n	800a53a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a532:	4b31      	ldr	r3, [pc, #196]	; (800a5f8 <vTaskSwitchContext+0xd4>)
 800a534:	2201      	movs	r2, #1
 800a536:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a538:	e057      	b.n	800a5ea <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 800a53a:	4b2f      	ldr	r3, [pc, #188]	; (800a5f8 <vTaskSwitchContext+0xd4>)
 800a53c:	2200      	movs	r2, #0
 800a53e:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800a540:	f7f7 f862 	bl	8001608 <GetRunTimeStatsValue>
 800a544:	4602      	mov	r2, r0
 800a546:	4b2d      	ldr	r3, [pc, #180]	; (800a5fc <vTaskSwitchContext+0xd8>)
 800a548:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800a54a:	4b2c      	ldr	r3, [pc, #176]	; (800a5fc <vTaskSwitchContext+0xd8>)
 800a54c:	681a      	ldr	r2, [r3, #0]
 800a54e:	4b2c      	ldr	r3, [pc, #176]	; (800a600 <vTaskSwitchContext+0xdc>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	429a      	cmp	r2, r3
 800a554:	d909      	bls.n	800a56a <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800a556:	4b2b      	ldr	r3, [pc, #172]	; (800a604 <vTaskSwitchContext+0xe0>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a55c:	4a27      	ldr	r2, [pc, #156]	; (800a5fc <vTaskSwitchContext+0xd8>)
 800a55e:	6810      	ldr	r0, [r2, #0]
 800a560:	4a27      	ldr	r2, [pc, #156]	; (800a600 <vTaskSwitchContext+0xdc>)
 800a562:	6812      	ldr	r2, [r2, #0]
 800a564:	1a82      	subs	r2, r0, r2
 800a566:	440a      	add	r2, r1
 800a568:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 800a56a:	4b24      	ldr	r3, [pc, #144]	; (800a5fc <vTaskSwitchContext+0xd8>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a24      	ldr	r2, [pc, #144]	; (800a600 <vTaskSwitchContext+0xdc>)
 800a570:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a572:	4b25      	ldr	r3, [pc, #148]	; (800a608 <vTaskSwitchContext+0xe4>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	fab3 f383 	clz	r3, r3
 800a57e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a580:	7afb      	ldrb	r3, [r7, #11]
 800a582:	f1c3 031f 	rsb	r3, r3, #31
 800a586:	617b      	str	r3, [r7, #20]
 800a588:	4920      	ldr	r1, [pc, #128]	; (800a60c <vTaskSwitchContext+0xe8>)
 800a58a:	697a      	ldr	r2, [r7, #20]
 800a58c:	4613      	mov	r3, r2
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	4413      	add	r3, r2
 800a592:	009b      	lsls	r3, r3, #2
 800a594:	440b      	add	r3, r1
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d109      	bne.n	800a5b0 <vTaskSwitchContext+0x8c>
	__asm volatile
 800a59c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a0:	f383 8811 	msr	BASEPRI, r3
 800a5a4:	f3bf 8f6f 	isb	sy
 800a5a8:	f3bf 8f4f 	dsb	sy
 800a5ac:	607b      	str	r3, [r7, #4]
 800a5ae:	e7fe      	b.n	800a5ae <vTaskSwitchContext+0x8a>
 800a5b0:	697a      	ldr	r2, [r7, #20]
 800a5b2:	4613      	mov	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	4413      	add	r3, r2
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	4a14      	ldr	r2, [pc, #80]	; (800a60c <vTaskSwitchContext+0xe8>)
 800a5bc:	4413      	add	r3, r2
 800a5be:	613b      	str	r3, [r7, #16]
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	685b      	ldr	r3, [r3, #4]
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	605a      	str	r2, [r3, #4]
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	685a      	ldr	r2, [r3, #4]
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	3308      	adds	r3, #8
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	d104      	bne.n	800a5e0 <vTaskSwitchContext+0xbc>
 800a5d6:	693b      	ldr	r3, [r7, #16]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	685a      	ldr	r2, [r3, #4]
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	605a      	str	r2, [r3, #4]
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	4a07      	ldr	r2, [pc, #28]	; (800a604 <vTaskSwitchContext+0xe0>)
 800a5e8:	6013      	str	r3, [r2, #0]
}
 800a5ea:	bf00      	nop
 800a5ec:	3718      	adds	r7, #24
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	20023208 	.word	0x20023208
 800a5f8:	200231f4 	.word	0x200231f4
 800a5fc:	20023210 	.word	0x20023210
 800a600:	2002320c 	.word	0x2002320c
 800a604:	200230e0 	.word	0x200230e0
 800a608:	200231e8 	.word	0x200231e8
 800a60c:	200230e4 	.word	0x200230e4

0800a610 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
 800a618:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d109      	bne.n	800a634 <vTaskPlaceOnEventList+0x24>
 800a620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	60fb      	str	r3, [r7, #12]
 800a632:	e7fe      	b.n	800a632 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a634:	4b07      	ldr	r3, [pc, #28]	; (800a654 <vTaskPlaceOnEventList+0x44>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	3318      	adds	r3, #24
 800a63a:	4619      	mov	r1, r3
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f7fe fce5 	bl	800900c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a642:	2101      	movs	r1, #1
 800a644:	6838      	ldr	r0, [r7, #0]
 800a646:	f000 faed 	bl	800ac24 <prvAddCurrentTaskToDelayedList>
}
 800a64a:	bf00      	nop
 800a64c:	3710      	adds	r7, #16
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	200230e0 	.word	0x200230e0

0800a658 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b086      	sub	sp, #24
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d109      	bne.n	800a682 <xTaskRemoveFromEventList+0x2a>
 800a66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	60fb      	str	r3, [r7, #12]
 800a680:	e7fe      	b.n	800a680 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	3318      	adds	r3, #24
 800a686:	4618      	mov	r0, r3
 800a688:	f7fe fcd7 	bl	800903a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a68c:	4b1d      	ldr	r3, [pc, #116]	; (800a704 <xTaskRemoveFromEventList+0xac>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d11c      	bne.n	800a6ce <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	3304      	adds	r3, #4
 800a698:	4618      	mov	r0, r3
 800a69a:	f7fe fcce 	bl	800903a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	409a      	lsls	r2, r3
 800a6a6:	4b18      	ldr	r3, [pc, #96]	; (800a708 <xTaskRemoveFromEventList+0xb0>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	4a16      	ldr	r2, [pc, #88]	; (800a708 <xTaskRemoveFromEventList+0xb0>)
 800a6ae:	6013      	str	r3, [r2, #0]
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	4413      	add	r3, r2
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	4a13      	ldr	r2, [pc, #76]	; (800a70c <xTaskRemoveFromEventList+0xb4>)
 800a6be:	441a      	add	r2, r3
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	3304      	adds	r3, #4
 800a6c4:	4619      	mov	r1, r3
 800a6c6:	4610      	mov	r0, r2
 800a6c8:	f7fe fc94 	bl	8008ff4 <vListInsertEnd>
 800a6cc:	e005      	b.n	800a6da <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	3318      	adds	r3, #24
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	480e      	ldr	r0, [pc, #56]	; (800a710 <xTaskRemoveFromEventList+0xb8>)
 800a6d6:	f7fe fc8d 	bl	8008ff4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6de:	4b0d      	ldr	r3, [pc, #52]	; (800a714 <xTaskRemoveFromEventList+0xbc>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d905      	bls.n	800a6f4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a6ec:	4b0a      	ldr	r3, [pc, #40]	; (800a718 <xTaskRemoveFromEventList+0xc0>)
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	601a      	str	r2, [r3, #0]
 800a6f2:	e001      	b.n	800a6f8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800a6f8:	697b      	ldr	r3, [r7, #20]
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3718      	adds	r7, #24
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	20023208 	.word	0x20023208
 800a708:	200231e8 	.word	0x200231e8
 800a70c:	200230e4 	.word	0x200230e4
 800a710:	200231a0 	.word	0x200231a0
 800a714:	200230e0 	.word	0x200230e0
 800a718:	200231f4 	.word	0x200231f4

0800a71c <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a71c:	b480      	push	{r7}
 800a71e:	b085      	sub	sp, #20
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d109      	bne.n	800a73e <vTaskSetTimeOutState+0x22>
 800a72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a72e:	f383 8811 	msr	BASEPRI, r3
 800a732:	f3bf 8f6f 	isb	sy
 800a736:	f3bf 8f4f 	dsb	sy
 800a73a:	60fb      	str	r3, [r7, #12]
 800a73c:	e7fe      	b.n	800a73c <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a73e:	4b07      	ldr	r3, [pc, #28]	; (800a75c <vTaskSetTimeOutState+0x40>)
 800a740:	681a      	ldr	r2, [r3, #0]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a746:	4b06      	ldr	r3, [pc, #24]	; (800a760 <vTaskSetTimeOutState+0x44>)
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	605a      	str	r2, [r3, #4]
}
 800a74e:	bf00      	nop
 800a750:	3714      	adds	r7, #20
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	200231f8 	.word	0x200231f8
 800a760:	200231e4 	.word	0x200231e4

0800a764 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b086      	sub	sp, #24
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d109      	bne.n	800a788 <xTaskCheckForTimeOut+0x24>
 800a774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a778:	f383 8811 	msr	BASEPRI, r3
 800a77c:	f3bf 8f6f 	isb	sy
 800a780:	f3bf 8f4f 	dsb	sy
 800a784:	60fb      	str	r3, [r7, #12]
 800a786:	e7fe      	b.n	800a786 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d109      	bne.n	800a7a2 <xTaskCheckForTimeOut+0x3e>
 800a78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a792:	f383 8811 	msr	BASEPRI, r3
 800a796:	f3bf 8f6f 	isb	sy
 800a79a:	f3bf 8f4f 	dsb	sy
 800a79e:	60bb      	str	r3, [r7, #8]
 800a7a0:	e7fe      	b.n	800a7a0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800a7a2:	f7fe fd9f 	bl	80092e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a7a6:	4b1c      	ldr	r3, [pc, #112]	; (800a818 <xTaskCheckForTimeOut+0xb4>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7b4:	d102      	bne.n	800a7bc <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	617b      	str	r3, [r7, #20]
 800a7ba:	e026      	b.n	800a80a <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	4b16      	ldr	r3, [pc, #88]	; (800a81c <xTaskCheckForTimeOut+0xb8>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d007      	beq.n	800a7d8 <xTaskCheckForTimeOut+0x74>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d802      	bhi.n	800a7d8 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	617b      	str	r3, [r7, #20]
 800a7d6:	e018      	b.n	800a80a <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	693a      	ldr	r2, [r7, #16]
 800a7de:	1ad2      	subs	r2, r2, r3
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d20e      	bcs.n	800a806 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6859      	ldr	r1, [r3, #4]
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	1acb      	subs	r3, r1, r3
 800a7f4:	441a      	add	r2, r3
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f7ff ff8e 	bl	800a71c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800a800:	2300      	movs	r3, #0
 800a802:	617b      	str	r3, [r7, #20]
 800a804:	e001      	b.n	800a80a <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 800a806:	2301      	movs	r3, #1
 800a808:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a80a:	f7fe fd8d 	bl	8009328 <vPortExitCritical>

	return xReturn;
 800a80e:	697b      	ldr	r3, [r7, #20]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3718      	adds	r7, #24
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	200231e4 	.word	0x200231e4
 800a81c:	200231f8 	.word	0x200231f8

0800a820 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a820:	b480      	push	{r7}
 800a822:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a824:	4b03      	ldr	r3, [pc, #12]	; (800a834 <vTaskMissedYield+0x14>)
 800a826:	2201      	movs	r2, #1
 800a828:	601a      	str	r2, [r3, #0]
}
 800a82a:	bf00      	nop
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr
 800a834:	200231f4 	.word	0x200231f4

0800a838 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b082      	sub	sp, #8
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a840:	f000 f852 	bl	800a8e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a844:	4b06      	ldr	r3, [pc, #24]	; (800a860 <prvIdleTask+0x28>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	2b01      	cmp	r3, #1
 800a84a:	d9f9      	bls.n	800a840 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a84c:	4b05      	ldr	r3, [pc, #20]	; (800a864 <prvIdleTask+0x2c>)
 800a84e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a852:	601a      	str	r2, [r3, #0]
 800a854:	f3bf 8f4f 	dsb	sy
 800a858:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a85c:	e7f0      	b.n	800a840 <prvIdleTask+0x8>
 800a85e:	bf00      	nop
 800a860:	200230e4 	.word	0x200230e4
 800a864:	e000ed04 	.word	0xe000ed04

0800a868 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a86e:	2300      	movs	r3, #0
 800a870:	607b      	str	r3, [r7, #4]
 800a872:	e00c      	b.n	800a88e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a874:	687a      	ldr	r2, [r7, #4]
 800a876:	4613      	mov	r3, r2
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	4413      	add	r3, r2
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	4a12      	ldr	r2, [pc, #72]	; (800a8c8 <prvInitialiseTaskLists+0x60>)
 800a880:	4413      	add	r3, r2
 800a882:	4618      	mov	r0, r3
 800a884:	f7fe fba8 	bl	8008fd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	3301      	adds	r3, #1
 800a88c:	607b      	str	r3, [r7, #4]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2b06      	cmp	r3, #6
 800a892:	d9ef      	bls.n	800a874 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a894:	480d      	ldr	r0, [pc, #52]	; (800a8cc <prvInitialiseTaskLists+0x64>)
 800a896:	f7fe fb9f 	bl	8008fd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a89a:	480d      	ldr	r0, [pc, #52]	; (800a8d0 <prvInitialiseTaskLists+0x68>)
 800a89c:	f7fe fb9c 	bl	8008fd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a8a0:	480c      	ldr	r0, [pc, #48]	; (800a8d4 <prvInitialiseTaskLists+0x6c>)
 800a8a2:	f7fe fb99 	bl	8008fd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a8a6:	480c      	ldr	r0, [pc, #48]	; (800a8d8 <prvInitialiseTaskLists+0x70>)
 800a8a8:	f7fe fb96 	bl	8008fd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a8ac:	480b      	ldr	r0, [pc, #44]	; (800a8dc <prvInitialiseTaskLists+0x74>)
 800a8ae:	f7fe fb93 	bl	8008fd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a8b2:	4b0b      	ldr	r3, [pc, #44]	; (800a8e0 <prvInitialiseTaskLists+0x78>)
 800a8b4:	4a05      	ldr	r2, [pc, #20]	; (800a8cc <prvInitialiseTaskLists+0x64>)
 800a8b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a8b8:	4b0a      	ldr	r3, [pc, #40]	; (800a8e4 <prvInitialiseTaskLists+0x7c>)
 800a8ba:	4a05      	ldr	r2, [pc, #20]	; (800a8d0 <prvInitialiseTaskLists+0x68>)
 800a8bc:	601a      	str	r2, [r3, #0]
}
 800a8be:	bf00      	nop
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	200230e4 	.word	0x200230e4
 800a8cc:	20023170 	.word	0x20023170
 800a8d0:	20023184 	.word	0x20023184
 800a8d4:	200231a0 	.word	0x200231a0
 800a8d8:	200231b4 	.word	0x200231b4
 800a8dc:	200231cc 	.word	0x200231cc
 800a8e0:	20023198 	.word	0x20023198
 800a8e4:	2002319c 	.word	0x2002319c

0800a8e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8ee:	e028      	b.n	800a942 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800a8f0:	f7ff fcb2 	bl	800a258 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800a8f4:	4b17      	ldr	r3, [pc, #92]	; (800a954 <prvCheckTasksWaitingTermination+0x6c>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	bf0c      	ite	eq
 800a8fc:	2301      	moveq	r3, #1
 800a8fe:	2300      	movne	r3, #0
 800a900:	b2db      	uxtb	r3, r3
 800a902:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800a904:	f7ff fcb6 	bl	800a274 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d119      	bne.n	800a942 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800a90e:	f7fe fce9 	bl	80092e4 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a912:	4b10      	ldr	r3, [pc, #64]	; (800a954 <prvCheckTasksWaitingTermination+0x6c>)
 800a914:	68db      	ldr	r3, [r3, #12]
 800a916:	68db      	ldr	r3, [r3, #12]
 800a918:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	3304      	adds	r3, #4
 800a91e:	4618      	mov	r0, r3
 800a920:	f7fe fb8b 	bl	800903a <uxListRemove>
					--uxCurrentNumberOfTasks;
 800a924:	4b0c      	ldr	r3, [pc, #48]	; (800a958 <prvCheckTasksWaitingTermination+0x70>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	3b01      	subs	r3, #1
 800a92a:	4a0b      	ldr	r2, [pc, #44]	; (800a958 <prvCheckTasksWaitingTermination+0x70>)
 800a92c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800a92e:	4b0b      	ldr	r3, [pc, #44]	; (800a95c <prvCheckTasksWaitingTermination+0x74>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	3b01      	subs	r3, #1
 800a934:	4a09      	ldr	r2, [pc, #36]	; (800a95c <prvCheckTasksWaitingTermination+0x74>)
 800a936:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800a938:	f7fe fcf6 	bl	8009328 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800a93c:	6838      	ldr	r0, [r7, #0]
 800a93e:	f000 f80f 	bl	800a960 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a942:	4b06      	ldr	r3, [pc, #24]	; (800a95c <prvCheckTasksWaitingTermination+0x74>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1d2      	bne.n	800a8f0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a94a:	bf00      	nop
 800a94c:	3708      	adds	r7, #8
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	200231b4 	.word	0x200231b4
 800a958:	200231e0 	.word	0x200231e0
 800a95c:	200231c8 	.word	0x200231c8

0800a960 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a960:	b580      	push	{r7, lr}
 800a962:	b082      	sub	sp, #8
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a96c:	4618      	mov	r0, r3
 800a96e:	f7fe fc27 	bl	80091c0 <vPortFree>
			vPortFree( pxTCB );
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f7fe fc24 	bl	80091c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a978:	bf00      	nop
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a986:	4b0f      	ldr	r3, [pc, #60]	; (800a9c4 <prvResetNextTaskUnblockTime+0x44>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d101      	bne.n	800a994 <prvResetNextTaskUnblockTime+0x14>
 800a990:	2301      	movs	r3, #1
 800a992:	e000      	b.n	800a996 <prvResetNextTaskUnblockTime+0x16>
 800a994:	2300      	movs	r3, #0
 800a996:	2b00      	cmp	r3, #0
 800a998:	d004      	beq.n	800a9a4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a99a:	4b0b      	ldr	r3, [pc, #44]	; (800a9c8 <prvResetNextTaskUnblockTime+0x48>)
 800a99c:	f04f 32ff 	mov.w	r2, #4294967295
 800a9a0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a9a2:	e008      	b.n	800a9b6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a9a4:	4b07      	ldr	r3, [pc, #28]	; (800a9c4 <prvResetNextTaskUnblockTime+0x44>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	4a05      	ldr	r2, [pc, #20]	; (800a9c8 <prvResetNextTaskUnblockTime+0x48>)
 800a9b4:	6013      	str	r3, [r2, #0]
}
 800a9b6:	bf00      	nop
 800a9b8:	370c      	adds	r7, #12
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr
 800a9c2:	bf00      	nop
 800a9c4:	20023198 	.word	0x20023198
 800a9c8:	20023200 	.word	0x20023200

0800a9cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b083      	sub	sp, #12
 800a9d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a9d2:	4b0b      	ldr	r3, [pc, #44]	; (800aa00 <xTaskGetSchedulerState+0x34>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d102      	bne.n	800a9e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	607b      	str	r3, [r7, #4]
 800a9de:	e008      	b.n	800a9f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9e0:	4b08      	ldr	r3, [pc, #32]	; (800aa04 <xTaskGetSchedulerState+0x38>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d102      	bne.n	800a9ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a9e8:	2302      	movs	r3, #2
 800a9ea:	607b      	str	r3, [r7, #4]
 800a9ec:	e001      	b.n	800a9f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a9f2:	687b      	ldr	r3, [r7, #4]
	}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	370c      	adds	r7, #12
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr
 800aa00:	200231ec 	.word	0x200231ec
 800aa04:	20023208 	.word	0x20023208

0800aa08 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d062      	beq.n	800aae0 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa1e:	4b32      	ldr	r3, [pc, #200]	; (800aae8 <vTaskPriorityInherit+0xe0>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa24:	429a      	cmp	r2, r3
 800aa26:	d25b      	bcs.n	800aae0 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	db06      	blt.n	800aa3e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa30:	4b2d      	ldr	r3, [pc, #180]	; (800aae8 <vTaskPriorityInherit+0xe0>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa36:	f1c3 0207 	rsb	r2, r3, #7
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6959      	ldr	r1, [r3, #20]
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa46:	4613      	mov	r3, r2
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	4413      	add	r3, r2
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	4a27      	ldr	r2, [pc, #156]	; (800aaec <vTaskPriorityInherit+0xe4>)
 800aa50:	4413      	add	r3, r2
 800aa52:	4299      	cmp	r1, r3
 800aa54:	d101      	bne.n	800aa5a <vTaskPriorityInherit+0x52>
 800aa56:	2301      	movs	r3, #1
 800aa58:	e000      	b.n	800aa5c <vTaskPriorityInherit+0x54>
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d03a      	beq.n	800aad6 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	3304      	adds	r3, #4
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7fe fae8 	bl	800903a <uxListRemove>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d115      	bne.n	800aa9c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa74:	491d      	ldr	r1, [pc, #116]	; (800aaec <vTaskPriorityInherit+0xe4>)
 800aa76:	4613      	mov	r3, r2
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	4413      	add	r3, r2
 800aa7c:	009b      	lsls	r3, r3, #2
 800aa7e:	440b      	add	r3, r1
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d10a      	bne.n	800aa9c <vTaskPriorityInherit+0x94>
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa90:	43da      	mvns	r2, r3
 800aa92:	4b17      	ldr	r3, [pc, #92]	; (800aaf0 <vTaskPriorityInherit+0xe8>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4013      	ands	r3, r2
 800aa98:	4a15      	ldr	r2, [pc, #84]	; (800aaf0 <vTaskPriorityInherit+0xe8>)
 800aa9a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aa9c:	4b12      	ldr	r3, [pc, #72]	; (800aae8 <vTaskPriorityInherit+0xe0>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaaa:	2201      	movs	r2, #1
 800aaac:	409a      	lsls	r2, r3
 800aaae:	4b10      	ldr	r3, [pc, #64]	; (800aaf0 <vTaskPriorityInherit+0xe8>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4313      	orrs	r3, r2
 800aab4:	4a0e      	ldr	r2, [pc, #56]	; (800aaf0 <vTaskPriorityInherit+0xe8>)
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aabc:	4613      	mov	r3, r2
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	4413      	add	r3, r2
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	4a09      	ldr	r2, [pc, #36]	; (800aaec <vTaskPriorityInherit+0xe4>)
 800aac6:	441a      	add	r2, r3
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	3304      	adds	r3, #4
 800aacc:	4619      	mov	r1, r3
 800aace:	4610      	mov	r0, r2
 800aad0:	f7fe fa90 	bl	8008ff4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aad4:	e004      	b.n	800aae0 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aad6:	4b04      	ldr	r3, [pc, #16]	; (800aae8 <vTaskPriorityInherit+0xe0>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800aae0:	bf00      	nop
 800aae2:	3710      	adds	r7, #16
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	200230e0 	.word	0x200230e0
 800aaec:	200230e4 	.word	0x200230e4
 800aaf0:	200231e8 	.word	0x200231e8

0800aaf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b086      	sub	sp, #24
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ab00:	2300      	movs	r3, #0
 800ab02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d06c      	beq.n	800abe4 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ab0a:	4b39      	ldr	r3, [pc, #228]	; (800abf0 <xTaskPriorityDisinherit+0xfc>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	693a      	ldr	r2, [r7, #16]
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d009      	beq.n	800ab28 <xTaskPriorityDisinherit+0x34>
 800ab14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab18:	f383 8811 	msr	BASEPRI, r3
 800ab1c:	f3bf 8f6f 	isb	sy
 800ab20:	f3bf 8f4f 	dsb	sy
 800ab24:	60fb      	str	r3, [r7, #12]
 800ab26:	e7fe      	b.n	800ab26 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d109      	bne.n	800ab44 <xTaskPriorityDisinherit+0x50>
 800ab30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab34:	f383 8811 	msr	BASEPRI, r3
 800ab38:	f3bf 8f6f 	isb	sy
 800ab3c:	f3bf 8f4f 	dsb	sy
 800ab40:	60bb      	str	r3, [r7, #8]
 800ab42:	e7fe      	b.n	800ab42 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab48:	1e5a      	subs	r2, r3, #1
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d044      	beq.n	800abe4 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d140      	bne.n	800abe4 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	3304      	adds	r3, #4
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fe fa67 	bl	800903a <uxListRemove>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d115      	bne.n	800ab9e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab76:	491f      	ldr	r1, [pc, #124]	; (800abf4 <xTaskPriorityDisinherit+0x100>)
 800ab78:	4613      	mov	r3, r2
 800ab7a:	009b      	lsls	r3, r3, #2
 800ab7c:	4413      	add	r3, r2
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	440b      	add	r3, r1
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d10a      	bne.n	800ab9e <xTaskPriorityDisinherit+0xaa>
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab92:	43da      	mvns	r2, r3
 800ab94:	4b18      	ldr	r3, [pc, #96]	; (800abf8 <xTaskPriorityDisinherit+0x104>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4013      	ands	r3, r2
 800ab9a:	4a17      	ldr	r2, [pc, #92]	; (800abf8 <xTaskPriorityDisinherit+0x104>)
 800ab9c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abaa:	f1c3 0207 	rsb	r2, r3, #7
 800abae:	693b      	ldr	r3, [r7, #16]
 800abb0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abb6:	2201      	movs	r2, #1
 800abb8:	409a      	lsls	r2, r3
 800abba:	4b0f      	ldr	r3, [pc, #60]	; (800abf8 <xTaskPriorityDisinherit+0x104>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	4a0d      	ldr	r2, [pc, #52]	; (800abf8 <xTaskPriorityDisinherit+0x104>)
 800abc2:	6013      	str	r3, [r2, #0]
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abc8:	4613      	mov	r3, r2
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	4413      	add	r3, r2
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	4a08      	ldr	r2, [pc, #32]	; (800abf4 <xTaskPriorityDisinherit+0x100>)
 800abd2:	441a      	add	r2, r3
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	3304      	adds	r3, #4
 800abd8:	4619      	mov	r1, r3
 800abda:	4610      	mov	r0, r2
 800abdc:	f7fe fa0a 	bl	8008ff4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800abe0:	2301      	movs	r3, #1
 800abe2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800abe4:	697b      	ldr	r3, [r7, #20]
	}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3718      	adds	r7, #24
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	200230e0 	.word	0x200230e0
 800abf4:	200230e4 	.word	0x200230e4
 800abf8:	200231e8 	.word	0x200231e8

0800abfc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800abfc:	b480      	push	{r7}
 800abfe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ac00:	4b07      	ldr	r3, [pc, #28]	; (800ac20 <pvTaskIncrementMutexHeldCount+0x24>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d004      	beq.n	800ac12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ac08:	4b05      	ldr	r3, [pc, #20]	; (800ac20 <pvTaskIncrementMutexHeldCount+0x24>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac0e:	3201      	adds	r2, #1
 800ac10:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800ac12:	4b03      	ldr	r3, [pc, #12]	; (800ac20 <pvTaskIncrementMutexHeldCount+0x24>)
 800ac14:	681b      	ldr	r3, [r3, #0]
	}
 800ac16:	4618      	mov	r0, r3
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr
 800ac20:	200230e0 	.word	0x200230e0

0800ac24 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b084      	sub	sp, #16
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
 800ac2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ac2e:	4b29      	ldr	r3, [pc, #164]	; (800acd4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac34:	4b28      	ldr	r3, [pc, #160]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	3304      	adds	r3, #4
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f7fe f9fd 	bl	800903a <uxListRemove>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d10b      	bne.n	800ac5e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800ac46:	4b24      	ldr	r3, [pc, #144]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac4c:	2201      	movs	r2, #1
 800ac4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ac52:	43da      	mvns	r2, r3
 800ac54:	4b21      	ldr	r3, [pc, #132]	; (800acdc <prvAddCurrentTaskToDelayedList+0xb8>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4013      	ands	r3, r2
 800ac5a:	4a20      	ldr	r2, [pc, #128]	; (800acdc <prvAddCurrentTaskToDelayedList+0xb8>)
 800ac5c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac64:	d10a      	bne.n	800ac7c <prvAddCurrentTaskToDelayedList+0x58>
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d007      	beq.n	800ac7c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac6c:	4b1a      	ldr	r3, [pc, #104]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	3304      	adds	r3, #4
 800ac72:	4619      	mov	r1, r3
 800ac74:	481a      	ldr	r0, [pc, #104]	; (800ace0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ac76:	f7fe f9bd 	bl	8008ff4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ac7a:	e026      	b.n	800acca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4413      	add	r3, r2
 800ac82:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac84:	4b14      	ldr	r3, [pc, #80]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	68ba      	ldr	r2, [r7, #8]
 800ac8a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ac8c:	68ba      	ldr	r2, [r7, #8]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d209      	bcs.n	800aca8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac94:	4b13      	ldr	r3, [pc, #76]	; (800ace4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	4b0f      	ldr	r3, [pc, #60]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	3304      	adds	r3, #4
 800ac9e:	4619      	mov	r1, r3
 800aca0:	4610      	mov	r0, r2
 800aca2:	f7fe f9b3 	bl	800900c <vListInsert>
}
 800aca6:	e010      	b.n	800acca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aca8:	4b0f      	ldr	r3, [pc, #60]	; (800ace8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800acaa:	681a      	ldr	r2, [r3, #0]
 800acac:	4b0a      	ldr	r3, [pc, #40]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	3304      	adds	r3, #4
 800acb2:	4619      	mov	r1, r3
 800acb4:	4610      	mov	r0, r2
 800acb6:	f7fe f9a9 	bl	800900c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800acba:	4b0c      	ldr	r3, [pc, #48]	; (800acec <prvAddCurrentTaskToDelayedList+0xc8>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d202      	bcs.n	800acca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800acc4:	4a09      	ldr	r2, [pc, #36]	; (800acec <prvAddCurrentTaskToDelayedList+0xc8>)
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	6013      	str	r3, [r2, #0]
}
 800acca:	bf00      	nop
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	200231e4 	.word	0x200231e4
 800acd8:	200230e0 	.word	0x200230e0
 800acdc:	200231e8 	.word	0x200231e8
 800ace0:	200231cc 	.word	0x200231cc
 800ace4:	2002319c 	.word	0x2002319c
 800ace8:	20023198 	.word	0x20023198
 800acec:	20023200 	.word	0x20023200

0800acf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800acf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ad28 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800acf4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800acf6:	e003      	b.n	800ad00 <LoopCopyDataInit>

0800acf8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800acf8:	4b0c      	ldr	r3, [pc, #48]	; (800ad2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800acfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800acfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800acfe:	3104      	adds	r1, #4

0800ad00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ad00:	480b      	ldr	r0, [pc, #44]	; (800ad30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ad02:	4b0c      	ldr	r3, [pc, #48]	; (800ad34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ad04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ad06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ad08:	d3f6      	bcc.n	800acf8 <CopyDataInit>
  ldr  r2, =_sbss
 800ad0a:	4a0b      	ldr	r2, [pc, #44]	; (800ad38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ad0c:	e002      	b.n	800ad14 <LoopFillZerobss>

0800ad0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ad0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ad10:	f842 3b04 	str.w	r3, [r2], #4

0800ad14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ad14:	4b09      	ldr	r3, [pc, #36]	; (800ad3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ad16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ad18:	d3f9      	bcc.n	800ad0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ad1a:	f7f6 fe4b 	bl	80019b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ad1e:	f000 f811 	bl	800ad44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ad22:	f7f6 fc3b 	bl	800159c <main>
  bx  lr    
 800ad26:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800ad28:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800ad2c:	0800d4f0 	.word	0x0800d4f0
  ldr  r0, =_sdata
 800ad30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ad34:	20000334 	.word	0x20000334
  ldr  r2, =_sbss
 800ad38:	20000c98 	.word	0x20000c98
  ldr  r3, = _ebss
 800ad3c:	20024740 	.word	0x20024740

0800ad40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ad40:	e7fe      	b.n	800ad40 <ADC_IRQHandler>
	...

0800ad44 <__libc_init_array>:
 800ad44:	b570      	push	{r4, r5, r6, lr}
 800ad46:	4e0d      	ldr	r6, [pc, #52]	; (800ad7c <__libc_init_array+0x38>)
 800ad48:	4c0d      	ldr	r4, [pc, #52]	; (800ad80 <__libc_init_array+0x3c>)
 800ad4a:	1ba4      	subs	r4, r4, r6
 800ad4c:	10a4      	asrs	r4, r4, #2
 800ad4e:	2500      	movs	r5, #0
 800ad50:	42a5      	cmp	r5, r4
 800ad52:	d109      	bne.n	800ad68 <__libc_init_array+0x24>
 800ad54:	4e0b      	ldr	r6, [pc, #44]	; (800ad84 <__libc_init_array+0x40>)
 800ad56:	4c0c      	ldr	r4, [pc, #48]	; (800ad88 <__libc_init_array+0x44>)
 800ad58:	f002 f898 	bl	800ce8c <_init>
 800ad5c:	1ba4      	subs	r4, r4, r6
 800ad5e:	10a4      	asrs	r4, r4, #2
 800ad60:	2500      	movs	r5, #0
 800ad62:	42a5      	cmp	r5, r4
 800ad64:	d105      	bne.n	800ad72 <__libc_init_array+0x2e>
 800ad66:	bd70      	pop	{r4, r5, r6, pc}
 800ad68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad6c:	4798      	blx	r3
 800ad6e:	3501      	adds	r5, #1
 800ad70:	e7ee      	b.n	800ad50 <__libc_init_array+0xc>
 800ad72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad76:	4798      	blx	r3
 800ad78:	3501      	adds	r5, #1
 800ad7a:	e7f2      	b.n	800ad62 <__libc_init_array+0x1e>
 800ad7c:	0800d4e8 	.word	0x0800d4e8
 800ad80:	0800d4e8 	.word	0x0800d4e8
 800ad84:	0800d4e8 	.word	0x0800d4e8
 800ad88:	0800d4ec 	.word	0x0800d4ec

0800ad8c <malloc>:
 800ad8c:	4b02      	ldr	r3, [pc, #8]	; (800ad98 <malloc+0xc>)
 800ad8e:	4601      	mov	r1, r0
 800ad90:	6818      	ldr	r0, [r3, #0]
 800ad92:	f000 b86d 	b.w	800ae70 <_malloc_r>
 800ad96:	bf00      	nop
 800ad98:	20000164 	.word	0x20000164

0800ad9c <free>:
 800ad9c:	4b02      	ldr	r3, [pc, #8]	; (800ada8 <free+0xc>)
 800ad9e:	4601      	mov	r1, r0
 800ada0:	6818      	ldr	r0, [r3, #0]
 800ada2:	f000 b817 	b.w	800add4 <_free_r>
 800ada6:	bf00      	nop
 800ada8:	20000164 	.word	0x20000164

0800adac <memcpy>:
 800adac:	b510      	push	{r4, lr}
 800adae:	1e43      	subs	r3, r0, #1
 800adb0:	440a      	add	r2, r1
 800adb2:	4291      	cmp	r1, r2
 800adb4:	d100      	bne.n	800adb8 <memcpy+0xc>
 800adb6:	bd10      	pop	{r4, pc}
 800adb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adc0:	e7f7      	b.n	800adb2 <memcpy+0x6>

0800adc2 <memset>:
 800adc2:	4402      	add	r2, r0
 800adc4:	4603      	mov	r3, r0
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d100      	bne.n	800adcc <memset+0xa>
 800adca:	4770      	bx	lr
 800adcc:	f803 1b01 	strb.w	r1, [r3], #1
 800add0:	e7f9      	b.n	800adc6 <memset+0x4>
	...

0800add4 <_free_r>:
 800add4:	b538      	push	{r3, r4, r5, lr}
 800add6:	4605      	mov	r5, r0
 800add8:	2900      	cmp	r1, #0
 800adda:	d045      	beq.n	800ae68 <_free_r+0x94>
 800addc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ade0:	1f0c      	subs	r4, r1, #4
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	bfb8      	it	lt
 800ade6:	18e4      	addlt	r4, r4, r3
 800ade8:	f001 fbaa 	bl	800c540 <__malloc_lock>
 800adec:	4a1f      	ldr	r2, [pc, #124]	; (800ae6c <_free_r+0x98>)
 800adee:	6813      	ldr	r3, [r2, #0]
 800adf0:	4610      	mov	r0, r2
 800adf2:	b933      	cbnz	r3, 800ae02 <_free_r+0x2e>
 800adf4:	6063      	str	r3, [r4, #4]
 800adf6:	6014      	str	r4, [r2, #0]
 800adf8:	4628      	mov	r0, r5
 800adfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adfe:	f001 bba0 	b.w	800c542 <__malloc_unlock>
 800ae02:	42a3      	cmp	r3, r4
 800ae04:	d90c      	bls.n	800ae20 <_free_r+0x4c>
 800ae06:	6821      	ldr	r1, [r4, #0]
 800ae08:	1862      	adds	r2, r4, r1
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	bf04      	itt	eq
 800ae0e:	681a      	ldreq	r2, [r3, #0]
 800ae10:	685b      	ldreq	r3, [r3, #4]
 800ae12:	6063      	str	r3, [r4, #4]
 800ae14:	bf04      	itt	eq
 800ae16:	1852      	addeq	r2, r2, r1
 800ae18:	6022      	streq	r2, [r4, #0]
 800ae1a:	6004      	str	r4, [r0, #0]
 800ae1c:	e7ec      	b.n	800adf8 <_free_r+0x24>
 800ae1e:	4613      	mov	r3, r2
 800ae20:	685a      	ldr	r2, [r3, #4]
 800ae22:	b10a      	cbz	r2, 800ae28 <_free_r+0x54>
 800ae24:	42a2      	cmp	r2, r4
 800ae26:	d9fa      	bls.n	800ae1e <_free_r+0x4a>
 800ae28:	6819      	ldr	r1, [r3, #0]
 800ae2a:	1858      	adds	r0, r3, r1
 800ae2c:	42a0      	cmp	r0, r4
 800ae2e:	d10b      	bne.n	800ae48 <_free_r+0x74>
 800ae30:	6820      	ldr	r0, [r4, #0]
 800ae32:	4401      	add	r1, r0
 800ae34:	1858      	adds	r0, r3, r1
 800ae36:	4282      	cmp	r2, r0
 800ae38:	6019      	str	r1, [r3, #0]
 800ae3a:	d1dd      	bne.n	800adf8 <_free_r+0x24>
 800ae3c:	6810      	ldr	r0, [r2, #0]
 800ae3e:	6852      	ldr	r2, [r2, #4]
 800ae40:	605a      	str	r2, [r3, #4]
 800ae42:	4401      	add	r1, r0
 800ae44:	6019      	str	r1, [r3, #0]
 800ae46:	e7d7      	b.n	800adf8 <_free_r+0x24>
 800ae48:	d902      	bls.n	800ae50 <_free_r+0x7c>
 800ae4a:	230c      	movs	r3, #12
 800ae4c:	602b      	str	r3, [r5, #0]
 800ae4e:	e7d3      	b.n	800adf8 <_free_r+0x24>
 800ae50:	6820      	ldr	r0, [r4, #0]
 800ae52:	1821      	adds	r1, r4, r0
 800ae54:	428a      	cmp	r2, r1
 800ae56:	bf04      	itt	eq
 800ae58:	6811      	ldreq	r1, [r2, #0]
 800ae5a:	6852      	ldreq	r2, [r2, #4]
 800ae5c:	6062      	str	r2, [r4, #4]
 800ae5e:	bf04      	itt	eq
 800ae60:	1809      	addeq	r1, r1, r0
 800ae62:	6021      	streq	r1, [r4, #0]
 800ae64:	605c      	str	r4, [r3, #4]
 800ae66:	e7c7      	b.n	800adf8 <_free_r+0x24>
 800ae68:	bd38      	pop	{r3, r4, r5, pc}
 800ae6a:	bf00      	nop
 800ae6c:	20023214 	.word	0x20023214

0800ae70 <_malloc_r>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	1ccd      	adds	r5, r1, #3
 800ae74:	f025 0503 	bic.w	r5, r5, #3
 800ae78:	3508      	adds	r5, #8
 800ae7a:	2d0c      	cmp	r5, #12
 800ae7c:	bf38      	it	cc
 800ae7e:	250c      	movcc	r5, #12
 800ae80:	2d00      	cmp	r5, #0
 800ae82:	4606      	mov	r6, r0
 800ae84:	db01      	blt.n	800ae8a <_malloc_r+0x1a>
 800ae86:	42a9      	cmp	r1, r5
 800ae88:	d903      	bls.n	800ae92 <_malloc_r+0x22>
 800ae8a:	230c      	movs	r3, #12
 800ae8c:	6033      	str	r3, [r6, #0]
 800ae8e:	2000      	movs	r0, #0
 800ae90:	bd70      	pop	{r4, r5, r6, pc}
 800ae92:	f001 fb55 	bl	800c540 <__malloc_lock>
 800ae96:	4a23      	ldr	r2, [pc, #140]	; (800af24 <_malloc_r+0xb4>)
 800ae98:	6814      	ldr	r4, [r2, #0]
 800ae9a:	4621      	mov	r1, r4
 800ae9c:	b991      	cbnz	r1, 800aec4 <_malloc_r+0x54>
 800ae9e:	4c22      	ldr	r4, [pc, #136]	; (800af28 <_malloc_r+0xb8>)
 800aea0:	6823      	ldr	r3, [r4, #0]
 800aea2:	b91b      	cbnz	r3, 800aeac <_malloc_r+0x3c>
 800aea4:	4630      	mov	r0, r6
 800aea6:	f000 fcad 	bl	800b804 <_sbrk_r>
 800aeaa:	6020      	str	r0, [r4, #0]
 800aeac:	4629      	mov	r1, r5
 800aeae:	4630      	mov	r0, r6
 800aeb0:	f000 fca8 	bl	800b804 <_sbrk_r>
 800aeb4:	1c43      	adds	r3, r0, #1
 800aeb6:	d126      	bne.n	800af06 <_malloc_r+0x96>
 800aeb8:	230c      	movs	r3, #12
 800aeba:	6033      	str	r3, [r6, #0]
 800aebc:	4630      	mov	r0, r6
 800aebe:	f001 fb40 	bl	800c542 <__malloc_unlock>
 800aec2:	e7e4      	b.n	800ae8e <_malloc_r+0x1e>
 800aec4:	680b      	ldr	r3, [r1, #0]
 800aec6:	1b5b      	subs	r3, r3, r5
 800aec8:	d41a      	bmi.n	800af00 <_malloc_r+0x90>
 800aeca:	2b0b      	cmp	r3, #11
 800aecc:	d90f      	bls.n	800aeee <_malloc_r+0x7e>
 800aece:	600b      	str	r3, [r1, #0]
 800aed0:	50cd      	str	r5, [r1, r3]
 800aed2:	18cc      	adds	r4, r1, r3
 800aed4:	4630      	mov	r0, r6
 800aed6:	f001 fb34 	bl	800c542 <__malloc_unlock>
 800aeda:	f104 000b 	add.w	r0, r4, #11
 800aede:	1d23      	adds	r3, r4, #4
 800aee0:	f020 0007 	bic.w	r0, r0, #7
 800aee4:	1ac3      	subs	r3, r0, r3
 800aee6:	d01b      	beq.n	800af20 <_malloc_r+0xb0>
 800aee8:	425a      	negs	r2, r3
 800aeea:	50e2      	str	r2, [r4, r3]
 800aeec:	bd70      	pop	{r4, r5, r6, pc}
 800aeee:	428c      	cmp	r4, r1
 800aef0:	bf0d      	iteet	eq
 800aef2:	6863      	ldreq	r3, [r4, #4]
 800aef4:	684b      	ldrne	r3, [r1, #4]
 800aef6:	6063      	strne	r3, [r4, #4]
 800aef8:	6013      	streq	r3, [r2, #0]
 800aefa:	bf18      	it	ne
 800aefc:	460c      	movne	r4, r1
 800aefe:	e7e9      	b.n	800aed4 <_malloc_r+0x64>
 800af00:	460c      	mov	r4, r1
 800af02:	6849      	ldr	r1, [r1, #4]
 800af04:	e7ca      	b.n	800ae9c <_malloc_r+0x2c>
 800af06:	1cc4      	adds	r4, r0, #3
 800af08:	f024 0403 	bic.w	r4, r4, #3
 800af0c:	42a0      	cmp	r0, r4
 800af0e:	d005      	beq.n	800af1c <_malloc_r+0xac>
 800af10:	1a21      	subs	r1, r4, r0
 800af12:	4630      	mov	r0, r6
 800af14:	f000 fc76 	bl	800b804 <_sbrk_r>
 800af18:	3001      	adds	r0, #1
 800af1a:	d0cd      	beq.n	800aeb8 <_malloc_r+0x48>
 800af1c:	6025      	str	r5, [r4, #0]
 800af1e:	e7d9      	b.n	800aed4 <_malloc_r+0x64>
 800af20:	bd70      	pop	{r4, r5, r6, pc}
 800af22:	bf00      	nop
 800af24:	20023214 	.word	0x20023214
 800af28:	20023218 	.word	0x20023218

0800af2c <__cvt>:
 800af2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af30:	ec55 4b10 	vmov	r4, r5, d0
 800af34:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800af36:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800af3a:	2d00      	cmp	r5, #0
 800af3c:	460e      	mov	r6, r1
 800af3e:	4691      	mov	r9, r2
 800af40:	4619      	mov	r1, r3
 800af42:	bfb8      	it	lt
 800af44:	4622      	movlt	r2, r4
 800af46:	462b      	mov	r3, r5
 800af48:	f027 0720 	bic.w	r7, r7, #32
 800af4c:	bfbb      	ittet	lt
 800af4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800af52:	461d      	movlt	r5, r3
 800af54:	2300      	movge	r3, #0
 800af56:	232d      	movlt	r3, #45	; 0x2d
 800af58:	bfb8      	it	lt
 800af5a:	4614      	movlt	r4, r2
 800af5c:	2f46      	cmp	r7, #70	; 0x46
 800af5e:	700b      	strb	r3, [r1, #0]
 800af60:	d004      	beq.n	800af6c <__cvt+0x40>
 800af62:	2f45      	cmp	r7, #69	; 0x45
 800af64:	d100      	bne.n	800af68 <__cvt+0x3c>
 800af66:	3601      	adds	r6, #1
 800af68:	2102      	movs	r1, #2
 800af6a:	e000      	b.n	800af6e <__cvt+0x42>
 800af6c:	2103      	movs	r1, #3
 800af6e:	ab03      	add	r3, sp, #12
 800af70:	9301      	str	r3, [sp, #4]
 800af72:	ab02      	add	r3, sp, #8
 800af74:	9300      	str	r3, [sp, #0]
 800af76:	4632      	mov	r2, r6
 800af78:	4653      	mov	r3, sl
 800af7a:	ec45 4b10 	vmov	d0, r4, r5
 800af7e:	f000 fd03 	bl	800b988 <_dtoa_r>
 800af82:	2f47      	cmp	r7, #71	; 0x47
 800af84:	4680      	mov	r8, r0
 800af86:	d102      	bne.n	800af8e <__cvt+0x62>
 800af88:	f019 0f01 	tst.w	r9, #1
 800af8c:	d026      	beq.n	800afdc <__cvt+0xb0>
 800af8e:	2f46      	cmp	r7, #70	; 0x46
 800af90:	eb08 0906 	add.w	r9, r8, r6
 800af94:	d111      	bne.n	800afba <__cvt+0x8e>
 800af96:	f898 3000 	ldrb.w	r3, [r8]
 800af9a:	2b30      	cmp	r3, #48	; 0x30
 800af9c:	d10a      	bne.n	800afb4 <__cvt+0x88>
 800af9e:	2200      	movs	r2, #0
 800afa0:	2300      	movs	r3, #0
 800afa2:	4620      	mov	r0, r4
 800afa4:	4629      	mov	r1, r5
 800afa6:	f7f5 fd9b 	bl	8000ae0 <__aeabi_dcmpeq>
 800afaa:	b918      	cbnz	r0, 800afb4 <__cvt+0x88>
 800afac:	f1c6 0601 	rsb	r6, r6, #1
 800afb0:	f8ca 6000 	str.w	r6, [sl]
 800afb4:	f8da 3000 	ldr.w	r3, [sl]
 800afb8:	4499      	add	r9, r3
 800afba:	2200      	movs	r2, #0
 800afbc:	2300      	movs	r3, #0
 800afbe:	4620      	mov	r0, r4
 800afc0:	4629      	mov	r1, r5
 800afc2:	f7f5 fd8d 	bl	8000ae0 <__aeabi_dcmpeq>
 800afc6:	b938      	cbnz	r0, 800afd8 <__cvt+0xac>
 800afc8:	2230      	movs	r2, #48	; 0x30
 800afca:	9b03      	ldr	r3, [sp, #12]
 800afcc:	4599      	cmp	r9, r3
 800afce:	d905      	bls.n	800afdc <__cvt+0xb0>
 800afd0:	1c59      	adds	r1, r3, #1
 800afd2:	9103      	str	r1, [sp, #12]
 800afd4:	701a      	strb	r2, [r3, #0]
 800afd6:	e7f8      	b.n	800afca <__cvt+0x9e>
 800afd8:	f8cd 900c 	str.w	r9, [sp, #12]
 800afdc:	9b03      	ldr	r3, [sp, #12]
 800afde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800afe0:	eba3 0308 	sub.w	r3, r3, r8
 800afe4:	4640      	mov	r0, r8
 800afe6:	6013      	str	r3, [r2, #0]
 800afe8:	b004      	add	sp, #16
 800afea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800afee <__exponent>:
 800afee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aff0:	4603      	mov	r3, r0
 800aff2:	2900      	cmp	r1, #0
 800aff4:	bfb8      	it	lt
 800aff6:	4249      	neglt	r1, r1
 800aff8:	f803 2b02 	strb.w	r2, [r3], #2
 800affc:	bfb4      	ite	lt
 800affe:	222d      	movlt	r2, #45	; 0x2d
 800b000:	222b      	movge	r2, #43	; 0x2b
 800b002:	2909      	cmp	r1, #9
 800b004:	7042      	strb	r2, [r0, #1]
 800b006:	dd20      	ble.n	800b04a <__exponent+0x5c>
 800b008:	f10d 0207 	add.w	r2, sp, #7
 800b00c:	4617      	mov	r7, r2
 800b00e:	260a      	movs	r6, #10
 800b010:	fb91 f5f6 	sdiv	r5, r1, r6
 800b014:	fb06 1115 	mls	r1, r6, r5, r1
 800b018:	3130      	adds	r1, #48	; 0x30
 800b01a:	2d09      	cmp	r5, #9
 800b01c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b020:	f102 34ff 	add.w	r4, r2, #4294967295
 800b024:	4629      	mov	r1, r5
 800b026:	dc09      	bgt.n	800b03c <__exponent+0x4e>
 800b028:	3130      	adds	r1, #48	; 0x30
 800b02a:	3a02      	subs	r2, #2
 800b02c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b030:	42ba      	cmp	r2, r7
 800b032:	461c      	mov	r4, r3
 800b034:	d304      	bcc.n	800b040 <__exponent+0x52>
 800b036:	1a20      	subs	r0, r4, r0
 800b038:	b003      	add	sp, #12
 800b03a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b03c:	4622      	mov	r2, r4
 800b03e:	e7e7      	b.n	800b010 <__exponent+0x22>
 800b040:	f812 1b01 	ldrb.w	r1, [r2], #1
 800b044:	f803 1b01 	strb.w	r1, [r3], #1
 800b048:	e7f2      	b.n	800b030 <__exponent+0x42>
 800b04a:	2230      	movs	r2, #48	; 0x30
 800b04c:	461c      	mov	r4, r3
 800b04e:	4411      	add	r1, r2
 800b050:	f804 2b02 	strb.w	r2, [r4], #2
 800b054:	7059      	strb	r1, [r3, #1]
 800b056:	e7ee      	b.n	800b036 <__exponent+0x48>

0800b058 <_printf_float>:
 800b058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05c:	b08d      	sub	sp, #52	; 0x34
 800b05e:	460c      	mov	r4, r1
 800b060:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b064:	4616      	mov	r6, r2
 800b066:	461f      	mov	r7, r3
 800b068:	4605      	mov	r5, r0
 800b06a:	f001 fa5b 	bl	800c524 <_localeconv_r>
 800b06e:	6803      	ldr	r3, [r0, #0]
 800b070:	9304      	str	r3, [sp, #16]
 800b072:	4618      	mov	r0, r3
 800b074:	f7f5 f8bc 	bl	80001f0 <strlen>
 800b078:	2300      	movs	r3, #0
 800b07a:	930a      	str	r3, [sp, #40]	; 0x28
 800b07c:	f8d8 3000 	ldr.w	r3, [r8]
 800b080:	9005      	str	r0, [sp, #20]
 800b082:	3307      	adds	r3, #7
 800b084:	f023 0307 	bic.w	r3, r3, #7
 800b088:	f103 0208 	add.w	r2, r3, #8
 800b08c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b090:	f8d4 b000 	ldr.w	fp, [r4]
 800b094:	f8c8 2000 	str.w	r2, [r8]
 800b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b0a0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b0a4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b0a8:	9307      	str	r3, [sp, #28]
 800b0aa:	f8cd 8018 	str.w	r8, [sp, #24]
 800b0ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b0b2:	4ba5      	ldr	r3, [pc, #660]	; (800b348 <_printf_float+0x2f0>)
 800b0b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0b8:	f7f5 fd44 	bl	8000b44 <__aeabi_dcmpun>
 800b0bc:	2800      	cmp	r0, #0
 800b0be:	f040 81fb 	bne.w	800b4b8 <_printf_float+0x460>
 800b0c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c6:	4ba0      	ldr	r3, [pc, #640]	; (800b348 <_printf_float+0x2f0>)
 800b0c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0cc:	f7f5 fd1c 	bl	8000b08 <__aeabi_dcmple>
 800b0d0:	2800      	cmp	r0, #0
 800b0d2:	f040 81f1 	bne.w	800b4b8 <_printf_float+0x460>
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	2300      	movs	r3, #0
 800b0da:	4640      	mov	r0, r8
 800b0dc:	4649      	mov	r1, r9
 800b0de:	f7f5 fd09 	bl	8000af4 <__aeabi_dcmplt>
 800b0e2:	b110      	cbz	r0, 800b0ea <_printf_float+0x92>
 800b0e4:	232d      	movs	r3, #45	; 0x2d
 800b0e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0ea:	4b98      	ldr	r3, [pc, #608]	; (800b34c <_printf_float+0x2f4>)
 800b0ec:	4a98      	ldr	r2, [pc, #608]	; (800b350 <_printf_float+0x2f8>)
 800b0ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b0f2:	bf8c      	ite	hi
 800b0f4:	4690      	movhi	r8, r2
 800b0f6:	4698      	movls	r8, r3
 800b0f8:	2303      	movs	r3, #3
 800b0fa:	f02b 0204 	bic.w	r2, fp, #4
 800b0fe:	6123      	str	r3, [r4, #16]
 800b100:	6022      	str	r2, [r4, #0]
 800b102:	f04f 0900 	mov.w	r9, #0
 800b106:	9700      	str	r7, [sp, #0]
 800b108:	4633      	mov	r3, r6
 800b10a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b10c:	4621      	mov	r1, r4
 800b10e:	4628      	mov	r0, r5
 800b110:	f000 f9e2 	bl	800b4d8 <_printf_common>
 800b114:	3001      	adds	r0, #1
 800b116:	f040 8093 	bne.w	800b240 <_printf_float+0x1e8>
 800b11a:	f04f 30ff 	mov.w	r0, #4294967295
 800b11e:	b00d      	add	sp, #52	; 0x34
 800b120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b124:	6861      	ldr	r1, [r4, #4]
 800b126:	1c4b      	adds	r3, r1, #1
 800b128:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b12c:	d13f      	bne.n	800b1ae <_printf_float+0x156>
 800b12e:	2306      	movs	r3, #6
 800b130:	6063      	str	r3, [r4, #4]
 800b132:	2300      	movs	r3, #0
 800b134:	9303      	str	r3, [sp, #12]
 800b136:	ab0a      	add	r3, sp, #40	; 0x28
 800b138:	9302      	str	r3, [sp, #8]
 800b13a:	ab09      	add	r3, sp, #36	; 0x24
 800b13c:	9300      	str	r3, [sp, #0]
 800b13e:	ec49 8b10 	vmov	d0, r8, r9
 800b142:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b146:	6022      	str	r2, [r4, #0]
 800b148:	f8cd a004 	str.w	sl, [sp, #4]
 800b14c:	6861      	ldr	r1, [r4, #4]
 800b14e:	4628      	mov	r0, r5
 800b150:	f7ff feec 	bl	800af2c <__cvt>
 800b154:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b158:	2b47      	cmp	r3, #71	; 0x47
 800b15a:	4680      	mov	r8, r0
 800b15c:	d109      	bne.n	800b172 <_printf_float+0x11a>
 800b15e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b160:	1cd8      	adds	r0, r3, #3
 800b162:	db02      	blt.n	800b16a <_printf_float+0x112>
 800b164:	6862      	ldr	r2, [r4, #4]
 800b166:	4293      	cmp	r3, r2
 800b168:	dd57      	ble.n	800b21a <_printf_float+0x1c2>
 800b16a:	f1aa 0a02 	sub.w	sl, sl, #2
 800b16e:	fa5f fa8a 	uxtb.w	sl, sl
 800b172:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b176:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b178:	d834      	bhi.n	800b1e4 <_printf_float+0x18c>
 800b17a:	3901      	subs	r1, #1
 800b17c:	4652      	mov	r2, sl
 800b17e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b182:	9109      	str	r1, [sp, #36]	; 0x24
 800b184:	f7ff ff33 	bl	800afee <__exponent>
 800b188:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b18a:	1883      	adds	r3, r0, r2
 800b18c:	2a01      	cmp	r2, #1
 800b18e:	4681      	mov	r9, r0
 800b190:	6123      	str	r3, [r4, #16]
 800b192:	dc02      	bgt.n	800b19a <_printf_float+0x142>
 800b194:	6822      	ldr	r2, [r4, #0]
 800b196:	07d1      	lsls	r1, r2, #31
 800b198:	d501      	bpl.n	800b19e <_printf_float+0x146>
 800b19a:	3301      	adds	r3, #1
 800b19c:	6123      	str	r3, [r4, #16]
 800b19e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d0af      	beq.n	800b106 <_printf_float+0xae>
 800b1a6:	232d      	movs	r3, #45	; 0x2d
 800b1a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1ac:	e7ab      	b.n	800b106 <_printf_float+0xae>
 800b1ae:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b1b2:	d002      	beq.n	800b1ba <_printf_float+0x162>
 800b1b4:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b1b8:	d1bb      	bne.n	800b132 <_printf_float+0xda>
 800b1ba:	b189      	cbz	r1, 800b1e0 <_printf_float+0x188>
 800b1bc:	2300      	movs	r3, #0
 800b1be:	9303      	str	r3, [sp, #12]
 800b1c0:	ab0a      	add	r3, sp, #40	; 0x28
 800b1c2:	9302      	str	r3, [sp, #8]
 800b1c4:	ab09      	add	r3, sp, #36	; 0x24
 800b1c6:	9300      	str	r3, [sp, #0]
 800b1c8:	ec49 8b10 	vmov	d0, r8, r9
 800b1cc:	6022      	str	r2, [r4, #0]
 800b1ce:	f8cd a004 	str.w	sl, [sp, #4]
 800b1d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b1d6:	4628      	mov	r0, r5
 800b1d8:	f7ff fea8 	bl	800af2c <__cvt>
 800b1dc:	4680      	mov	r8, r0
 800b1de:	e7be      	b.n	800b15e <_printf_float+0x106>
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e7a5      	b.n	800b130 <_printf_float+0xd8>
 800b1e4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b1e8:	d119      	bne.n	800b21e <_printf_float+0x1c6>
 800b1ea:	2900      	cmp	r1, #0
 800b1ec:	6863      	ldr	r3, [r4, #4]
 800b1ee:	dd0c      	ble.n	800b20a <_printf_float+0x1b2>
 800b1f0:	6121      	str	r1, [r4, #16]
 800b1f2:	b913      	cbnz	r3, 800b1fa <_printf_float+0x1a2>
 800b1f4:	6822      	ldr	r2, [r4, #0]
 800b1f6:	07d2      	lsls	r2, r2, #31
 800b1f8:	d502      	bpl.n	800b200 <_printf_float+0x1a8>
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	440b      	add	r3, r1
 800b1fe:	6123      	str	r3, [r4, #16]
 800b200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b202:	65a3      	str	r3, [r4, #88]	; 0x58
 800b204:	f04f 0900 	mov.w	r9, #0
 800b208:	e7c9      	b.n	800b19e <_printf_float+0x146>
 800b20a:	b913      	cbnz	r3, 800b212 <_printf_float+0x1ba>
 800b20c:	6822      	ldr	r2, [r4, #0]
 800b20e:	07d0      	lsls	r0, r2, #31
 800b210:	d501      	bpl.n	800b216 <_printf_float+0x1be>
 800b212:	3302      	adds	r3, #2
 800b214:	e7f3      	b.n	800b1fe <_printf_float+0x1a6>
 800b216:	2301      	movs	r3, #1
 800b218:	e7f1      	b.n	800b1fe <_printf_float+0x1a6>
 800b21a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b21e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b220:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b222:	4293      	cmp	r3, r2
 800b224:	db05      	blt.n	800b232 <_printf_float+0x1da>
 800b226:	6822      	ldr	r2, [r4, #0]
 800b228:	6123      	str	r3, [r4, #16]
 800b22a:	07d1      	lsls	r1, r2, #31
 800b22c:	d5e8      	bpl.n	800b200 <_printf_float+0x1a8>
 800b22e:	3301      	adds	r3, #1
 800b230:	e7e5      	b.n	800b1fe <_printf_float+0x1a6>
 800b232:	2b00      	cmp	r3, #0
 800b234:	bfd4      	ite	le
 800b236:	f1c3 0302 	rsble	r3, r3, #2
 800b23a:	2301      	movgt	r3, #1
 800b23c:	4413      	add	r3, r2
 800b23e:	e7de      	b.n	800b1fe <_printf_float+0x1a6>
 800b240:	6823      	ldr	r3, [r4, #0]
 800b242:	055a      	lsls	r2, r3, #21
 800b244:	d407      	bmi.n	800b256 <_printf_float+0x1fe>
 800b246:	6923      	ldr	r3, [r4, #16]
 800b248:	4642      	mov	r2, r8
 800b24a:	4631      	mov	r1, r6
 800b24c:	4628      	mov	r0, r5
 800b24e:	47b8      	blx	r7
 800b250:	3001      	adds	r0, #1
 800b252:	d12b      	bne.n	800b2ac <_printf_float+0x254>
 800b254:	e761      	b.n	800b11a <_printf_float+0xc2>
 800b256:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b25a:	f240 80e2 	bls.w	800b422 <_printf_float+0x3ca>
 800b25e:	2200      	movs	r2, #0
 800b260:	2300      	movs	r3, #0
 800b262:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b266:	f7f5 fc3b 	bl	8000ae0 <__aeabi_dcmpeq>
 800b26a:	2800      	cmp	r0, #0
 800b26c:	d03c      	beq.n	800b2e8 <_printf_float+0x290>
 800b26e:	2301      	movs	r3, #1
 800b270:	4a38      	ldr	r2, [pc, #224]	; (800b354 <_printf_float+0x2fc>)
 800b272:	4631      	mov	r1, r6
 800b274:	4628      	mov	r0, r5
 800b276:	47b8      	blx	r7
 800b278:	3001      	adds	r0, #1
 800b27a:	f43f af4e 	beq.w	800b11a <_printf_float+0xc2>
 800b27e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b280:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b282:	429a      	cmp	r2, r3
 800b284:	db02      	blt.n	800b28c <_printf_float+0x234>
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	07d8      	lsls	r0, r3, #31
 800b28a:	d50f      	bpl.n	800b2ac <_printf_float+0x254>
 800b28c:	9b05      	ldr	r3, [sp, #20]
 800b28e:	9a04      	ldr	r2, [sp, #16]
 800b290:	4631      	mov	r1, r6
 800b292:	4628      	mov	r0, r5
 800b294:	47b8      	blx	r7
 800b296:	3001      	adds	r0, #1
 800b298:	f43f af3f 	beq.w	800b11a <_printf_float+0xc2>
 800b29c:	f04f 0800 	mov.w	r8, #0
 800b2a0:	f104 091a 	add.w	r9, r4, #26
 800b2a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	4598      	cmp	r8, r3
 800b2aa:	db12      	blt.n	800b2d2 <_printf_float+0x27a>
 800b2ac:	6823      	ldr	r3, [r4, #0]
 800b2ae:	079b      	lsls	r3, r3, #30
 800b2b0:	d509      	bpl.n	800b2c6 <_printf_float+0x26e>
 800b2b2:	f04f 0800 	mov.w	r8, #0
 800b2b6:	f104 0919 	add.w	r9, r4, #25
 800b2ba:	68e3      	ldr	r3, [r4, #12]
 800b2bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2be:	1a9b      	subs	r3, r3, r2
 800b2c0:	4598      	cmp	r8, r3
 800b2c2:	f2c0 80ee 	blt.w	800b4a2 <_printf_float+0x44a>
 800b2c6:	68e0      	ldr	r0, [r4, #12]
 800b2c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2ca:	4298      	cmp	r0, r3
 800b2cc:	bfb8      	it	lt
 800b2ce:	4618      	movlt	r0, r3
 800b2d0:	e725      	b.n	800b11e <_printf_float+0xc6>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	464a      	mov	r2, r9
 800b2d6:	4631      	mov	r1, r6
 800b2d8:	4628      	mov	r0, r5
 800b2da:	47b8      	blx	r7
 800b2dc:	3001      	adds	r0, #1
 800b2de:	f43f af1c 	beq.w	800b11a <_printf_float+0xc2>
 800b2e2:	f108 0801 	add.w	r8, r8, #1
 800b2e6:	e7dd      	b.n	800b2a4 <_printf_float+0x24c>
 800b2e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	dc34      	bgt.n	800b358 <_printf_float+0x300>
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	4a18      	ldr	r2, [pc, #96]	; (800b354 <_printf_float+0x2fc>)
 800b2f2:	4631      	mov	r1, r6
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	47b8      	blx	r7
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	f43f af0e 	beq.w	800b11a <_printf_float+0xc2>
 800b2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b300:	b923      	cbnz	r3, 800b30c <_printf_float+0x2b4>
 800b302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b304:	b913      	cbnz	r3, 800b30c <_printf_float+0x2b4>
 800b306:	6823      	ldr	r3, [r4, #0]
 800b308:	07d9      	lsls	r1, r3, #31
 800b30a:	d5cf      	bpl.n	800b2ac <_printf_float+0x254>
 800b30c:	9b05      	ldr	r3, [sp, #20]
 800b30e:	9a04      	ldr	r2, [sp, #16]
 800b310:	4631      	mov	r1, r6
 800b312:	4628      	mov	r0, r5
 800b314:	47b8      	blx	r7
 800b316:	3001      	adds	r0, #1
 800b318:	f43f aeff 	beq.w	800b11a <_printf_float+0xc2>
 800b31c:	f04f 0900 	mov.w	r9, #0
 800b320:	f104 0a1a 	add.w	sl, r4, #26
 800b324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b326:	425b      	negs	r3, r3
 800b328:	4599      	cmp	r9, r3
 800b32a:	db01      	blt.n	800b330 <_printf_float+0x2d8>
 800b32c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b32e:	e78b      	b.n	800b248 <_printf_float+0x1f0>
 800b330:	2301      	movs	r3, #1
 800b332:	4652      	mov	r2, sl
 800b334:	4631      	mov	r1, r6
 800b336:	4628      	mov	r0, r5
 800b338:	47b8      	blx	r7
 800b33a:	3001      	adds	r0, #1
 800b33c:	f43f aeed 	beq.w	800b11a <_printf_float+0xc2>
 800b340:	f109 0901 	add.w	r9, r9, #1
 800b344:	e7ee      	b.n	800b324 <_printf_float+0x2cc>
 800b346:	bf00      	nop
 800b348:	7fefffff 	.word	0x7fefffff
 800b34c:	0800d280 	.word	0x0800d280
 800b350:	0800d284 	.word	0x0800d284
 800b354:	0800d290 	.word	0x0800d290
 800b358:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b35a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b35c:	429a      	cmp	r2, r3
 800b35e:	bfa8      	it	ge
 800b360:	461a      	movge	r2, r3
 800b362:	2a00      	cmp	r2, #0
 800b364:	4691      	mov	r9, r2
 800b366:	dc38      	bgt.n	800b3da <_printf_float+0x382>
 800b368:	f104 031a 	add.w	r3, r4, #26
 800b36c:	f04f 0b00 	mov.w	fp, #0
 800b370:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b374:	9306      	str	r3, [sp, #24]
 800b376:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b37a:	ebaa 0309 	sub.w	r3, sl, r9
 800b37e:	459b      	cmp	fp, r3
 800b380:	db33      	blt.n	800b3ea <_printf_float+0x392>
 800b382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b384:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b386:	429a      	cmp	r2, r3
 800b388:	db3a      	blt.n	800b400 <_printf_float+0x3a8>
 800b38a:	6823      	ldr	r3, [r4, #0]
 800b38c:	07da      	lsls	r2, r3, #31
 800b38e:	d437      	bmi.n	800b400 <_printf_float+0x3a8>
 800b390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b392:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b394:	eba3 020a 	sub.w	r2, r3, sl
 800b398:	eba3 0901 	sub.w	r9, r3, r1
 800b39c:	4591      	cmp	r9, r2
 800b39e:	bfa8      	it	ge
 800b3a0:	4691      	movge	r9, r2
 800b3a2:	f1b9 0f00 	cmp.w	r9, #0
 800b3a6:	dc33      	bgt.n	800b410 <_printf_float+0x3b8>
 800b3a8:	f04f 0800 	mov.w	r8, #0
 800b3ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3b0:	f104 0a1a 	add.w	sl, r4, #26
 800b3b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3b8:	1a9b      	subs	r3, r3, r2
 800b3ba:	eba3 0309 	sub.w	r3, r3, r9
 800b3be:	4598      	cmp	r8, r3
 800b3c0:	f6bf af74 	bge.w	800b2ac <_printf_float+0x254>
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	4652      	mov	r2, sl
 800b3c8:	4631      	mov	r1, r6
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	47b8      	blx	r7
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	f43f aea3 	beq.w	800b11a <_printf_float+0xc2>
 800b3d4:	f108 0801 	add.w	r8, r8, #1
 800b3d8:	e7ec      	b.n	800b3b4 <_printf_float+0x35c>
 800b3da:	4613      	mov	r3, r2
 800b3dc:	4631      	mov	r1, r6
 800b3de:	4642      	mov	r2, r8
 800b3e0:	4628      	mov	r0, r5
 800b3e2:	47b8      	blx	r7
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d1bf      	bne.n	800b368 <_printf_float+0x310>
 800b3e8:	e697      	b.n	800b11a <_printf_float+0xc2>
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	9a06      	ldr	r2, [sp, #24]
 800b3ee:	4631      	mov	r1, r6
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	47b8      	blx	r7
 800b3f4:	3001      	adds	r0, #1
 800b3f6:	f43f ae90 	beq.w	800b11a <_printf_float+0xc2>
 800b3fa:	f10b 0b01 	add.w	fp, fp, #1
 800b3fe:	e7ba      	b.n	800b376 <_printf_float+0x31e>
 800b400:	9b05      	ldr	r3, [sp, #20]
 800b402:	9a04      	ldr	r2, [sp, #16]
 800b404:	4631      	mov	r1, r6
 800b406:	4628      	mov	r0, r5
 800b408:	47b8      	blx	r7
 800b40a:	3001      	adds	r0, #1
 800b40c:	d1c0      	bne.n	800b390 <_printf_float+0x338>
 800b40e:	e684      	b.n	800b11a <_printf_float+0xc2>
 800b410:	464b      	mov	r3, r9
 800b412:	eb08 020a 	add.w	r2, r8, sl
 800b416:	4631      	mov	r1, r6
 800b418:	4628      	mov	r0, r5
 800b41a:	47b8      	blx	r7
 800b41c:	3001      	adds	r0, #1
 800b41e:	d1c3      	bne.n	800b3a8 <_printf_float+0x350>
 800b420:	e67b      	b.n	800b11a <_printf_float+0xc2>
 800b422:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b424:	2a01      	cmp	r2, #1
 800b426:	dc01      	bgt.n	800b42c <_printf_float+0x3d4>
 800b428:	07db      	lsls	r3, r3, #31
 800b42a:	d537      	bpl.n	800b49c <_printf_float+0x444>
 800b42c:	2301      	movs	r3, #1
 800b42e:	4642      	mov	r2, r8
 800b430:	4631      	mov	r1, r6
 800b432:	4628      	mov	r0, r5
 800b434:	47b8      	blx	r7
 800b436:	3001      	adds	r0, #1
 800b438:	f43f ae6f 	beq.w	800b11a <_printf_float+0xc2>
 800b43c:	9b05      	ldr	r3, [sp, #20]
 800b43e:	9a04      	ldr	r2, [sp, #16]
 800b440:	4631      	mov	r1, r6
 800b442:	4628      	mov	r0, r5
 800b444:	47b8      	blx	r7
 800b446:	3001      	adds	r0, #1
 800b448:	f43f ae67 	beq.w	800b11a <_printf_float+0xc2>
 800b44c:	2200      	movs	r2, #0
 800b44e:	2300      	movs	r3, #0
 800b450:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b454:	f7f5 fb44 	bl	8000ae0 <__aeabi_dcmpeq>
 800b458:	b158      	cbz	r0, 800b472 <_printf_float+0x41a>
 800b45a:	f04f 0800 	mov.w	r8, #0
 800b45e:	f104 0a1a 	add.w	sl, r4, #26
 800b462:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b464:	3b01      	subs	r3, #1
 800b466:	4598      	cmp	r8, r3
 800b468:	db0d      	blt.n	800b486 <_printf_float+0x42e>
 800b46a:	464b      	mov	r3, r9
 800b46c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b470:	e6eb      	b.n	800b24a <_printf_float+0x1f2>
 800b472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b474:	f108 0201 	add.w	r2, r8, #1
 800b478:	3b01      	subs	r3, #1
 800b47a:	4631      	mov	r1, r6
 800b47c:	4628      	mov	r0, r5
 800b47e:	47b8      	blx	r7
 800b480:	3001      	adds	r0, #1
 800b482:	d1f2      	bne.n	800b46a <_printf_float+0x412>
 800b484:	e649      	b.n	800b11a <_printf_float+0xc2>
 800b486:	2301      	movs	r3, #1
 800b488:	4652      	mov	r2, sl
 800b48a:	4631      	mov	r1, r6
 800b48c:	4628      	mov	r0, r5
 800b48e:	47b8      	blx	r7
 800b490:	3001      	adds	r0, #1
 800b492:	f43f ae42 	beq.w	800b11a <_printf_float+0xc2>
 800b496:	f108 0801 	add.w	r8, r8, #1
 800b49a:	e7e2      	b.n	800b462 <_printf_float+0x40a>
 800b49c:	2301      	movs	r3, #1
 800b49e:	4642      	mov	r2, r8
 800b4a0:	e7eb      	b.n	800b47a <_printf_float+0x422>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	464a      	mov	r2, r9
 800b4a6:	4631      	mov	r1, r6
 800b4a8:	4628      	mov	r0, r5
 800b4aa:	47b8      	blx	r7
 800b4ac:	3001      	adds	r0, #1
 800b4ae:	f43f ae34 	beq.w	800b11a <_printf_float+0xc2>
 800b4b2:	f108 0801 	add.w	r8, r8, #1
 800b4b6:	e700      	b.n	800b2ba <_printf_float+0x262>
 800b4b8:	4642      	mov	r2, r8
 800b4ba:	464b      	mov	r3, r9
 800b4bc:	4640      	mov	r0, r8
 800b4be:	4649      	mov	r1, r9
 800b4c0:	f7f5 fb40 	bl	8000b44 <__aeabi_dcmpun>
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	f43f ae2d 	beq.w	800b124 <_printf_float+0xcc>
 800b4ca:	4b01      	ldr	r3, [pc, #4]	; (800b4d0 <_printf_float+0x478>)
 800b4cc:	4a01      	ldr	r2, [pc, #4]	; (800b4d4 <_printf_float+0x47c>)
 800b4ce:	e60e      	b.n	800b0ee <_printf_float+0x96>
 800b4d0:	0800d288 	.word	0x0800d288
 800b4d4:	0800d28c 	.word	0x0800d28c

0800b4d8 <_printf_common>:
 800b4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4dc:	4691      	mov	r9, r2
 800b4de:	461f      	mov	r7, r3
 800b4e0:	688a      	ldr	r2, [r1, #8]
 800b4e2:	690b      	ldr	r3, [r1, #16]
 800b4e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	bfb8      	it	lt
 800b4ec:	4613      	movlt	r3, r2
 800b4ee:	f8c9 3000 	str.w	r3, [r9]
 800b4f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4f6:	4606      	mov	r6, r0
 800b4f8:	460c      	mov	r4, r1
 800b4fa:	b112      	cbz	r2, 800b502 <_printf_common+0x2a>
 800b4fc:	3301      	adds	r3, #1
 800b4fe:	f8c9 3000 	str.w	r3, [r9]
 800b502:	6823      	ldr	r3, [r4, #0]
 800b504:	0699      	lsls	r1, r3, #26
 800b506:	bf42      	ittt	mi
 800b508:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b50c:	3302      	addmi	r3, #2
 800b50e:	f8c9 3000 	strmi.w	r3, [r9]
 800b512:	6825      	ldr	r5, [r4, #0]
 800b514:	f015 0506 	ands.w	r5, r5, #6
 800b518:	d107      	bne.n	800b52a <_printf_common+0x52>
 800b51a:	f104 0a19 	add.w	sl, r4, #25
 800b51e:	68e3      	ldr	r3, [r4, #12]
 800b520:	f8d9 2000 	ldr.w	r2, [r9]
 800b524:	1a9b      	subs	r3, r3, r2
 800b526:	429d      	cmp	r5, r3
 800b528:	db29      	blt.n	800b57e <_printf_common+0xa6>
 800b52a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b52e:	6822      	ldr	r2, [r4, #0]
 800b530:	3300      	adds	r3, #0
 800b532:	bf18      	it	ne
 800b534:	2301      	movne	r3, #1
 800b536:	0692      	lsls	r2, r2, #26
 800b538:	d42e      	bmi.n	800b598 <_printf_common+0xc0>
 800b53a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b53e:	4639      	mov	r1, r7
 800b540:	4630      	mov	r0, r6
 800b542:	47c0      	blx	r8
 800b544:	3001      	adds	r0, #1
 800b546:	d021      	beq.n	800b58c <_printf_common+0xb4>
 800b548:	6823      	ldr	r3, [r4, #0]
 800b54a:	68e5      	ldr	r5, [r4, #12]
 800b54c:	f8d9 2000 	ldr.w	r2, [r9]
 800b550:	f003 0306 	and.w	r3, r3, #6
 800b554:	2b04      	cmp	r3, #4
 800b556:	bf08      	it	eq
 800b558:	1aad      	subeq	r5, r5, r2
 800b55a:	68a3      	ldr	r3, [r4, #8]
 800b55c:	6922      	ldr	r2, [r4, #16]
 800b55e:	bf0c      	ite	eq
 800b560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b564:	2500      	movne	r5, #0
 800b566:	4293      	cmp	r3, r2
 800b568:	bfc4      	itt	gt
 800b56a:	1a9b      	subgt	r3, r3, r2
 800b56c:	18ed      	addgt	r5, r5, r3
 800b56e:	f04f 0900 	mov.w	r9, #0
 800b572:	341a      	adds	r4, #26
 800b574:	454d      	cmp	r5, r9
 800b576:	d11b      	bne.n	800b5b0 <_printf_common+0xd8>
 800b578:	2000      	movs	r0, #0
 800b57a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b57e:	2301      	movs	r3, #1
 800b580:	4652      	mov	r2, sl
 800b582:	4639      	mov	r1, r7
 800b584:	4630      	mov	r0, r6
 800b586:	47c0      	blx	r8
 800b588:	3001      	adds	r0, #1
 800b58a:	d103      	bne.n	800b594 <_printf_common+0xbc>
 800b58c:	f04f 30ff 	mov.w	r0, #4294967295
 800b590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b594:	3501      	adds	r5, #1
 800b596:	e7c2      	b.n	800b51e <_printf_common+0x46>
 800b598:	18e1      	adds	r1, r4, r3
 800b59a:	1c5a      	adds	r2, r3, #1
 800b59c:	2030      	movs	r0, #48	; 0x30
 800b59e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5a2:	4422      	add	r2, r4
 800b5a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5ac:	3302      	adds	r3, #2
 800b5ae:	e7c4      	b.n	800b53a <_printf_common+0x62>
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	4622      	mov	r2, r4
 800b5b4:	4639      	mov	r1, r7
 800b5b6:	4630      	mov	r0, r6
 800b5b8:	47c0      	blx	r8
 800b5ba:	3001      	adds	r0, #1
 800b5bc:	d0e6      	beq.n	800b58c <_printf_common+0xb4>
 800b5be:	f109 0901 	add.w	r9, r9, #1
 800b5c2:	e7d7      	b.n	800b574 <_printf_common+0x9c>

0800b5c4 <_printf_i>:
 800b5c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5c8:	4617      	mov	r7, r2
 800b5ca:	7e0a      	ldrb	r2, [r1, #24]
 800b5cc:	b085      	sub	sp, #20
 800b5ce:	2a6e      	cmp	r2, #110	; 0x6e
 800b5d0:	4698      	mov	r8, r3
 800b5d2:	4606      	mov	r6, r0
 800b5d4:	460c      	mov	r4, r1
 800b5d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5d8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800b5dc:	f000 80bc 	beq.w	800b758 <_printf_i+0x194>
 800b5e0:	d81a      	bhi.n	800b618 <_printf_i+0x54>
 800b5e2:	2a63      	cmp	r2, #99	; 0x63
 800b5e4:	d02e      	beq.n	800b644 <_printf_i+0x80>
 800b5e6:	d80a      	bhi.n	800b5fe <_printf_i+0x3a>
 800b5e8:	2a00      	cmp	r2, #0
 800b5ea:	f000 80c8 	beq.w	800b77e <_printf_i+0x1ba>
 800b5ee:	2a58      	cmp	r2, #88	; 0x58
 800b5f0:	f000 808a 	beq.w	800b708 <_printf_i+0x144>
 800b5f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5f8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800b5fc:	e02a      	b.n	800b654 <_printf_i+0x90>
 800b5fe:	2a64      	cmp	r2, #100	; 0x64
 800b600:	d001      	beq.n	800b606 <_printf_i+0x42>
 800b602:	2a69      	cmp	r2, #105	; 0x69
 800b604:	d1f6      	bne.n	800b5f4 <_printf_i+0x30>
 800b606:	6821      	ldr	r1, [r4, #0]
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800b60e:	d023      	beq.n	800b658 <_printf_i+0x94>
 800b610:	1d11      	adds	r1, r2, #4
 800b612:	6019      	str	r1, [r3, #0]
 800b614:	6813      	ldr	r3, [r2, #0]
 800b616:	e027      	b.n	800b668 <_printf_i+0xa4>
 800b618:	2a73      	cmp	r2, #115	; 0x73
 800b61a:	f000 80b4 	beq.w	800b786 <_printf_i+0x1c2>
 800b61e:	d808      	bhi.n	800b632 <_printf_i+0x6e>
 800b620:	2a6f      	cmp	r2, #111	; 0x6f
 800b622:	d02a      	beq.n	800b67a <_printf_i+0xb6>
 800b624:	2a70      	cmp	r2, #112	; 0x70
 800b626:	d1e5      	bne.n	800b5f4 <_printf_i+0x30>
 800b628:	680a      	ldr	r2, [r1, #0]
 800b62a:	f042 0220 	orr.w	r2, r2, #32
 800b62e:	600a      	str	r2, [r1, #0]
 800b630:	e003      	b.n	800b63a <_printf_i+0x76>
 800b632:	2a75      	cmp	r2, #117	; 0x75
 800b634:	d021      	beq.n	800b67a <_printf_i+0xb6>
 800b636:	2a78      	cmp	r2, #120	; 0x78
 800b638:	d1dc      	bne.n	800b5f4 <_printf_i+0x30>
 800b63a:	2278      	movs	r2, #120	; 0x78
 800b63c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800b640:	496e      	ldr	r1, [pc, #440]	; (800b7fc <_printf_i+0x238>)
 800b642:	e064      	b.n	800b70e <_printf_i+0x14a>
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800b64a:	1d11      	adds	r1, r2, #4
 800b64c:	6019      	str	r1, [r3, #0]
 800b64e:	6813      	ldr	r3, [r2, #0]
 800b650:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b654:	2301      	movs	r3, #1
 800b656:	e0a3      	b.n	800b7a0 <_printf_i+0x1dc>
 800b658:	f011 0f40 	tst.w	r1, #64	; 0x40
 800b65c:	f102 0104 	add.w	r1, r2, #4
 800b660:	6019      	str	r1, [r3, #0]
 800b662:	d0d7      	beq.n	800b614 <_printf_i+0x50>
 800b664:	f9b2 3000 	ldrsh.w	r3, [r2]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	da03      	bge.n	800b674 <_printf_i+0xb0>
 800b66c:	222d      	movs	r2, #45	; 0x2d
 800b66e:	425b      	negs	r3, r3
 800b670:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b674:	4962      	ldr	r1, [pc, #392]	; (800b800 <_printf_i+0x23c>)
 800b676:	220a      	movs	r2, #10
 800b678:	e017      	b.n	800b6aa <_printf_i+0xe6>
 800b67a:	6820      	ldr	r0, [r4, #0]
 800b67c:	6819      	ldr	r1, [r3, #0]
 800b67e:	f010 0f80 	tst.w	r0, #128	; 0x80
 800b682:	d003      	beq.n	800b68c <_printf_i+0xc8>
 800b684:	1d08      	adds	r0, r1, #4
 800b686:	6018      	str	r0, [r3, #0]
 800b688:	680b      	ldr	r3, [r1, #0]
 800b68a:	e006      	b.n	800b69a <_printf_i+0xd6>
 800b68c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b690:	f101 0004 	add.w	r0, r1, #4
 800b694:	6018      	str	r0, [r3, #0]
 800b696:	d0f7      	beq.n	800b688 <_printf_i+0xc4>
 800b698:	880b      	ldrh	r3, [r1, #0]
 800b69a:	4959      	ldr	r1, [pc, #356]	; (800b800 <_printf_i+0x23c>)
 800b69c:	2a6f      	cmp	r2, #111	; 0x6f
 800b69e:	bf14      	ite	ne
 800b6a0:	220a      	movne	r2, #10
 800b6a2:	2208      	moveq	r2, #8
 800b6a4:	2000      	movs	r0, #0
 800b6a6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800b6aa:	6865      	ldr	r5, [r4, #4]
 800b6ac:	60a5      	str	r5, [r4, #8]
 800b6ae:	2d00      	cmp	r5, #0
 800b6b0:	f2c0 809c 	blt.w	800b7ec <_printf_i+0x228>
 800b6b4:	6820      	ldr	r0, [r4, #0]
 800b6b6:	f020 0004 	bic.w	r0, r0, #4
 800b6ba:	6020      	str	r0, [r4, #0]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d13f      	bne.n	800b740 <_printf_i+0x17c>
 800b6c0:	2d00      	cmp	r5, #0
 800b6c2:	f040 8095 	bne.w	800b7f0 <_printf_i+0x22c>
 800b6c6:	4675      	mov	r5, lr
 800b6c8:	2a08      	cmp	r2, #8
 800b6ca:	d10b      	bne.n	800b6e4 <_printf_i+0x120>
 800b6cc:	6823      	ldr	r3, [r4, #0]
 800b6ce:	07da      	lsls	r2, r3, #31
 800b6d0:	d508      	bpl.n	800b6e4 <_printf_i+0x120>
 800b6d2:	6923      	ldr	r3, [r4, #16]
 800b6d4:	6862      	ldr	r2, [r4, #4]
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	bfde      	ittt	le
 800b6da:	2330      	movle	r3, #48	; 0x30
 800b6dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b6e4:	ebae 0305 	sub.w	r3, lr, r5
 800b6e8:	6123      	str	r3, [r4, #16]
 800b6ea:	f8cd 8000 	str.w	r8, [sp]
 800b6ee:	463b      	mov	r3, r7
 800b6f0:	aa03      	add	r2, sp, #12
 800b6f2:	4621      	mov	r1, r4
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	f7ff feef 	bl	800b4d8 <_printf_common>
 800b6fa:	3001      	adds	r0, #1
 800b6fc:	d155      	bne.n	800b7aa <_printf_i+0x1e6>
 800b6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b702:	b005      	add	sp, #20
 800b704:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b708:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800b70c:	493c      	ldr	r1, [pc, #240]	; (800b800 <_printf_i+0x23c>)
 800b70e:	6822      	ldr	r2, [r4, #0]
 800b710:	6818      	ldr	r0, [r3, #0]
 800b712:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b716:	f100 0504 	add.w	r5, r0, #4
 800b71a:	601d      	str	r5, [r3, #0]
 800b71c:	d001      	beq.n	800b722 <_printf_i+0x15e>
 800b71e:	6803      	ldr	r3, [r0, #0]
 800b720:	e002      	b.n	800b728 <_printf_i+0x164>
 800b722:	0655      	lsls	r5, r2, #25
 800b724:	d5fb      	bpl.n	800b71e <_printf_i+0x15a>
 800b726:	8803      	ldrh	r3, [r0, #0]
 800b728:	07d0      	lsls	r0, r2, #31
 800b72a:	bf44      	itt	mi
 800b72c:	f042 0220 	orrmi.w	r2, r2, #32
 800b730:	6022      	strmi	r2, [r4, #0]
 800b732:	b91b      	cbnz	r3, 800b73c <_printf_i+0x178>
 800b734:	6822      	ldr	r2, [r4, #0]
 800b736:	f022 0220 	bic.w	r2, r2, #32
 800b73a:	6022      	str	r2, [r4, #0]
 800b73c:	2210      	movs	r2, #16
 800b73e:	e7b1      	b.n	800b6a4 <_printf_i+0xe0>
 800b740:	4675      	mov	r5, lr
 800b742:	fbb3 f0f2 	udiv	r0, r3, r2
 800b746:	fb02 3310 	mls	r3, r2, r0, r3
 800b74a:	5ccb      	ldrb	r3, [r1, r3]
 800b74c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b750:	4603      	mov	r3, r0
 800b752:	2800      	cmp	r0, #0
 800b754:	d1f5      	bne.n	800b742 <_printf_i+0x17e>
 800b756:	e7b7      	b.n	800b6c8 <_printf_i+0x104>
 800b758:	6808      	ldr	r0, [r1, #0]
 800b75a:	681a      	ldr	r2, [r3, #0]
 800b75c:	6949      	ldr	r1, [r1, #20]
 800b75e:	f010 0f80 	tst.w	r0, #128	; 0x80
 800b762:	d004      	beq.n	800b76e <_printf_i+0x1aa>
 800b764:	1d10      	adds	r0, r2, #4
 800b766:	6018      	str	r0, [r3, #0]
 800b768:	6813      	ldr	r3, [r2, #0]
 800b76a:	6019      	str	r1, [r3, #0]
 800b76c:	e007      	b.n	800b77e <_printf_i+0x1ba>
 800b76e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b772:	f102 0004 	add.w	r0, r2, #4
 800b776:	6018      	str	r0, [r3, #0]
 800b778:	6813      	ldr	r3, [r2, #0]
 800b77a:	d0f6      	beq.n	800b76a <_printf_i+0x1a6>
 800b77c:	8019      	strh	r1, [r3, #0]
 800b77e:	2300      	movs	r3, #0
 800b780:	6123      	str	r3, [r4, #16]
 800b782:	4675      	mov	r5, lr
 800b784:	e7b1      	b.n	800b6ea <_printf_i+0x126>
 800b786:	681a      	ldr	r2, [r3, #0]
 800b788:	1d11      	adds	r1, r2, #4
 800b78a:	6019      	str	r1, [r3, #0]
 800b78c:	6815      	ldr	r5, [r2, #0]
 800b78e:	6862      	ldr	r2, [r4, #4]
 800b790:	2100      	movs	r1, #0
 800b792:	4628      	mov	r0, r5
 800b794:	f7f4 fd34 	bl	8000200 <memchr>
 800b798:	b108      	cbz	r0, 800b79e <_printf_i+0x1da>
 800b79a:	1b40      	subs	r0, r0, r5
 800b79c:	6060      	str	r0, [r4, #4]
 800b79e:	6863      	ldr	r3, [r4, #4]
 800b7a0:	6123      	str	r3, [r4, #16]
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7a8:	e79f      	b.n	800b6ea <_printf_i+0x126>
 800b7aa:	6923      	ldr	r3, [r4, #16]
 800b7ac:	462a      	mov	r2, r5
 800b7ae:	4639      	mov	r1, r7
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	47c0      	blx	r8
 800b7b4:	3001      	adds	r0, #1
 800b7b6:	d0a2      	beq.n	800b6fe <_printf_i+0x13a>
 800b7b8:	6823      	ldr	r3, [r4, #0]
 800b7ba:	079b      	lsls	r3, r3, #30
 800b7bc:	d507      	bpl.n	800b7ce <_printf_i+0x20a>
 800b7be:	2500      	movs	r5, #0
 800b7c0:	f104 0919 	add.w	r9, r4, #25
 800b7c4:	68e3      	ldr	r3, [r4, #12]
 800b7c6:	9a03      	ldr	r2, [sp, #12]
 800b7c8:	1a9b      	subs	r3, r3, r2
 800b7ca:	429d      	cmp	r5, r3
 800b7cc:	db05      	blt.n	800b7da <_printf_i+0x216>
 800b7ce:	68e0      	ldr	r0, [r4, #12]
 800b7d0:	9b03      	ldr	r3, [sp, #12]
 800b7d2:	4298      	cmp	r0, r3
 800b7d4:	bfb8      	it	lt
 800b7d6:	4618      	movlt	r0, r3
 800b7d8:	e793      	b.n	800b702 <_printf_i+0x13e>
 800b7da:	2301      	movs	r3, #1
 800b7dc:	464a      	mov	r2, r9
 800b7de:	4639      	mov	r1, r7
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	47c0      	blx	r8
 800b7e4:	3001      	adds	r0, #1
 800b7e6:	d08a      	beq.n	800b6fe <_printf_i+0x13a>
 800b7e8:	3501      	adds	r5, #1
 800b7ea:	e7eb      	b.n	800b7c4 <_printf_i+0x200>
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d1a7      	bne.n	800b740 <_printf_i+0x17c>
 800b7f0:	780b      	ldrb	r3, [r1, #0]
 800b7f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7fa:	e765      	b.n	800b6c8 <_printf_i+0x104>
 800b7fc:	0800d2a3 	.word	0x0800d2a3
 800b800:	0800d292 	.word	0x0800d292

0800b804 <_sbrk_r>:
 800b804:	b538      	push	{r3, r4, r5, lr}
 800b806:	4c06      	ldr	r4, [pc, #24]	; (800b820 <_sbrk_r+0x1c>)
 800b808:	2300      	movs	r3, #0
 800b80a:	4605      	mov	r5, r0
 800b80c:	4608      	mov	r0, r1
 800b80e:	6023      	str	r3, [r4, #0]
 800b810:	f001 fb2e 	bl	800ce70 <_sbrk>
 800b814:	1c43      	adds	r3, r0, #1
 800b816:	d102      	bne.n	800b81e <_sbrk_r+0x1a>
 800b818:	6823      	ldr	r3, [r4, #0]
 800b81a:	b103      	cbz	r3, 800b81e <_sbrk_r+0x1a>
 800b81c:	602b      	str	r3, [r5, #0]
 800b81e:	bd38      	pop	{r3, r4, r5, pc}
 800b820:	2002473c 	.word	0x2002473c

0800b824 <siprintf>:
 800b824:	b40e      	push	{r1, r2, r3}
 800b826:	b500      	push	{lr}
 800b828:	b09c      	sub	sp, #112	; 0x70
 800b82a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800b82e:	ab1d      	add	r3, sp, #116	; 0x74
 800b830:	f8ad 1014 	strh.w	r1, [sp, #20]
 800b834:	9002      	str	r0, [sp, #8]
 800b836:	9006      	str	r0, [sp, #24]
 800b838:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b83c:	480a      	ldr	r0, [pc, #40]	; (800b868 <siprintf+0x44>)
 800b83e:	9104      	str	r1, [sp, #16]
 800b840:	9107      	str	r1, [sp, #28]
 800b842:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b846:	f853 2b04 	ldr.w	r2, [r3], #4
 800b84a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800b84e:	6800      	ldr	r0, [r0, #0]
 800b850:	9301      	str	r3, [sp, #4]
 800b852:	a902      	add	r1, sp, #8
 800b854:	f001 f9b0 	bl	800cbb8 <_svfiprintf_r>
 800b858:	9b02      	ldr	r3, [sp, #8]
 800b85a:	2200      	movs	r2, #0
 800b85c:	701a      	strb	r2, [r3, #0]
 800b85e:	b01c      	add	sp, #112	; 0x70
 800b860:	f85d eb04 	ldr.w	lr, [sp], #4
 800b864:	b003      	add	sp, #12
 800b866:	4770      	bx	lr
 800b868:	20000164 	.word	0x20000164

0800b86c <quorem>:
 800b86c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b870:	6903      	ldr	r3, [r0, #16]
 800b872:	690c      	ldr	r4, [r1, #16]
 800b874:	429c      	cmp	r4, r3
 800b876:	4680      	mov	r8, r0
 800b878:	f300 8082 	bgt.w	800b980 <quorem+0x114>
 800b87c:	3c01      	subs	r4, #1
 800b87e:	f101 0714 	add.w	r7, r1, #20
 800b882:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800b886:	f100 0614 	add.w	r6, r0, #20
 800b88a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b88e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b892:	eb06 030e 	add.w	r3, r6, lr
 800b896:	3501      	adds	r5, #1
 800b898:	eb07 090e 	add.w	r9, r7, lr
 800b89c:	9301      	str	r3, [sp, #4]
 800b89e:	fbb0 f5f5 	udiv	r5, r0, r5
 800b8a2:	b395      	cbz	r5, 800b90a <quorem+0x9e>
 800b8a4:	f04f 0a00 	mov.w	sl, #0
 800b8a8:	4638      	mov	r0, r7
 800b8aa:	46b4      	mov	ip, r6
 800b8ac:	46d3      	mov	fp, sl
 800b8ae:	f850 2b04 	ldr.w	r2, [r0], #4
 800b8b2:	b293      	uxth	r3, r2
 800b8b4:	fb05 a303 	mla	r3, r5, r3, sl
 800b8b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8bc:	b29b      	uxth	r3, r3
 800b8be:	ebab 0303 	sub.w	r3, fp, r3
 800b8c2:	0c12      	lsrs	r2, r2, #16
 800b8c4:	f8bc b000 	ldrh.w	fp, [ip]
 800b8c8:	fb05 a202 	mla	r2, r5, r2, sl
 800b8cc:	fa13 f38b 	uxtah	r3, r3, fp
 800b8d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b8d4:	fa1f fb82 	uxth.w	fp, r2
 800b8d8:	f8dc 2000 	ldr.w	r2, [ip]
 800b8dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b8e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8e4:	b29b      	uxth	r3, r3
 800b8e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8ea:	4581      	cmp	r9, r0
 800b8ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b8f0:	f84c 3b04 	str.w	r3, [ip], #4
 800b8f4:	d2db      	bcs.n	800b8ae <quorem+0x42>
 800b8f6:	f856 300e 	ldr.w	r3, [r6, lr]
 800b8fa:	b933      	cbnz	r3, 800b90a <quorem+0x9e>
 800b8fc:	9b01      	ldr	r3, [sp, #4]
 800b8fe:	3b04      	subs	r3, #4
 800b900:	429e      	cmp	r6, r3
 800b902:	461a      	mov	r2, r3
 800b904:	d330      	bcc.n	800b968 <quorem+0xfc>
 800b906:	f8c8 4010 	str.w	r4, [r8, #16]
 800b90a:	4640      	mov	r0, r8
 800b90c:	f001 f823 	bl	800c956 <__mcmp>
 800b910:	2800      	cmp	r0, #0
 800b912:	db25      	blt.n	800b960 <quorem+0xf4>
 800b914:	3501      	adds	r5, #1
 800b916:	4630      	mov	r0, r6
 800b918:	f04f 0e00 	mov.w	lr, #0
 800b91c:	f857 2b04 	ldr.w	r2, [r7], #4
 800b920:	f8d0 c000 	ldr.w	ip, [r0]
 800b924:	b293      	uxth	r3, r2
 800b926:	ebae 0303 	sub.w	r3, lr, r3
 800b92a:	0c12      	lsrs	r2, r2, #16
 800b92c:	fa13 f38c 	uxtah	r3, r3, ip
 800b930:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b934:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b938:	b29b      	uxth	r3, r3
 800b93a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b93e:	45b9      	cmp	r9, r7
 800b940:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b944:	f840 3b04 	str.w	r3, [r0], #4
 800b948:	d2e8      	bcs.n	800b91c <quorem+0xb0>
 800b94a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b94e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b952:	b92a      	cbnz	r2, 800b960 <quorem+0xf4>
 800b954:	3b04      	subs	r3, #4
 800b956:	429e      	cmp	r6, r3
 800b958:	461a      	mov	r2, r3
 800b95a:	d30b      	bcc.n	800b974 <quorem+0x108>
 800b95c:	f8c8 4010 	str.w	r4, [r8, #16]
 800b960:	4628      	mov	r0, r5
 800b962:	b003      	add	sp, #12
 800b964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b968:	6812      	ldr	r2, [r2, #0]
 800b96a:	3b04      	subs	r3, #4
 800b96c:	2a00      	cmp	r2, #0
 800b96e:	d1ca      	bne.n	800b906 <quorem+0x9a>
 800b970:	3c01      	subs	r4, #1
 800b972:	e7c5      	b.n	800b900 <quorem+0x94>
 800b974:	6812      	ldr	r2, [r2, #0]
 800b976:	3b04      	subs	r3, #4
 800b978:	2a00      	cmp	r2, #0
 800b97a:	d1ef      	bne.n	800b95c <quorem+0xf0>
 800b97c:	3c01      	subs	r4, #1
 800b97e:	e7ea      	b.n	800b956 <quorem+0xea>
 800b980:	2000      	movs	r0, #0
 800b982:	e7ee      	b.n	800b962 <quorem+0xf6>
 800b984:	0000      	movs	r0, r0
	...

0800b988 <_dtoa_r>:
 800b988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b98c:	ec57 6b10 	vmov	r6, r7, d0
 800b990:	b097      	sub	sp, #92	; 0x5c
 800b992:	e9cd 6700 	strd	r6, r7, [sp]
 800b996:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b998:	9107      	str	r1, [sp, #28]
 800b99a:	4604      	mov	r4, r0
 800b99c:	920a      	str	r2, [sp, #40]	; 0x28
 800b99e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b9a0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b9a2:	b93e      	cbnz	r6, 800b9b4 <_dtoa_r+0x2c>
 800b9a4:	2010      	movs	r0, #16
 800b9a6:	f7ff f9f1 	bl	800ad8c <malloc>
 800b9aa:	6260      	str	r0, [r4, #36]	; 0x24
 800b9ac:	6046      	str	r6, [r0, #4]
 800b9ae:	6086      	str	r6, [r0, #8]
 800b9b0:	6006      	str	r6, [r0, #0]
 800b9b2:	60c6      	str	r6, [r0, #12]
 800b9b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9b6:	6819      	ldr	r1, [r3, #0]
 800b9b8:	b151      	cbz	r1, 800b9d0 <_dtoa_r+0x48>
 800b9ba:	685a      	ldr	r2, [r3, #4]
 800b9bc:	604a      	str	r2, [r1, #4]
 800b9be:	2301      	movs	r3, #1
 800b9c0:	4093      	lsls	r3, r2
 800b9c2:	608b      	str	r3, [r1, #8]
 800b9c4:	4620      	mov	r0, r4
 800b9c6:	f000 fdf1 	bl	800c5ac <_Bfree>
 800b9ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	601a      	str	r2, [r3, #0]
 800b9d0:	9b01      	ldr	r3, [sp, #4]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	bfbf      	itttt	lt
 800b9d6:	2301      	movlt	r3, #1
 800b9d8:	602b      	strlt	r3, [r5, #0]
 800b9da:	9b01      	ldrlt	r3, [sp, #4]
 800b9dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b9e0:	bfb2      	itee	lt
 800b9e2:	9301      	strlt	r3, [sp, #4]
 800b9e4:	2300      	movge	r3, #0
 800b9e6:	602b      	strge	r3, [r5, #0]
 800b9e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b9ec:	4ba8      	ldr	r3, [pc, #672]	; (800bc90 <_dtoa_r+0x308>)
 800b9ee:	ea33 0308 	bics.w	r3, r3, r8
 800b9f2:	d11b      	bne.n	800ba2c <_dtoa_r+0xa4>
 800b9f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b9f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9fa:	6013      	str	r3, [r2, #0]
 800b9fc:	9b00      	ldr	r3, [sp, #0]
 800b9fe:	b923      	cbnz	r3, 800ba0a <_dtoa_r+0x82>
 800ba00:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ba04:	2800      	cmp	r0, #0
 800ba06:	f000 8578 	beq.w	800c4fa <_dtoa_r+0xb72>
 800ba0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba0c:	b953      	cbnz	r3, 800ba24 <_dtoa_r+0x9c>
 800ba0e:	4ba1      	ldr	r3, [pc, #644]	; (800bc94 <_dtoa_r+0x30c>)
 800ba10:	e021      	b.n	800ba56 <_dtoa_r+0xce>
 800ba12:	4ba1      	ldr	r3, [pc, #644]	; (800bc98 <_dtoa_r+0x310>)
 800ba14:	9302      	str	r3, [sp, #8]
 800ba16:	3308      	adds	r3, #8
 800ba18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba1a:	6013      	str	r3, [r2, #0]
 800ba1c:	9802      	ldr	r0, [sp, #8]
 800ba1e:	b017      	add	sp, #92	; 0x5c
 800ba20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba24:	4b9b      	ldr	r3, [pc, #620]	; (800bc94 <_dtoa_r+0x30c>)
 800ba26:	9302      	str	r3, [sp, #8]
 800ba28:	3303      	adds	r3, #3
 800ba2a:	e7f5      	b.n	800ba18 <_dtoa_r+0x90>
 800ba2c:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ba30:	2200      	movs	r2, #0
 800ba32:	2300      	movs	r3, #0
 800ba34:	4630      	mov	r0, r6
 800ba36:	4639      	mov	r1, r7
 800ba38:	f7f5 f852 	bl	8000ae0 <__aeabi_dcmpeq>
 800ba3c:	4681      	mov	r9, r0
 800ba3e:	b160      	cbz	r0, 800ba5a <_dtoa_r+0xd2>
 800ba40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ba42:	2301      	movs	r3, #1
 800ba44:	6013      	str	r3, [r2, #0]
 800ba46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f000 8553 	beq.w	800c4f4 <_dtoa_r+0xb6c>
 800ba4e:	4b93      	ldr	r3, [pc, #588]	; (800bc9c <_dtoa_r+0x314>)
 800ba50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba52:	6013      	str	r3, [r2, #0]
 800ba54:	3b01      	subs	r3, #1
 800ba56:	9302      	str	r3, [sp, #8]
 800ba58:	e7e0      	b.n	800ba1c <_dtoa_r+0x94>
 800ba5a:	aa14      	add	r2, sp, #80	; 0x50
 800ba5c:	a915      	add	r1, sp, #84	; 0x54
 800ba5e:	ec47 6b10 	vmov	d0, r6, r7
 800ba62:	4620      	mov	r0, r4
 800ba64:	f000 ffef 	bl	800ca46 <__d2b>
 800ba68:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba6c:	4682      	mov	sl, r0
 800ba6e:	2d00      	cmp	r5, #0
 800ba70:	d07e      	beq.n	800bb70 <_dtoa_r+0x1e8>
 800ba72:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ba7a:	4630      	mov	r0, r6
 800ba7c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ba80:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba84:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800ba88:	2200      	movs	r2, #0
 800ba8a:	4b85      	ldr	r3, [pc, #532]	; (800bca0 <_dtoa_r+0x318>)
 800ba8c:	f7f4 fc0c 	bl	80002a8 <__aeabi_dsub>
 800ba90:	a379      	add	r3, pc, #484	; (adr r3, 800bc78 <_dtoa_r+0x2f0>)
 800ba92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba96:	f7f4 fdbb 	bl	8000610 <__aeabi_dmul>
 800ba9a:	a379      	add	r3, pc, #484	; (adr r3, 800bc80 <_dtoa_r+0x2f8>)
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	f7f4 fc04 	bl	80002ac <__adddf3>
 800baa4:	4606      	mov	r6, r0
 800baa6:	4628      	mov	r0, r5
 800baa8:	460f      	mov	r7, r1
 800baaa:	f7f4 fd4b 	bl	8000544 <__aeabi_i2d>
 800baae:	a376      	add	r3, pc, #472	; (adr r3, 800bc88 <_dtoa_r+0x300>)
 800bab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab4:	f7f4 fdac 	bl	8000610 <__aeabi_dmul>
 800bab8:	4602      	mov	r2, r0
 800baba:	460b      	mov	r3, r1
 800babc:	4630      	mov	r0, r6
 800babe:	4639      	mov	r1, r7
 800bac0:	f7f4 fbf4 	bl	80002ac <__adddf3>
 800bac4:	4606      	mov	r6, r0
 800bac6:	460f      	mov	r7, r1
 800bac8:	f7f5 f852 	bl	8000b70 <__aeabi_d2iz>
 800bacc:	2200      	movs	r2, #0
 800bace:	4683      	mov	fp, r0
 800bad0:	2300      	movs	r3, #0
 800bad2:	4630      	mov	r0, r6
 800bad4:	4639      	mov	r1, r7
 800bad6:	f7f5 f80d 	bl	8000af4 <__aeabi_dcmplt>
 800bada:	b158      	cbz	r0, 800baf4 <_dtoa_r+0x16c>
 800badc:	4658      	mov	r0, fp
 800bade:	f7f4 fd31 	bl	8000544 <__aeabi_i2d>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	4630      	mov	r0, r6
 800bae8:	4639      	mov	r1, r7
 800baea:	f7f4 fff9 	bl	8000ae0 <__aeabi_dcmpeq>
 800baee:	b908      	cbnz	r0, 800baf4 <_dtoa_r+0x16c>
 800baf0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800baf4:	f1bb 0f16 	cmp.w	fp, #22
 800baf8:	d859      	bhi.n	800bbae <_dtoa_r+0x226>
 800bafa:	496a      	ldr	r1, [pc, #424]	; (800bca4 <_dtoa_r+0x31c>)
 800bafc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800bb00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb08:	f7f5 f812 	bl	8000b30 <__aeabi_dcmpgt>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	d050      	beq.n	800bbb2 <_dtoa_r+0x22a>
 800bb10:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb14:	2300      	movs	r3, #0
 800bb16:	930e      	str	r3, [sp, #56]	; 0x38
 800bb18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bb1a:	1b5d      	subs	r5, r3, r5
 800bb1c:	1e6b      	subs	r3, r5, #1
 800bb1e:	9306      	str	r3, [sp, #24]
 800bb20:	bf45      	ittet	mi
 800bb22:	f1c5 0301 	rsbmi	r3, r5, #1
 800bb26:	9305      	strmi	r3, [sp, #20]
 800bb28:	2300      	movpl	r3, #0
 800bb2a:	2300      	movmi	r3, #0
 800bb2c:	bf4c      	ite	mi
 800bb2e:	9306      	strmi	r3, [sp, #24]
 800bb30:	9305      	strpl	r3, [sp, #20]
 800bb32:	f1bb 0f00 	cmp.w	fp, #0
 800bb36:	db3e      	blt.n	800bbb6 <_dtoa_r+0x22e>
 800bb38:	9b06      	ldr	r3, [sp, #24]
 800bb3a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bb3e:	445b      	add	r3, fp
 800bb40:	9306      	str	r3, [sp, #24]
 800bb42:	2300      	movs	r3, #0
 800bb44:	9308      	str	r3, [sp, #32]
 800bb46:	9b07      	ldr	r3, [sp, #28]
 800bb48:	2b09      	cmp	r3, #9
 800bb4a:	f200 80af 	bhi.w	800bcac <_dtoa_r+0x324>
 800bb4e:	2b05      	cmp	r3, #5
 800bb50:	bfc4      	itt	gt
 800bb52:	3b04      	subgt	r3, #4
 800bb54:	9307      	strgt	r3, [sp, #28]
 800bb56:	9b07      	ldr	r3, [sp, #28]
 800bb58:	f1a3 0302 	sub.w	r3, r3, #2
 800bb5c:	bfcc      	ite	gt
 800bb5e:	2600      	movgt	r6, #0
 800bb60:	2601      	movle	r6, #1
 800bb62:	2b03      	cmp	r3, #3
 800bb64:	f200 80ae 	bhi.w	800bcc4 <_dtoa_r+0x33c>
 800bb68:	e8df f003 	tbb	[pc, r3]
 800bb6c:	772f8482 	.word	0x772f8482
 800bb70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb72:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800bb74:	441d      	add	r5, r3
 800bb76:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb7a:	2b20      	cmp	r3, #32
 800bb7c:	dd11      	ble.n	800bba2 <_dtoa_r+0x21a>
 800bb7e:	9a00      	ldr	r2, [sp, #0]
 800bb80:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800bb84:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800bb88:	fa22 f000 	lsr.w	r0, r2, r0
 800bb8c:	fa08 f303 	lsl.w	r3, r8, r3
 800bb90:	4318      	orrs	r0, r3
 800bb92:	f7f4 fcc7 	bl	8000524 <__aeabi_ui2d>
 800bb96:	2301      	movs	r3, #1
 800bb98:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bb9c:	3d01      	subs	r5, #1
 800bb9e:	9312      	str	r3, [sp, #72]	; 0x48
 800bba0:	e772      	b.n	800ba88 <_dtoa_r+0x100>
 800bba2:	f1c3 0020 	rsb	r0, r3, #32
 800bba6:	9b00      	ldr	r3, [sp, #0]
 800bba8:	fa03 f000 	lsl.w	r0, r3, r0
 800bbac:	e7f1      	b.n	800bb92 <_dtoa_r+0x20a>
 800bbae:	2301      	movs	r3, #1
 800bbb0:	e7b1      	b.n	800bb16 <_dtoa_r+0x18e>
 800bbb2:	900e      	str	r0, [sp, #56]	; 0x38
 800bbb4:	e7b0      	b.n	800bb18 <_dtoa_r+0x190>
 800bbb6:	9b05      	ldr	r3, [sp, #20]
 800bbb8:	eba3 030b 	sub.w	r3, r3, fp
 800bbbc:	9305      	str	r3, [sp, #20]
 800bbbe:	f1cb 0300 	rsb	r3, fp, #0
 800bbc2:	9308      	str	r3, [sp, #32]
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	930b      	str	r3, [sp, #44]	; 0x2c
 800bbc8:	e7bd      	b.n	800bb46 <_dtoa_r+0x1be>
 800bbca:	2301      	movs	r3, #1
 800bbcc:	9309      	str	r3, [sp, #36]	; 0x24
 800bbce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	dd7a      	ble.n	800bcca <_dtoa_r+0x342>
 800bbd4:	9304      	str	r3, [sp, #16]
 800bbd6:	9303      	str	r3, [sp, #12]
 800bbd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bbda:	2200      	movs	r2, #0
 800bbdc:	606a      	str	r2, [r5, #4]
 800bbde:	2104      	movs	r1, #4
 800bbe0:	f101 0214 	add.w	r2, r1, #20
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	d975      	bls.n	800bcd4 <_dtoa_r+0x34c>
 800bbe8:	6869      	ldr	r1, [r5, #4]
 800bbea:	4620      	mov	r0, r4
 800bbec:	f000 fcaa 	bl	800c544 <_Balloc>
 800bbf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbf2:	6028      	str	r0, [r5, #0]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	9302      	str	r3, [sp, #8]
 800bbf8:	9b03      	ldr	r3, [sp, #12]
 800bbfa:	2b0e      	cmp	r3, #14
 800bbfc:	f200 80e5 	bhi.w	800bdca <_dtoa_r+0x442>
 800bc00:	2e00      	cmp	r6, #0
 800bc02:	f000 80e2 	beq.w	800bdca <_dtoa_r+0x442>
 800bc06:	ed9d 7b00 	vldr	d7, [sp]
 800bc0a:	f1bb 0f00 	cmp.w	fp, #0
 800bc0e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800bc12:	dd74      	ble.n	800bcfe <_dtoa_r+0x376>
 800bc14:	4a23      	ldr	r2, [pc, #140]	; (800bca4 <_dtoa_r+0x31c>)
 800bc16:	f00b 030f 	and.w	r3, fp, #15
 800bc1a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800bc1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bc22:	06f0      	lsls	r0, r6, #27
 800bc24:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc28:	d559      	bpl.n	800bcde <_dtoa_r+0x356>
 800bc2a:	4b1f      	ldr	r3, [pc, #124]	; (800bca8 <_dtoa_r+0x320>)
 800bc2c:	ec51 0b17 	vmov	r0, r1, d7
 800bc30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc34:	f7f4 fe16 	bl	8000864 <__aeabi_ddiv>
 800bc38:	e9cd 0100 	strd	r0, r1, [sp]
 800bc3c:	f006 060f 	and.w	r6, r6, #15
 800bc40:	2503      	movs	r5, #3
 800bc42:	4f19      	ldr	r7, [pc, #100]	; (800bca8 <_dtoa_r+0x320>)
 800bc44:	2e00      	cmp	r6, #0
 800bc46:	d14c      	bne.n	800bce2 <_dtoa_r+0x35a>
 800bc48:	4642      	mov	r2, r8
 800bc4a:	464b      	mov	r3, r9
 800bc4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc50:	f7f4 fe08 	bl	8000864 <__aeabi_ddiv>
 800bc54:	e9cd 0100 	strd	r0, r1, [sp]
 800bc58:	e06a      	b.n	800bd30 <_dtoa_r+0x3a8>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	9309      	str	r3, [sp, #36]	; 0x24
 800bc5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc60:	445b      	add	r3, fp
 800bc62:	9304      	str	r3, [sp, #16]
 800bc64:	3301      	adds	r3, #1
 800bc66:	2b01      	cmp	r3, #1
 800bc68:	9303      	str	r3, [sp, #12]
 800bc6a:	bfb8      	it	lt
 800bc6c:	2301      	movlt	r3, #1
 800bc6e:	e7b3      	b.n	800bbd8 <_dtoa_r+0x250>
 800bc70:	2300      	movs	r3, #0
 800bc72:	e7ab      	b.n	800bbcc <_dtoa_r+0x244>
 800bc74:	2300      	movs	r3, #0
 800bc76:	e7f1      	b.n	800bc5c <_dtoa_r+0x2d4>
 800bc78:	636f4361 	.word	0x636f4361
 800bc7c:	3fd287a7 	.word	0x3fd287a7
 800bc80:	8b60c8b3 	.word	0x8b60c8b3
 800bc84:	3fc68a28 	.word	0x3fc68a28
 800bc88:	509f79fb 	.word	0x509f79fb
 800bc8c:	3fd34413 	.word	0x3fd34413
 800bc90:	7ff00000 	.word	0x7ff00000
 800bc94:	0800d2bd 	.word	0x0800d2bd
 800bc98:	0800d2b4 	.word	0x0800d2b4
 800bc9c:	0800d291 	.word	0x0800d291
 800bca0:	3ff80000 	.word	0x3ff80000
 800bca4:	0800d2f0 	.word	0x0800d2f0
 800bca8:	0800d2c8 	.word	0x0800d2c8
 800bcac:	2601      	movs	r6, #1
 800bcae:	2300      	movs	r3, #0
 800bcb0:	9307      	str	r3, [sp, #28]
 800bcb2:	9609      	str	r6, [sp, #36]	; 0x24
 800bcb4:	f04f 33ff 	mov.w	r3, #4294967295
 800bcb8:	9304      	str	r3, [sp, #16]
 800bcba:	9303      	str	r3, [sp, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	2312      	movs	r3, #18
 800bcc0:	920a      	str	r2, [sp, #40]	; 0x28
 800bcc2:	e789      	b.n	800bbd8 <_dtoa_r+0x250>
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	9309      	str	r3, [sp, #36]	; 0x24
 800bcc8:	e7f4      	b.n	800bcb4 <_dtoa_r+0x32c>
 800bcca:	2301      	movs	r3, #1
 800bccc:	9304      	str	r3, [sp, #16]
 800bcce:	9303      	str	r3, [sp, #12]
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	e7f5      	b.n	800bcc0 <_dtoa_r+0x338>
 800bcd4:	686a      	ldr	r2, [r5, #4]
 800bcd6:	3201      	adds	r2, #1
 800bcd8:	606a      	str	r2, [r5, #4]
 800bcda:	0049      	lsls	r1, r1, #1
 800bcdc:	e780      	b.n	800bbe0 <_dtoa_r+0x258>
 800bcde:	2502      	movs	r5, #2
 800bce0:	e7af      	b.n	800bc42 <_dtoa_r+0x2ba>
 800bce2:	07f1      	lsls	r1, r6, #31
 800bce4:	d508      	bpl.n	800bcf8 <_dtoa_r+0x370>
 800bce6:	4640      	mov	r0, r8
 800bce8:	4649      	mov	r1, r9
 800bcea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcee:	f7f4 fc8f 	bl	8000610 <__aeabi_dmul>
 800bcf2:	3501      	adds	r5, #1
 800bcf4:	4680      	mov	r8, r0
 800bcf6:	4689      	mov	r9, r1
 800bcf8:	1076      	asrs	r6, r6, #1
 800bcfa:	3708      	adds	r7, #8
 800bcfc:	e7a2      	b.n	800bc44 <_dtoa_r+0x2bc>
 800bcfe:	f000 809d 	beq.w	800be3c <_dtoa_r+0x4b4>
 800bd02:	f1cb 0600 	rsb	r6, fp, #0
 800bd06:	4b9f      	ldr	r3, [pc, #636]	; (800bf84 <_dtoa_r+0x5fc>)
 800bd08:	4f9f      	ldr	r7, [pc, #636]	; (800bf88 <_dtoa_r+0x600>)
 800bd0a:	f006 020f 	and.w	r2, r6, #15
 800bd0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd1a:	f7f4 fc79 	bl	8000610 <__aeabi_dmul>
 800bd1e:	e9cd 0100 	strd	r0, r1, [sp]
 800bd22:	1136      	asrs	r6, r6, #4
 800bd24:	2300      	movs	r3, #0
 800bd26:	2502      	movs	r5, #2
 800bd28:	2e00      	cmp	r6, #0
 800bd2a:	d17c      	bne.n	800be26 <_dtoa_r+0x49e>
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d191      	bne.n	800bc54 <_dtoa_r+0x2cc>
 800bd30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	f000 8084 	beq.w	800be40 <_dtoa_r+0x4b8>
 800bd38:	e9dd 8900 	ldrd	r8, r9, [sp]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	4b93      	ldr	r3, [pc, #588]	; (800bf8c <_dtoa_r+0x604>)
 800bd40:	4640      	mov	r0, r8
 800bd42:	4649      	mov	r1, r9
 800bd44:	f7f4 fed6 	bl	8000af4 <__aeabi_dcmplt>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d079      	beq.n	800be40 <_dtoa_r+0x4b8>
 800bd4c:	9b03      	ldr	r3, [sp, #12]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d076      	beq.n	800be40 <_dtoa_r+0x4b8>
 800bd52:	9b04      	ldr	r3, [sp, #16]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	dd34      	ble.n	800bdc2 <_dtoa_r+0x43a>
 800bd58:	2200      	movs	r2, #0
 800bd5a:	4b8d      	ldr	r3, [pc, #564]	; (800bf90 <_dtoa_r+0x608>)
 800bd5c:	4640      	mov	r0, r8
 800bd5e:	4649      	mov	r1, r9
 800bd60:	f7f4 fc56 	bl	8000610 <__aeabi_dmul>
 800bd64:	e9cd 0100 	strd	r0, r1, [sp]
 800bd68:	9e04      	ldr	r6, [sp, #16]
 800bd6a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bd6e:	3501      	adds	r5, #1
 800bd70:	4628      	mov	r0, r5
 800bd72:	f7f4 fbe7 	bl	8000544 <__aeabi_i2d>
 800bd76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd7a:	f7f4 fc49 	bl	8000610 <__aeabi_dmul>
 800bd7e:	2200      	movs	r2, #0
 800bd80:	4b84      	ldr	r3, [pc, #528]	; (800bf94 <_dtoa_r+0x60c>)
 800bd82:	f7f4 fa93 	bl	80002ac <__adddf3>
 800bd86:	4680      	mov	r8, r0
 800bd88:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800bd8c:	2e00      	cmp	r6, #0
 800bd8e:	d15a      	bne.n	800be46 <_dtoa_r+0x4be>
 800bd90:	2200      	movs	r2, #0
 800bd92:	4b81      	ldr	r3, [pc, #516]	; (800bf98 <_dtoa_r+0x610>)
 800bd94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd98:	f7f4 fa86 	bl	80002a8 <__aeabi_dsub>
 800bd9c:	4642      	mov	r2, r8
 800bd9e:	464b      	mov	r3, r9
 800bda0:	e9cd 0100 	strd	r0, r1, [sp]
 800bda4:	f7f4 fec4 	bl	8000b30 <__aeabi_dcmpgt>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	f040 829b 	bne.w	800c2e4 <_dtoa_r+0x95c>
 800bdae:	4642      	mov	r2, r8
 800bdb0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bdb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdb8:	f7f4 fe9c 	bl	8000af4 <__aeabi_dcmplt>
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	f040 828f 	bne.w	800c2e0 <_dtoa_r+0x958>
 800bdc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bdc6:	e9cd 2300 	strd	r2, r3, [sp]
 800bdca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f2c0 8150 	blt.w	800c072 <_dtoa_r+0x6ea>
 800bdd2:	f1bb 0f0e 	cmp.w	fp, #14
 800bdd6:	f300 814c 	bgt.w	800c072 <_dtoa_r+0x6ea>
 800bdda:	4b6a      	ldr	r3, [pc, #424]	; (800bf84 <_dtoa_r+0x5fc>)
 800bddc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bde0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bde4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	f280 80da 	bge.w	800bfa0 <_dtoa_r+0x618>
 800bdec:	9b03      	ldr	r3, [sp, #12]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	f300 80d6 	bgt.w	800bfa0 <_dtoa_r+0x618>
 800bdf4:	f040 8273 	bne.w	800c2de <_dtoa_r+0x956>
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	4b67      	ldr	r3, [pc, #412]	; (800bf98 <_dtoa_r+0x610>)
 800bdfc:	4640      	mov	r0, r8
 800bdfe:	4649      	mov	r1, r9
 800be00:	f7f4 fc06 	bl	8000610 <__aeabi_dmul>
 800be04:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be08:	f7f4 fe88 	bl	8000b1c <__aeabi_dcmpge>
 800be0c:	9e03      	ldr	r6, [sp, #12]
 800be0e:	4637      	mov	r7, r6
 800be10:	2800      	cmp	r0, #0
 800be12:	f040 824a 	bne.w	800c2aa <_dtoa_r+0x922>
 800be16:	9b02      	ldr	r3, [sp, #8]
 800be18:	9a02      	ldr	r2, [sp, #8]
 800be1a:	1c5d      	adds	r5, r3, #1
 800be1c:	2331      	movs	r3, #49	; 0x31
 800be1e:	7013      	strb	r3, [r2, #0]
 800be20:	f10b 0b01 	add.w	fp, fp, #1
 800be24:	e245      	b.n	800c2b2 <_dtoa_r+0x92a>
 800be26:	07f2      	lsls	r2, r6, #31
 800be28:	d505      	bpl.n	800be36 <_dtoa_r+0x4ae>
 800be2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be2e:	f7f4 fbef 	bl	8000610 <__aeabi_dmul>
 800be32:	3501      	adds	r5, #1
 800be34:	2301      	movs	r3, #1
 800be36:	1076      	asrs	r6, r6, #1
 800be38:	3708      	adds	r7, #8
 800be3a:	e775      	b.n	800bd28 <_dtoa_r+0x3a0>
 800be3c:	2502      	movs	r5, #2
 800be3e:	e777      	b.n	800bd30 <_dtoa_r+0x3a8>
 800be40:	465f      	mov	r7, fp
 800be42:	9e03      	ldr	r6, [sp, #12]
 800be44:	e794      	b.n	800bd70 <_dtoa_r+0x3e8>
 800be46:	9a02      	ldr	r2, [sp, #8]
 800be48:	4b4e      	ldr	r3, [pc, #312]	; (800bf84 <_dtoa_r+0x5fc>)
 800be4a:	4432      	add	r2, r6
 800be4c:	9213      	str	r2, [sp, #76]	; 0x4c
 800be4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be50:	1e71      	subs	r1, r6, #1
 800be52:	2a00      	cmp	r2, #0
 800be54:	d048      	beq.n	800bee8 <_dtoa_r+0x560>
 800be56:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800be5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5e:	2000      	movs	r0, #0
 800be60:	494e      	ldr	r1, [pc, #312]	; (800bf9c <_dtoa_r+0x614>)
 800be62:	f7f4 fcff 	bl	8000864 <__aeabi_ddiv>
 800be66:	4642      	mov	r2, r8
 800be68:	464b      	mov	r3, r9
 800be6a:	f7f4 fa1d 	bl	80002a8 <__aeabi_dsub>
 800be6e:	9d02      	ldr	r5, [sp, #8]
 800be70:	4680      	mov	r8, r0
 800be72:	4689      	mov	r9, r1
 800be74:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be78:	f7f4 fe7a 	bl	8000b70 <__aeabi_d2iz>
 800be7c:	4606      	mov	r6, r0
 800be7e:	f7f4 fb61 	bl	8000544 <__aeabi_i2d>
 800be82:	4602      	mov	r2, r0
 800be84:	460b      	mov	r3, r1
 800be86:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be8a:	f7f4 fa0d 	bl	80002a8 <__aeabi_dsub>
 800be8e:	3630      	adds	r6, #48	; 0x30
 800be90:	f805 6b01 	strb.w	r6, [r5], #1
 800be94:	4642      	mov	r2, r8
 800be96:	464b      	mov	r3, r9
 800be98:	e9cd 0100 	strd	r0, r1, [sp]
 800be9c:	f7f4 fe2a 	bl	8000af4 <__aeabi_dcmplt>
 800bea0:	2800      	cmp	r0, #0
 800bea2:	d165      	bne.n	800bf70 <_dtoa_r+0x5e8>
 800bea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bea8:	2000      	movs	r0, #0
 800beaa:	4938      	ldr	r1, [pc, #224]	; (800bf8c <_dtoa_r+0x604>)
 800beac:	f7f4 f9fc 	bl	80002a8 <__aeabi_dsub>
 800beb0:	4642      	mov	r2, r8
 800beb2:	464b      	mov	r3, r9
 800beb4:	f7f4 fe1e 	bl	8000af4 <__aeabi_dcmplt>
 800beb8:	2800      	cmp	r0, #0
 800beba:	f040 80ba 	bne.w	800c032 <_dtoa_r+0x6aa>
 800bebe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bec0:	429d      	cmp	r5, r3
 800bec2:	f43f af7e 	beq.w	800bdc2 <_dtoa_r+0x43a>
 800bec6:	2200      	movs	r2, #0
 800bec8:	4b31      	ldr	r3, [pc, #196]	; (800bf90 <_dtoa_r+0x608>)
 800beca:	4640      	mov	r0, r8
 800becc:	4649      	mov	r1, r9
 800bece:	f7f4 fb9f 	bl	8000610 <__aeabi_dmul>
 800bed2:	2200      	movs	r2, #0
 800bed4:	4680      	mov	r8, r0
 800bed6:	4689      	mov	r9, r1
 800bed8:	4b2d      	ldr	r3, [pc, #180]	; (800bf90 <_dtoa_r+0x608>)
 800beda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bede:	f7f4 fb97 	bl	8000610 <__aeabi_dmul>
 800bee2:	e9cd 0100 	strd	r0, r1, [sp]
 800bee6:	e7c5      	b.n	800be74 <_dtoa_r+0x4ec>
 800bee8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800beec:	4642      	mov	r2, r8
 800beee:	464b      	mov	r3, r9
 800bef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bef4:	f7f4 fb8c 	bl	8000610 <__aeabi_dmul>
 800bef8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800befc:	9d02      	ldr	r5, [sp, #8]
 800befe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf02:	f7f4 fe35 	bl	8000b70 <__aeabi_d2iz>
 800bf06:	4606      	mov	r6, r0
 800bf08:	f7f4 fb1c 	bl	8000544 <__aeabi_i2d>
 800bf0c:	3630      	adds	r6, #48	; 0x30
 800bf0e:	4602      	mov	r2, r0
 800bf10:	460b      	mov	r3, r1
 800bf12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf16:	f7f4 f9c7 	bl	80002a8 <__aeabi_dsub>
 800bf1a:	f805 6b01 	strb.w	r6, [r5], #1
 800bf1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bf20:	42ab      	cmp	r3, r5
 800bf22:	4680      	mov	r8, r0
 800bf24:	4689      	mov	r9, r1
 800bf26:	f04f 0200 	mov.w	r2, #0
 800bf2a:	d125      	bne.n	800bf78 <_dtoa_r+0x5f0>
 800bf2c:	4b1b      	ldr	r3, [pc, #108]	; (800bf9c <_dtoa_r+0x614>)
 800bf2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf32:	f7f4 f9bb 	bl	80002ac <__adddf3>
 800bf36:	4602      	mov	r2, r0
 800bf38:	460b      	mov	r3, r1
 800bf3a:	4640      	mov	r0, r8
 800bf3c:	4649      	mov	r1, r9
 800bf3e:	f7f4 fdf7 	bl	8000b30 <__aeabi_dcmpgt>
 800bf42:	2800      	cmp	r0, #0
 800bf44:	d175      	bne.n	800c032 <_dtoa_r+0x6aa>
 800bf46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf4a:	2000      	movs	r0, #0
 800bf4c:	4913      	ldr	r1, [pc, #76]	; (800bf9c <_dtoa_r+0x614>)
 800bf4e:	f7f4 f9ab 	bl	80002a8 <__aeabi_dsub>
 800bf52:	4602      	mov	r2, r0
 800bf54:	460b      	mov	r3, r1
 800bf56:	4640      	mov	r0, r8
 800bf58:	4649      	mov	r1, r9
 800bf5a:	f7f4 fdcb 	bl	8000af4 <__aeabi_dcmplt>
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	f43f af2f 	beq.w	800bdc2 <_dtoa_r+0x43a>
 800bf64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf68:	2b30      	cmp	r3, #48	; 0x30
 800bf6a:	f105 32ff 	add.w	r2, r5, #4294967295
 800bf6e:	d001      	beq.n	800bf74 <_dtoa_r+0x5ec>
 800bf70:	46bb      	mov	fp, r7
 800bf72:	e04d      	b.n	800c010 <_dtoa_r+0x688>
 800bf74:	4615      	mov	r5, r2
 800bf76:	e7f5      	b.n	800bf64 <_dtoa_r+0x5dc>
 800bf78:	4b05      	ldr	r3, [pc, #20]	; (800bf90 <_dtoa_r+0x608>)
 800bf7a:	f7f4 fb49 	bl	8000610 <__aeabi_dmul>
 800bf7e:	e9cd 0100 	strd	r0, r1, [sp]
 800bf82:	e7bc      	b.n	800befe <_dtoa_r+0x576>
 800bf84:	0800d2f0 	.word	0x0800d2f0
 800bf88:	0800d2c8 	.word	0x0800d2c8
 800bf8c:	3ff00000 	.word	0x3ff00000
 800bf90:	40240000 	.word	0x40240000
 800bf94:	401c0000 	.word	0x401c0000
 800bf98:	40140000 	.word	0x40140000
 800bf9c:	3fe00000 	.word	0x3fe00000
 800bfa0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bfa4:	9d02      	ldr	r5, [sp, #8]
 800bfa6:	4642      	mov	r2, r8
 800bfa8:	464b      	mov	r3, r9
 800bfaa:	4630      	mov	r0, r6
 800bfac:	4639      	mov	r1, r7
 800bfae:	f7f4 fc59 	bl	8000864 <__aeabi_ddiv>
 800bfb2:	f7f4 fddd 	bl	8000b70 <__aeabi_d2iz>
 800bfb6:	9000      	str	r0, [sp, #0]
 800bfb8:	f7f4 fac4 	bl	8000544 <__aeabi_i2d>
 800bfbc:	4642      	mov	r2, r8
 800bfbe:	464b      	mov	r3, r9
 800bfc0:	f7f4 fb26 	bl	8000610 <__aeabi_dmul>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	4630      	mov	r0, r6
 800bfca:	4639      	mov	r1, r7
 800bfcc:	f7f4 f96c 	bl	80002a8 <__aeabi_dsub>
 800bfd0:	9e00      	ldr	r6, [sp, #0]
 800bfd2:	9f03      	ldr	r7, [sp, #12]
 800bfd4:	3630      	adds	r6, #48	; 0x30
 800bfd6:	f805 6b01 	strb.w	r6, [r5], #1
 800bfda:	9e02      	ldr	r6, [sp, #8]
 800bfdc:	1bae      	subs	r6, r5, r6
 800bfde:	42b7      	cmp	r7, r6
 800bfe0:	4602      	mov	r2, r0
 800bfe2:	460b      	mov	r3, r1
 800bfe4:	d138      	bne.n	800c058 <_dtoa_r+0x6d0>
 800bfe6:	f7f4 f961 	bl	80002ac <__adddf3>
 800bfea:	4606      	mov	r6, r0
 800bfec:	460f      	mov	r7, r1
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	4640      	mov	r0, r8
 800bff4:	4649      	mov	r1, r9
 800bff6:	f7f4 fd7d 	bl	8000af4 <__aeabi_dcmplt>
 800bffa:	b9c8      	cbnz	r0, 800c030 <_dtoa_r+0x6a8>
 800bffc:	4632      	mov	r2, r6
 800bffe:	463b      	mov	r3, r7
 800c000:	4640      	mov	r0, r8
 800c002:	4649      	mov	r1, r9
 800c004:	f7f4 fd6c 	bl	8000ae0 <__aeabi_dcmpeq>
 800c008:	b110      	cbz	r0, 800c010 <_dtoa_r+0x688>
 800c00a:	9b00      	ldr	r3, [sp, #0]
 800c00c:	07db      	lsls	r3, r3, #31
 800c00e:	d40f      	bmi.n	800c030 <_dtoa_r+0x6a8>
 800c010:	4651      	mov	r1, sl
 800c012:	4620      	mov	r0, r4
 800c014:	f000 faca 	bl	800c5ac <_Bfree>
 800c018:	2300      	movs	r3, #0
 800c01a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c01c:	702b      	strb	r3, [r5, #0]
 800c01e:	f10b 0301 	add.w	r3, fp, #1
 800c022:	6013      	str	r3, [r2, #0]
 800c024:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c026:	2b00      	cmp	r3, #0
 800c028:	f43f acf8 	beq.w	800ba1c <_dtoa_r+0x94>
 800c02c:	601d      	str	r5, [r3, #0]
 800c02e:	e4f5      	b.n	800ba1c <_dtoa_r+0x94>
 800c030:	465f      	mov	r7, fp
 800c032:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c036:	2a39      	cmp	r2, #57	; 0x39
 800c038:	f105 33ff 	add.w	r3, r5, #4294967295
 800c03c:	d106      	bne.n	800c04c <_dtoa_r+0x6c4>
 800c03e:	9a02      	ldr	r2, [sp, #8]
 800c040:	429a      	cmp	r2, r3
 800c042:	d107      	bne.n	800c054 <_dtoa_r+0x6cc>
 800c044:	2330      	movs	r3, #48	; 0x30
 800c046:	7013      	strb	r3, [r2, #0]
 800c048:	3701      	adds	r7, #1
 800c04a:	4613      	mov	r3, r2
 800c04c:	781a      	ldrb	r2, [r3, #0]
 800c04e:	3201      	adds	r2, #1
 800c050:	701a      	strb	r2, [r3, #0]
 800c052:	e78d      	b.n	800bf70 <_dtoa_r+0x5e8>
 800c054:	461d      	mov	r5, r3
 800c056:	e7ec      	b.n	800c032 <_dtoa_r+0x6aa>
 800c058:	2200      	movs	r2, #0
 800c05a:	4ba4      	ldr	r3, [pc, #656]	; (800c2ec <_dtoa_r+0x964>)
 800c05c:	f7f4 fad8 	bl	8000610 <__aeabi_dmul>
 800c060:	2200      	movs	r2, #0
 800c062:	2300      	movs	r3, #0
 800c064:	4606      	mov	r6, r0
 800c066:	460f      	mov	r7, r1
 800c068:	f7f4 fd3a 	bl	8000ae0 <__aeabi_dcmpeq>
 800c06c:	2800      	cmp	r0, #0
 800c06e:	d09a      	beq.n	800bfa6 <_dtoa_r+0x61e>
 800c070:	e7ce      	b.n	800c010 <_dtoa_r+0x688>
 800c072:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c074:	2a00      	cmp	r2, #0
 800c076:	f000 80cd 	beq.w	800c214 <_dtoa_r+0x88c>
 800c07a:	9a07      	ldr	r2, [sp, #28]
 800c07c:	2a01      	cmp	r2, #1
 800c07e:	f300 80af 	bgt.w	800c1e0 <_dtoa_r+0x858>
 800c082:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c084:	2a00      	cmp	r2, #0
 800c086:	f000 80a7 	beq.w	800c1d8 <_dtoa_r+0x850>
 800c08a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c08e:	9e08      	ldr	r6, [sp, #32]
 800c090:	9d05      	ldr	r5, [sp, #20]
 800c092:	9a05      	ldr	r2, [sp, #20]
 800c094:	441a      	add	r2, r3
 800c096:	9205      	str	r2, [sp, #20]
 800c098:	9a06      	ldr	r2, [sp, #24]
 800c09a:	2101      	movs	r1, #1
 800c09c:	441a      	add	r2, r3
 800c09e:	4620      	mov	r0, r4
 800c0a0:	9206      	str	r2, [sp, #24]
 800c0a2:	f000 fb23 	bl	800c6ec <__i2b>
 800c0a6:	4607      	mov	r7, r0
 800c0a8:	2d00      	cmp	r5, #0
 800c0aa:	dd0c      	ble.n	800c0c6 <_dtoa_r+0x73e>
 800c0ac:	9b06      	ldr	r3, [sp, #24]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	dd09      	ble.n	800c0c6 <_dtoa_r+0x73e>
 800c0b2:	42ab      	cmp	r3, r5
 800c0b4:	9a05      	ldr	r2, [sp, #20]
 800c0b6:	bfa8      	it	ge
 800c0b8:	462b      	movge	r3, r5
 800c0ba:	1ad2      	subs	r2, r2, r3
 800c0bc:	9205      	str	r2, [sp, #20]
 800c0be:	9a06      	ldr	r2, [sp, #24]
 800c0c0:	1aed      	subs	r5, r5, r3
 800c0c2:	1ad3      	subs	r3, r2, r3
 800c0c4:	9306      	str	r3, [sp, #24]
 800c0c6:	9b08      	ldr	r3, [sp, #32]
 800c0c8:	b1f3      	cbz	r3, 800c108 <_dtoa_r+0x780>
 800c0ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	f000 80a5 	beq.w	800c21c <_dtoa_r+0x894>
 800c0d2:	2e00      	cmp	r6, #0
 800c0d4:	dd10      	ble.n	800c0f8 <_dtoa_r+0x770>
 800c0d6:	4639      	mov	r1, r7
 800c0d8:	4632      	mov	r2, r6
 800c0da:	4620      	mov	r0, r4
 800c0dc:	f000 fb9c 	bl	800c818 <__pow5mult>
 800c0e0:	4652      	mov	r2, sl
 800c0e2:	4601      	mov	r1, r0
 800c0e4:	4607      	mov	r7, r0
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f000 fb09 	bl	800c6fe <__multiply>
 800c0ec:	4651      	mov	r1, sl
 800c0ee:	4680      	mov	r8, r0
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	f000 fa5b 	bl	800c5ac <_Bfree>
 800c0f6:	46c2      	mov	sl, r8
 800c0f8:	9b08      	ldr	r3, [sp, #32]
 800c0fa:	1b9a      	subs	r2, r3, r6
 800c0fc:	d004      	beq.n	800c108 <_dtoa_r+0x780>
 800c0fe:	4651      	mov	r1, sl
 800c100:	4620      	mov	r0, r4
 800c102:	f000 fb89 	bl	800c818 <__pow5mult>
 800c106:	4682      	mov	sl, r0
 800c108:	2101      	movs	r1, #1
 800c10a:	4620      	mov	r0, r4
 800c10c:	f000 faee 	bl	800c6ec <__i2b>
 800c110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c112:	2b00      	cmp	r3, #0
 800c114:	4606      	mov	r6, r0
 800c116:	f340 8083 	ble.w	800c220 <_dtoa_r+0x898>
 800c11a:	461a      	mov	r2, r3
 800c11c:	4601      	mov	r1, r0
 800c11e:	4620      	mov	r0, r4
 800c120:	f000 fb7a 	bl	800c818 <__pow5mult>
 800c124:	9b07      	ldr	r3, [sp, #28]
 800c126:	2b01      	cmp	r3, #1
 800c128:	4606      	mov	r6, r0
 800c12a:	dd7c      	ble.n	800c226 <_dtoa_r+0x89e>
 800c12c:	f04f 0800 	mov.w	r8, #0
 800c130:	6933      	ldr	r3, [r6, #16]
 800c132:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c136:	6918      	ldr	r0, [r3, #16]
 800c138:	f000 fa8a 	bl	800c650 <__hi0bits>
 800c13c:	f1c0 0020 	rsb	r0, r0, #32
 800c140:	9b06      	ldr	r3, [sp, #24]
 800c142:	4418      	add	r0, r3
 800c144:	f010 001f 	ands.w	r0, r0, #31
 800c148:	f000 8096 	beq.w	800c278 <_dtoa_r+0x8f0>
 800c14c:	f1c0 0320 	rsb	r3, r0, #32
 800c150:	2b04      	cmp	r3, #4
 800c152:	f340 8087 	ble.w	800c264 <_dtoa_r+0x8dc>
 800c156:	9b05      	ldr	r3, [sp, #20]
 800c158:	f1c0 001c 	rsb	r0, r0, #28
 800c15c:	4403      	add	r3, r0
 800c15e:	9305      	str	r3, [sp, #20]
 800c160:	9b06      	ldr	r3, [sp, #24]
 800c162:	4405      	add	r5, r0
 800c164:	4403      	add	r3, r0
 800c166:	9306      	str	r3, [sp, #24]
 800c168:	9b05      	ldr	r3, [sp, #20]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	dd05      	ble.n	800c17a <_dtoa_r+0x7f2>
 800c16e:	4651      	mov	r1, sl
 800c170:	461a      	mov	r2, r3
 800c172:	4620      	mov	r0, r4
 800c174:	f000 fb9e 	bl	800c8b4 <__lshift>
 800c178:	4682      	mov	sl, r0
 800c17a:	9b06      	ldr	r3, [sp, #24]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	dd05      	ble.n	800c18c <_dtoa_r+0x804>
 800c180:	4631      	mov	r1, r6
 800c182:	461a      	mov	r2, r3
 800c184:	4620      	mov	r0, r4
 800c186:	f000 fb95 	bl	800c8b4 <__lshift>
 800c18a:	4606      	mov	r6, r0
 800c18c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d074      	beq.n	800c27c <_dtoa_r+0x8f4>
 800c192:	4631      	mov	r1, r6
 800c194:	4650      	mov	r0, sl
 800c196:	f000 fbde 	bl	800c956 <__mcmp>
 800c19a:	2800      	cmp	r0, #0
 800c19c:	da6e      	bge.n	800c27c <_dtoa_r+0x8f4>
 800c19e:	2300      	movs	r3, #0
 800c1a0:	4651      	mov	r1, sl
 800c1a2:	220a      	movs	r2, #10
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	f000 fa18 	bl	800c5da <__multadd>
 800c1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c1b0:	4682      	mov	sl, r0
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	f000 81a8 	beq.w	800c508 <_dtoa_r+0xb80>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	4639      	mov	r1, r7
 800c1bc:	220a      	movs	r2, #10
 800c1be:	4620      	mov	r0, r4
 800c1c0:	f000 fa0b 	bl	800c5da <__multadd>
 800c1c4:	9b04      	ldr	r3, [sp, #16]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	4607      	mov	r7, r0
 800c1ca:	f300 80c8 	bgt.w	800c35e <_dtoa_r+0x9d6>
 800c1ce:	9b07      	ldr	r3, [sp, #28]
 800c1d0:	2b02      	cmp	r3, #2
 800c1d2:	f340 80c4 	ble.w	800c35e <_dtoa_r+0x9d6>
 800c1d6:	e059      	b.n	800c28c <_dtoa_r+0x904>
 800c1d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1da:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1de:	e756      	b.n	800c08e <_dtoa_r+0x706>
 800c1e0:	9b03      	ldr	r3, [sp, #12]
 800c1e2:	1e5e      	subs	r6, r3, #1
 800c1e4:	9b08      	ldr	r3, [sp, #32]
 800c1e6:	42b3      	cmp	r3, r6
 800c1e8:	bfbf      	itttt	lt
 800c1ea:	9b08      	ldrlt	r3, [sp, #32]
 800c1ec:	9608      	strlt	r6, [sp, #32]
 800c1ee:	1af2      	sublt	r2, r6, r3
 800c1f0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800c1f2:	bfb6      	itet	lt
 800c1f4:	189b      	addlt	r3, r3, r2
 800c1f6:	1b9e      	subge	r6, r3, r6
 800c1f8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800c1fa:	9b03      	ldr	r3, [sp, #12]
 800c1fc:	bfb8      	it	lt
 800c1fe:	2600      	movlt	r6, #0
 800c200:	2b00      	cmp	r3, #0
 800c202:	bfb9      	ittee	lt
 800c204:	9b05      	ldrlt	r3, [sp, #20]
 800c206:	9a03      	ldrlt	r2, [sp, #12]
 800c208:	9d05      	ldrge	r5, [sp, #20]
 800c20a:	9b03      	ldrge	r3, [sp, #12]
 800c20c:	bfbc      	itt	lt
 800c20e:	1a9d      	sublt	r5, r3, r2
 800c210:	2300      	movlt	r3, #0
 800c212:	e73e      	b.n	800c092 <_dtoa_r+0x70a>
 800c214:	9e08      	ldr	r6, [sp, #32]
 800c216:	9d05      	ldr	r5, [sp, #20]
 800c218:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c21a:	e745      	b.n	800c0a8 <_dtoa_r+0x720>
 800c21c:	9a08      	ldr	r2, [sp, #32]
 800c21e:	e76e      	b.n	800c0fe <_dtoa_r+0x776>
 800c220:	9b07      	ldr	r3, [sp, #28]
 800c222:	2b01      	cmp	r3, #1
 800c224:	dc19      	bgt.n	800c25a <_dtoa_r+0x8d2>
 800c226:	9b00      	ldr	r3, [sp, #0]
 800c228:	b9bb      	cbnz	r3, 800c25a <_dtoa_r+0x8d2>
 800c22a:	9b01      	ldr	r3, [sp, #4]
 800c22c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c230:	b99b      	cbnz	r3, 800c25a <_dtoa_r+0x8d2>
 800c232:	9b01      	ldr	r3, [sp, #4]
 800c234:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c238:	0d1b      	lsrs	r3, r3, #20
 800c23a:	051b      	lsls	r3, r3, #20
 800c23c:	b183      	cbz	r3, 800c260 <_dtoa_r+0x8d8>
 800c23e:	9b05      	ldr	r3, [sp, #20]
 800c240:	3301      	adds	r3, #1
 800c242:	9305      	str	r3, [sp, #20]
 800c244:	9b06      	ldr	r3, [sp, #24]
 800c246:	3301      	adds	r3, #1
 800c248:	9306      	str	r3, [sp, #24]
 800c24a:	f04f 0801 	mov.w	r8, #1
 800c24e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c250:	2b00      	cmp	r3, #0
 800c252:	f47f af6d 	bne.w	800c130 <_dtoa_r+0x7a8>
 800c256:	2001      	movs	r0, #1
 800c258:	e772      	b.n	800c140 <_dtoa_r+0x7b8>
 800c25a:	f04f 0800 	mov.w	r8, #0
 800c25e:	e7f6      	b.n	800c24e <_dtoa_r+0x8c6>
 800c260:	4698      	mov	r8, r3
 800c262:	e7f4      	b.n	800c24e <_dtoa_r+0x8c6>
 800c264:	d080      	beq.n	800c168 <_dtoa_r+0x7e0>
 800c266:	9a05      	ldr	r2, [sp, #20]
 800c268:	331c      	adds	r3, #28
 800c26a:	441a      	add	r2, r3
 800c26c:	9205      	str	r2, [sp, #20]
 800c26e:	9a06      	ldr	r2, [sp, #24]
 800c270:	441a      	add	r2, r3
 800c272:	441d      	add	r5, r3
 800c274:	4613      	mov	r3, r2
 800c276:	e776      	b.n	800c166 <_dtoa_r+0x7de>
 800c278:	4603      	mov	r3, r0
 800c27a:	e7f4      	b.n	800c266 <_dtoa_r+0x8de>
 800c27c:	9b03      	ldr	r3, [sp, #12]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	dc36      	bgt.n	800c2f0 <_dtoa_r+0x968>
 800c282:	9b07      	ldr	r3, [sp, #28]
 800c284:	2b02      	cmp	r3, #2
 800c286:	dd33      	ble.n	800c2f0 <_dtoa_r+0x968>
 800c288:	9b03      	ldr	r3, [sp, #12]
 800c28a:	9304      	str	r3, [sp, #16]
 800c28c:	9b04      	ldr	r3, [sp, #16]
 800c28e:	b963      	cbnz	r3, 800c2aa <_dtoa_r+0x922>
 800c290:	4631      	mov	r1, r6
 800c292:	2205      	movs	r2, #5
 800c294:	4620      	mov	r0, r4
 800c296:	f000 f9a0 	bl	800c5da <__multadd>
 800c29a:	4601      	mov	r1, r0
 800c29c:	4606      	mov	r6, r0
 800c29e:	4650      	mov	r0, sl
 800c2a0:	f000 fb59 	bl	800c956 <__mcmp>
 800c2a4:	2800      	cmp	r0, #0
 800c2a6:	f73f adb6 	bgt.w	800be16 <_dtoa_r+0x48e>
 800c2aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2ac:	9d02      	ldr	r5, [sp, #8]
 800c2ae:	ea6f 0b03 	mvn.w	fp, r3
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	9303      	str	r3, [sp, #12]
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	f000 f977 	bl	800c5ac <_Bfree>
 800c2be:	2f00      	cmp	r7, #0
 800c2c0:	f43f aea6 	beq.w	800c010 <_dtoa_r+0x688>
 800c2c4:	9b03      	ldr	r3, [sp, #12]
 800c2c6:	b12b      	cbz	r3, 800c2d4 <_dtoa_r+0x94c>
 800c2c8:	42bb      	cmp	r3, r7
 800c2ca:	d003      	beq.n	800c2d4 <_dtoa_r+0x94c>
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	f000 f96c 	bl	800c5ac <_Bfree>
 800c2d4:	4639      	mov	r1, r7
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f000 f968 	bl	800c5ac <_Bfree>
 800c2dc:	e698      	b.n	800c010 <_dtoa_r+0x688>
 800c2de:	2600      	movs	r6, #0
 800c2e0:	4637      	mov	r7, r6
 800c2e2:	e7e2      	b.n	800c2aa <_dtoa_r+0x922>
 800c2e4:	46bb      	mov	fp, r7
 800c2e6:	4637      	mov	r7, r6
 800c2e8:	e595      	b.n	800be16 <_dtoa_r+0x48e>
 800c2ea:	bf00      	nop
 800c2ec:	40240000 	.word	0x40240000
 800c2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2f2:	bb93      	cbnz	r3, 800c35a <_dtoa_r+0x9d2>
 800c2f4:	9b03      	ldr	r3, [sp, #12]
 800c2f6:	9304      	str	r3, [sp, #16]
 800c2f8:	9d02      	ldr	r5, [sp, #8]
 800c2fa:	4631      	mov	r1, r6
 800c2fc:	4650      	mov	r0, sl
 800c2fe:	f7ff fab5 	bl	800b86c <quorem>
 800c302:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c306:	f805 9b01 	strb.w	r9, [r5], #1
 800c30a:	9b02      	ldr	r3, [sp, #8]
 800c30c:	9a04      	ldr	r2, [sp, #16]
 800c30e:	1aeb      	subs	r3, r5, r3
 800c310:	429a      	cmp	r2, r3
 800c312:	f300 80dc 	bgt.w	800c4ce <_dtoa_r+0xb46>
 800c316:	9b02      	ldr	r3, [sp, #8]
 800c318:	2a01      	cmp	r2, #1
 800c31a:	bfac      	ite	ge
 800c31c:	189b      	addge	r3, r3, r2
 800c31e:	3301      	addlt	r3, #1
 800c320:	4698      	mov	r8, r3
 800c322:	2300      	movs	r3, #0
 800c324:	9303      	str	r3, [sp, #12]
 800c326:	4651      	mov	r1, sl
 800c328:	2201      	movs	r2, #1
 800c32a:	4620      	mov	r0, r4
 800c32c:	f000 fac2 	bl	800c8b4 <__lshift>
 800c330:	4631      	mov	r1, r6
 800c332:	4682      	mov	sl, r0
 800c334:	f000 fb0f 	bl	800c956 <__mcmp>
 800c338:	2800      	cmp	r0, #0
 800c33a:	f300 808d 	bgt.w	800c458 <_dtoa_r+0xad0>
 800c33e:	d103      	bne.n	800c348 <_dtoa_r+0x9c0>
 800c340:	f019 0f01 	tst.w	r9, #1
 800c344:	f040 8088 	bne.w	800c458 <_dtoa_r+0xad0>
 800c348:	4645      	mov	r5, r8
 800c34a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c34e:	2b30      	cmp	r3, #48	; 0x30
 800c350:	f105 32ff 	add.w	r2, r5, #4294967295
 800c354:	d1af      	bne.n	800c2b6 <_dtoa_r+0x92e>
 800c356:	4615      	mov	r5, r2
 800c358:	e7f7      	b.n	800c34a <_dtoa_r+0x9c2>
 800c35a:	9b03      	ldr	r3, [sp, #12]
 800c35c:	9304      	str	r3, [sp, #16]
 800c35e:	2d00      	cmp	r5, #0
 800c360:	dd05      	ble.n	800c36e <_dtoa_r+0x9e6>
 800c362:	4639      	mov	r1, r7
 800c364:	462a      	mov	r2, r5
 800c366:	4620      	mov	r0, r4
 800c368:	f000 faa4 	bl	800c8b4 <__lshift>
 800c36c:	4607      	mov	r7, r0
 800c36e:	f1b8 0f00 	cmp.w	r8, #0
 800c372:	d04c      	beq.n	800c40e <_dtoa_r+0xa86>
 800c374:	6879      	ldr	r1, [r7, #4]
 800c376:	4620      	mov	r0, r4
 800c378:	f000 f8e4 	bl	800c544 <_Balloc>
 800c37c:	693a      	ldr	r2, [r7, #16]
 800c37e:	3202      	adds	r2, #2
 800c380:	4605      	mov	r5, r0
 800c382:	0092      	lsls	r2, r2, #2
 800c384:	f107 010c 	add.w	r1, r7, #12
 800c388:	300c      	adds	r0, #12
 800c38a:	f7fe fd0f 	bl	800adac <memcpy>
 800c38e:	2201      	movs	r2, #1
 800c390:	4629      	mov	r1, r5
 800c392:	4620      	mov	r0, r4
 800c394:	f000 fa8e 	bl	800c8b4 <__lshift>
 800c398:	9b00      	ldr	r3, [sp, #0]
 800c39a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c39e:	9703      	str	r7, [sp, #12]
 800c3a0:	f003 0301 	and.w	r3, r3, #1
 800c3a4:	4607      	mov	r7, r0
 800c3a6:	9305      	str	r3, [sp, #20]
 800c3a8:	4631      	mov	r1, r6
 800c3aa:	4650      	mov	r0, sl
 800c3ac:	f7ff fa5e 	bl	800b86c <quorem>
 800c3b0:	9903      	ldr	r1, [sp, #12]
 800c3b2:	4605      	mov	r5, r0
 800c3b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c3b8:	4650      	mov	r0, sl
 800c3ba:	f000 facc 	bl	800c956 <__mcmp>
 800c3be:	463a      	mov	r2, r7
 800c3c0:	9000      	str	r0, [sp, #0]
 800c3c2:	4631      	mov	r1, r6
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	f000 fae0 	bl	800c98a <__mdiff>
 800c3ca:	68c3      	ldr	r3, [r0, #12]
 800c3cc:	4602      	mov	r2, r0
 800c3ce:	bb03      	cbnz	r3, 800c412 <_dtoa_r+0xa8a>
 800c3d0:	4601      	mov	r1, r0
 800c3d2:	9006      	str	r0, [sp, #24]
 800c3d4:	4650      	mov	r0, sl
 800c3d6:	f000 fabe 	bl	800c956 <__mcmp>
 800c3da:	9a06      	ldr	r2, [sp, #24]
 800c3dc:	4603      	mov	r3, r0
 800c3de:	4611      	mov	r1, r2
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	9306      	str	r3, [sp, #24]
 800c3e4:	f000 f8e2 	bl	800c5ac <_Bfree>
 800c3e8:	9b06      	ldr	r3, [sp, #24]
 800c3ea:	b9a3      	cbnz	r3, 800c416 <_dtoa_r+0xa8e>
 800c3ec:	9a07      	ldr	r2, [sp, #28]
 800c3ee:	b992      	cbnz	r2, 800c416 <_dtoa_r+0xa8e>
 800c3f0:	9a05      	ldr	r2, [sp, #20]
 800c3f2:	b982      	cbnz	r2, 800c416 <_dtoa_r+0xa8e>
 800c3f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3f8:	d029      	beq.n	800c44e <_dtoa_r+0xac6>
 800c3fa:	9b00      	ldr	r3, [sp, #0]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	dd01      	ble.n	800c404 <_dtoa_r+0xa7c>
 800c400:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800c404:	f108 0501 	add.w	r5, r8, #1
 800c408:	f888 9000 	strb.w	r9, [r8]
 800c40c:	e753      	b.n	800c2b6 <_dtoa_r+0x92e>
 800c40e:	4638      	mov	r0, r7
 800c410:	e7c2      	b.n	800c398 <_dtoa_r+0xa10>
 800c412:	2301      	movs	r3, #1
 800c414:	e7e3      	b.n	800c3de <_dtoa_r+0xa56>
 800c416:	9a00      	ldr	r2, [sp, #0]
 800c418:	2a00      	cmp	r2, #0
 800c41a:	db04      	blt.n	800c426 <_dtoa_r+0xa9e>
 800c41c:	d125      	bne.n	800c46a <_dtoa_r+0xae2>
 800c41e:	9a07      	ldr	r2, [sp, #28]
 800c420:	bb1a      	cbnz	r2, 800c46a <_dtoa_r+0xae2>
 800c422:	9a05      	ldr	r2, [sp, #20]
 800c424:	bb0a      	cbnz	r2, 800c46a <_dtoa_r+0xae2>
 800c426:	2b00      	cmp	r3, #0
 800c428:	ddec      	ble.n	800c404 <_dtoa_r+0xa7c>
 800c42a:	4651      	mov	r1, sl
 800c42c:	2201      	movs	r2, #1
 800c42e:	4620      	mov	r0, r4
 800c430:	f000 fa40 	bl	800c8b4 <__lshift>
 800c434:	4631      	mov	r1, r6
 800c436:	4682      	mov	sl, r0
 800c438:	f000 fa8d 	bl	800c956 <__mcmp>
 800c43c:	2800      	cmp	r0, #0
 800c43e:	dc03      	bgt.n	800c448 <_dtoa_r+0xac0>
 800c440:	d1e0      	bne.n	800c404 <_dtoa_r+0xa7c>
 800c442:	f019 0f01 	tst.w	r9, #1
 800c446:	d0dd      	beq.n	800c404 <_dtoa_r+0xa7c>
 800c448:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c44c:	d1d8      	bne.n	800c400 <_dtoa_r+0xa78>
 800c44e:	2339      	movs	r3, #57	; 0x39
 800c450:	f888 3000 	strb.w	r3, [r8]
 800c454:	f108 0801 	add.w	r8, r8, #1
 800c458:	4645      	mov	r5, r8
 800c45a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c45e:	2b39      	cmp	r3, #57	; 0x39
 800c460:	f105 32ff 	add.w	r2, r5, #4294967295
 800c464:	d03b      	beq.n	800c4de <_dtoa_r+0xb56>
 800c466:	3301      	adds	r3, #1
 800c468:	e040      	b.n	800c4ec <_dtoa_r+0xb64>
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	f108 0501 	add.w	r5, r8, #1
 800c470:	dd05      	ble.n	800c47e <_dtoa_r+0xaf6>
 800c472:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c476:	d0ea      	beq.n	800c44e <_dtoa_r+0xac6>
 800c478:	f109 0901 	add.w	r9, r9, #1
 800c47c:	e7c4      	b.n	800c408 <_dtoa_r+0xa80>
 800c47e:	9b02      	ldr	r3, [sp, #8]
 800c480:	9a04      	ldr	r2, [sp, #16]
 800c482:	f805 9c01 	strb.w	r9, [r5, #-1]
 800c486:	1aeb      	subs	r3, r5, r3
 800c488:	4293      	cmp	r3, r2
 800c48a:	46a8      	mov	r8, r5
 800c48c:	f43f af4b 	beq.w	800c326 <_dtoa_r+0x99e>
 800c490:	4651      	mov	r1, sl
 800c492:	2300      	movs	r3, #0
 800c494:	220a      	movs	r2, #10
 800c496:	4620      	mov	r0, r4
 800c498:	f000 f89f 	bl	800c5da <__multadd>
 800c49c:	9b03      	ldr	r3, [sp, #12]
 800c49e:	9903      	ldr	r1, [sp, #12]
 800c4a0:	42bb      	cmp	r3, r7
 800c4a2:	4682      	mov	sl, r0
 800c4a4:	f04f 0300 	mov.w	r3, #0
 800c4a8:	f04f 020a 	mov.w	r2, #10
 800c4ac:	4620      	mov	r0, r4
 800c4ae:	d104      	bne.n	800c4ba <_dtoa_r+0xb32>
 800c4b0:	f000 f893 	bl	800c5da <__multadd>
 800c4b4:	9003      	str	r0, [sp, #12]
 800c4b6:	4607      	mov	r7, r0
 800c4b8:	e776      	b.n	800c3a8 <_dtoa_r+0xa20>
 800c4ba:	f000 f88e 	bl	800c5da <__multadd>
 800c4be:	2300      	movs	r3, #0
 800c4c0:	9003      	str	r0, [sp, #12]
 800c4c2:	220a      	movs	r2, #10
 800c4c4:	4639      	mov	r1, r7
 800c4c6:	4620      	mov	r0, r4
 800c4c8:	f000 f887 	bl	800c5da <__multadd>
 800c4cc:	e7f3      	b.n	800c4b6 <_dtoa_r+0xb2e>
 800c4ce:	4651      	mov	r1, sl
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	220a      	movs	r2, #10
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f000 f880 	bl	800c5da <__multadd>
 800c4da:	4682      	mov	sl, r0
 800c4dc:	e70d      	b.n	800c2fa <_dtoa_r+0x972>
 800c4de:	9b02      	ldr	r3, [sp, #8]
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	d105      	bne.n	800c4f0 <_dtoa_r+0xb68>
 800c4e4:	9a02      	ldr	r2, [sp, #8]
 800c4e6:	f10b 0b01 	add.w	fp, fp, #1
 800c4ea:	2331      	movs	r3, #49	; 0x31
 800c4ec:	7013      	strb	r3, [r2, #0]
 800c4ee:	e6e2      	b.n	800c2b6 <_dtoa_r+0x92e>
 800c4f0:	4615      	mov	r5, r2
 800c4f2:	e7b2      	b.n	800c45a <_dtoa_r+0xad2>
 800c4f4:	4b09      	ldr	r3, [pc, #36]	; (800c51c <_dtoa_r+0xb94>)
 800c4f6:	f7ff baae 	b.w	800ba56 <_dtoa_r+0xce>
 800c4fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	f47f aa88 	bne.w	800ba12 <_dtoa_r+0x8a>
 800c502:	4b07      	ldr	r3, [pc, #28]	; (800c520 <_dtoa_r+0xb98>)
 800c504:	f7ff baa7 	b.w	800ba56 <_dtoa_r+0xce>
 800c508:	9b04      	ldr	r3, [sp, #16]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	f73f aef4 	bgt.w	800c2f8 <_dtoa_r+0x970>
 800c510:	9b07      	ldr	r3, [sp, #28]
 800c512:	2b02      	cmp	r3, #2
 800c514:	f77f aef0 	ble.w	800c2f8 <_dtoa_r+0x970>
 800c518:	e6b8      	b.n	800c28c <_dtoa_r+0x904>
 800c51a:	bf00      	nop
 800c51c:	0800d290 	.word	0x0800d290
 800c520:	0800d2b4 	.word	0x0800d2b4

0800c524 <_localeconv_r>:
 800c524:	4b04      	ldr	r3, [pc, #16]	; (800c538 <_localeconv_r+0x14>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	6a18      	ldr	r0, [r3, #32]
 800c52a:	4b04      	ldr	r3, [pc, #16]	; (800c53c <_localeconv_r+0x18>)
 800c52c:	2800      	cmp	r0, #0
 800c52e:	bf08      	it	eq
 800c530:	4618      	moveq	r0, r3
 800c532:	30f0      	adds	r0, #240	; 0xf0
 800c534:	4770      	bx	lr
 800c536:	bf00      	nop
 800c538:	20000164 	.word	0x20000164
 800c53c:	200001c8 	.word	0x200001c8

0800c540 <__malloc_lock>:
 800c540:	4770      	bx	lr

0800c542 <__malloc_unlock>:
 800c542:	4770      	bx	lr

0800c544 <_Balloc>:
 800c544:	b570      	push	{r4, r5, r6, lr}
 800c546:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c548:	4604      	mov	r4, r0
 800c54a:	460e      	mov	r6, r1
 800c54c:	b93d      	cbnz	r5, 800c55e <_Balloc+0x1a>
 800c54e:	2010      	movs	r0, #16
 800c550:	f7fe fc1c 	bl	800ad8c <malloc>
 800c554:	6260      	str	r0, [r4, #36]	; 0x24
 800c556:	6045      	str	r5, [r0, #4]
 800c558:	6085      	str	r5, [r0, #8]
 800c55a:	6005      	str	r5, [r0, #0]
 800c55c:	60c5      	str	r5, [r0, #12]
 800c55e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c560:	68eb      	ldr	r3, [r5, #12]
 800c562:	b183      	cbz	r3, 800c586 <_Balloc+0x42>
 800c564:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c566:	68db      	ldr	r3, [r3, #12]
 800c568:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c56c:	b9b8      	cbnz	r0, 800c59e <_Balloc+0x5a>
 800c56e:	2101      	movs	r1, #1
 800c570:	fa01 f506 	lsl.w	r5, r1, r6
 800c574:	1d6a      	adds	r2, r5, #5
 800c576:	0092      	lsls	r2, r2, #2
 800c578:	4620      	mov	r0, r4
 800c57a:	f000 fab3 	bl	800cae4 <_calloc_r>
 800c57e:	b160      	cbz	r0, 800c59a <_Balloc+0x56>
 800c580:	6046      	str	r6, [r0, #4]
 800c582:	6085      	str	r5, [r0, #8]
 800c584:	e00e      	b.n	800c5a4 <_Balloc+0x60>
 800c586:	2221      	movs	r2, #33	; 0x21
 800c588:	2104      	movs	r1, #4
 800c58a:	4620      	mov	r0, r4
 800c58c:	f000 faaa 	bl	800cae4 <_calloc_r>
 800c590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c592:	60e8      	str	r0, [r5, #12]
 800c594:	68db      	ldr	r3, [r3, #12]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d1e4      	bne.n	800c564 <_Balloc+0x20>
 800c59a:	2000      	movs	r0, #0
 800c59c:	bd70      	pop	{r4, r5, r6, pc}
 800c59e:	6802      	ldr	r2, [r0, #0]
 800c5a0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	6103      	str	r3, [r0, #16]
 800c5a8:	60c3      	str	r3, [r0, #12]
 800c5aa:	bd70      	pop	{r4, r5, r6, pc}

0800c5ac <_Bfree>:
 800c5ac:	b570      	push	{r4, r5, r6, lr}
 800c5ae:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c5b0:	4606      	mov	r6, r0
 800c5b2:	460d      	mov	r5, r1
 800c5b4:	b93c      	cbnz	r4, 800c5c6 <_Bfree+0x1a>
 800c5b6:	2010      	movs	r0, #16
 800c5b8:	f7fe fbe8 	bl	800ad8c <malloc>
 800c5bc:	6270      	str	r0, [r6, #36]	; 0x24
 800c5be:	6044      	str	r4, [r0, #4]
 800c5c0:	6084      	str	r4, [r0, #8]
 800c5c2:	6004      	str	r4, [r0, #0]
 800c5c4:	60c4      	str	r4, [r0, #12]
 800c5c6:	b13d      	cbz	r5, 800c5d8 <_Bfree+0x2c>
 800c5c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c5ca:	686a      	ldr	r2, [r5, #4]
 800c5cc:	68db      	ldr	r3, [r3, #12]
 800c5ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c5d2:	6029      	str	r1, [r5, #0]
 800c5d4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c5d8:	bd70      	pop	{r4, r5, r6, pc}

0800c5da <__multadd>:
 800c5da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5de:	690d      	ldr	r5, [r1, #16]
 800c5e0:	461f      	mov	r7, r3
 800c5e2:	4606      	mov	r6, r0
 800c5e4:	460c      	mov	r4, r1
 800c5e6:	f101 0e14 	add.w	lr, r1, #20
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	f8de 0000 	ldr.w	r0, [lr]
 800c5f0:	b281      	uxth	r1, r0
 800c5f2:	fb02 7101 	mla	r1, r2, r1, r7
 800c5f6:	0c0f      	lsrs	r7, r1, #16
 800c5f8:	0c00      	lsrs	r0, r0, #16
 800c5fa:	fb02 7000 	mla	r0, r2, r0, r7
 800c5fe:	b289      	uxth	r1, r1
 800c600:	3301      	adds	r3, #1
 800c602:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c606:	429d      	cmp	r5, r3
 800c608:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c60c:	f84e 1b04 	str.w	r1, [lr], #4
 800c610:	dcec      	bgt.n	800c5ec <__multadd+0x12>
 800c612:	b1d7      	cbz	r7, 800c64a <__multadd+0x70>
 800c614:	68a3      	ldr	r3, [r4, #8]
 800c616:	429d      	cmp	r5, r3
 800c618:	db12      	blt.n	800c640 <__multadd+0x66>
 800c61a:	6861      	ldr	r1, [r4, #4]
 800c61c:	4630      	mov	r0, r6
 800c61e:	3101      	adds	r1, #1
 800c620:	f7ff ff90 	bl	800c544 <_Balloc>
 800c624:	6922      	ldr	r2, [r4, #16]
 800c626:	3202      	adds	r2, #2
 800c628:	f104 010c 	add.w	r1, r4, #12
 800c62c:	4680      	mov	r8, r0
 800c62e:	0092      	lsls	r2, r2, #2
 800c630:	300c      	adds	r0, #12
 800c632:	f7fe fbbb 	bl	800adac <memcpy>
 800c636:	4621      	mov	r1, r4
 800c638:	4630      	mov	r0, r6
 800c63a:	f7ff ffb7 	bl	800c5ac <_Bfree>
 800c63e:	4644      	mov	r4, r8
 800c640:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c644:	3501      	adds	r5, #1
 800c646:	615f      	str	r7, [r3, #20]
 800c648:	6125      	str	r5, [r4, #16]
 800c64a:	4620      	mov	r0, r4
 800c64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c650 <__hi0bits>:
 800c650:	0c02      	lsrs	r2, r0, #16
 800c652:	0412      	lsls	r2, r2, #16
 800c654:	4603      	mov	r3, r0
 800c656:	b9b2      	cbnz	r2, 800c686 <__hi0bits+0x36>
 800c658:	0403      	lsls	r3, r0, #16
 800c65a:	2010      	movs	r0, #16
 800c65c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c660:	bf04      	itt	eq
 800c662:	021b      	lsleq	r3, r3, #8
 800c664:	3008      	addeq	r0, #8
 800c666:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c66a:	bf04      	itt	eq
 800c66c:	011b      	lsleq	r3, r3, #4
 800c66e:	3004      	addeq	r0, #4
 800c670:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c674:	bf04      	itt	eq
 800c676:	009b      	lsleq	r3, r3, #2
 800c678:	3002      	addeq	r0, #2
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	db06      	blt.n	800c68c <__hi0bits+0x3c>
 800c67e:	005b      	lsls	r3, r3, #1
 800c680:	d503      	bpl.n	800c68a <__hi0bits+0x3a>
 800c682:	3001      	adds	r0, #1
 800c684:	4770      	bx	lr
 800c686:	2000      	movs	r0, #0
 800c688:	e7e8      	b.n	800c65c <__hi0bits+0xc>
 800c68a:	2020      	movs	r0, #32
 800c68c:	4770      	bx	lr

0800c68e <__lo0bits>:
 800c68e:	6803      	ldr	r3, [r0, #0]
 800c690:	f013 0207 	ands.w	r2, r3, #7
 800c694:	4601      	mov	r1, r0
 800c696:	d00b      	beq.n	800c6b0 <__lo0bits+0x22>
 800c698:	07da      	lsls	r2, r3, #31
 800c69a:	d423      	bmi.n	800c6e4 <__lo0bits+0x56>
 800c69c:	0798      	lsls	r0, r3, #30
 800c69e:	bf49      	itett	mi
 800c6a0:	085b      	lsrmi	r3, r3, #1
 800c6a2:	089b      	lsrpl	r3, r3, #2
 800c6a4:	2001      	movmi	r0, #1
 800c6a6:	600b      	strmi	r3, [r1, #0]
 800c6a8:	bf5c      	itt	pl
 800c6aa:	600b      	strpl	r3, [r1, #0]
 800c6ac:	2002      	movpl	r0, #2
 800c6ae:	4770      	bx	lr
 800c6b0:	b298      	uxth	r0, r3
 800c6b2:	b9a8      	cbnz	r0, 800c6e0 <__lo0bits+0x52>
 800c6b4:	0c1b      	lsrs	r3, r3, #16
 800c6b6:	2010      	movs	r0, #16
 800c6b8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c6bc:	bf04      	itt	eq
 800c6be:	0a1b      	lsreq	r3, r3, #8
 800c6c0:	3008      	addeq	r0, #8
 800c6c2:	071a      	lsls	r2, r3, #28
 800c6c4:	bf04      	itt	eq
 800c6c6:	091b      	lsreq	r3, r3, #4
 800c6c8:	3004      	addeq	r0, #4
 800c6ca:	079a      	lsls	r2, r3, #30
 800c6cc:	bf04      	itt	eq
 800c6ce:	089b      	lsreq	r3, r3, #2
 800c6d0:	3002      	addeq	r0, #2
 800c6d2:	07da      	lsls	r2, r3, #31
 800c6d4:	d402      	bmi.n	800c6dc <__lo0bits+0x4e>
 800c6d6:	085b      	lsrs	r3, r3, #1
 800c6d8:	d006      	beq.n	800c6e8 <__lo0bits+0x5a>
 800c6da:	3001      	adds	r0, #1
 800c6dc:	600b      	str	r3, [r1, #0]
 800c6de:	4770      	bx	lr
 800c6e0:	4610      	mov	r0, r2
 800c6e2:	e7e9      	b.n	800c6b8 <__lo0bits+0x2a>
 800c6e4:	2000      	movs	r0, #0
 800c6e6:	4770      	bx	lr
 800c6e8:	2020      	movs	r0, #32
 800c6ea:	4770      	bx	lr

0800c6ec <__i2b>:
 800c6ec:	b510      	push	{r4, lr}
 800c6ee:	460c      	mov	r4, r1
 800c6f0:	2101      	movs	r1, #1
 800c6f2:	f7ff ff27 	bl	800c544 <_Balloc>
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	6144      	str	r4, [r0, #20]
 800c6fa:	6102      	str	r2, [r0, #16]
 800c6fc:	bd10      	pop	{r4, pc}

0800c6fe <__multiply>:
 800c6fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c702:	4614      	mov	r4, r2
 800c704:	690a      	ldr	r2, [r1, #16]
 800c706:	6923      	ldr	r3, [r4, #16]
 800c708:	429a      	cmp	r2, r3
 800c70a:	bfb8      	it	lt
 800c70c:	460b      	movlt	r3, r1
 800c70e:	4689      	mov	r9, r1
 800c710:	bfbc      	itt	lt
 800c712:	46a1      	movlt	r9, r4
 800c714:	461c      	movlt	r4, r3
 800c716:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c71a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c71e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c722:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c726:	eb07 060a 	add.w	r6, r7, sl
 800c72a:	429e      	cmp	r6, r3
 800c72c:	bfc8      	it	gt
 800c72e:	3101      	addgt	r1, #1
 800c730:	f7ff ff08 	bl	800c544 <_Balloc>
 800c734:	f100 0514 	add.w	r5, r0, #20
 800c738:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c73c:	462b      	mov	r3, r5
 800c73e:	2200      	movs	r2, #0
 800c740:	4543      	cmp	r3, r8
 800c742:	d316      	bcc.n	800c772 <__multiply+0x74>
 800c744:	f104 0214 	add.w	r2, r4, #20
 800c748:	f109 0114 	add.w	r1, r9, #20
 800c74c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800c750:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c754:	9301      	str	r3, [sp, #4]
 800c756:	9c01      	ldr	r4, [sp, #4]
 800c758:	4294      	cmp	r4, r2
 800c75a:	4613      	mov	r3, r2
 800c75c:	d80c      	bhi.n	800c778 <__multiply+0x7a>
 800c75e:	2e00      	cmp	r6, #0
 800c760:	dd03      	ble.n	800c76a <__multiply+0x6c>
 800c762:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c766:	2b00      	cmp	r3, #0
 800c768:	d054      	beq.n	800c814 <__multiply+0x116>
 800c76a:	6106      	str	r6, [r0, #16]
 800c76c:	b003      	add	sp, #12
 800c76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c772:	f843 2b04 	str.w	r2, [r3], #4
 800c776:	e7e3      	b.n	800c740 <__multiply+0x42>
 800c778:	f8b3 a000 	ldrh.w	sl, [r3]
 800c77c:	3204      	adds	r2, #4
 800c77e:	f1ba 0f00 	cmp.w	sl, #0
 800c782:	d020      	beq.n	800c7c6 <__multiply+0xc8>
 800c784:	46ae      	mov	lr, r5
 800c786:	4689      	mov	r9, r1
 800c788:	f04f 0c00 	mov.w	ip, #0
 800c78c:	f859 4b04 	ldr.w	r4, [r9], #4
 800c790:	f8be b000 	ldrh.w	fp, [lr]
 800c794:	b2a3      	uxth	r3, r4
 800c796:	fb0a b303 	mla	r3, sl, r3, fp
 800c79a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800c79e:	f8de 4000 	ldr.w	r4, [lr]
 800c7a2:	4463      	add	r3, ip
 800c7a4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c7a8:	fb0a c40b 	mla	r4, sl, fp, ip
 800c7ac:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c7b0:	b29b      	uxth	r3, r3
 800c7b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c7b6:	454f      	cmp	r7, r9
 800c7b8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c7bc:	f84e 3b04 	str.w	r3, [lr], #4
 800c7c0:	d8e4      	bhi.n	800c78c <__multiply+0x8e>
 800c7c2:	f8ce c000 	str.w	ip, [lr]
 800c7c6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800c7ca:	f1b9 0f00 	cmp.w	r9, #0
 800c7ce:	d01f      	beq.n	800c810 <__multiply+0x112>
 800c7d0:	682b      	ldr	r3, [r5, #0]
 800c7d2:	46ae      	mov	lr, r5
 800c7d4:	468c      	mov	ip, r1
 800c7d6:	f04f 0a00 	mov.w	sl, #0
 800c7da:	f8bc 4000 	ldrh.w	r4, [ip]
 800c7de:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c7e2:	fb09 b404 	mla	r4, r9, r4, fp
 800c7e6:	44a2      	add	sl, r4
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800c7ee:	f84e 3b04 	str.w	r3, [lr], #4
 800c7f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c7f6:	f8be 4000 	ldrh.w	r4, [lr]
 800c7fa:	0c1b      	lsrs	r3, r3, #16
 800c7fc:	fb09 4303 	mla	r3, r9, r3, r4
 800c800:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800c804:	4567      	cmp	r7, ip
 800c806:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c80a:	d8e6      	bhi.n	800c7da <__multiply+0xdc>
 800c80c:	f8ce 3000 	str.w	r3, [lr]
 800c810:	3504      	adds	r5, #4
 800c812:	e7a0      	b.n	800c756 <__multiply+0x58>
 800c814:	3e01      	subs	r6, #1
 800c816:	e7a2      	b.n	800c75e <__multiply+0x60>

0800c818 <__pow5mult>:
 800c818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c81c:	4615      	mov	r5, r2
 800c81e:	f012 0203 	ands.w	r2, r2, #3
 800c822:	4606      	mov	r6, r0
 800c824:	460f      	mov	r7, r1
 800c826:	d007      	beq.n	800c838 <__pow5mult+0x20>
 800c828:	3a01      	subs	r2, #1
 800c82a:	4c21      	ldr	r4, [pc, #132]	; (800c8b0 <__pow5mult+0x98>)
 800c82c:	2300      	movs	r3, #0
 800c82e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c832:	f7ff fed2 	bl	800c5da <__multadd>
 800c836:	4607      	mov	r7, r0
 800c838:	10ad      	asrs	r5, r5, #2
 800c83a:	d035      	beq.n	800c8a8 <__pow5mult+0x90>
 800c83c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c83e:	b93c      	cbnz	r4, 800c850 <__pow5mult+0x38>
 800c840:	2010      	movs	r0, #16
 800c842:	f7fe faa3 	bl	800ad8c <malloc>
 800c846:	6270      	str	r0, [r6, #36]	; 0x24
 800c848:	6044      	str	r4, [r0, #4]
 800c84a:	6084      	str	r4, [r0, #8]
 800c84c:	6004      	str	r4, [r0, #0]
 800c84e:	60c4      	str	r4, [r0, #12]
 800c850:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c854:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c858:	b94c      	cbnz	r4, 800c86e <__pow5mult+0x56>
 800c85a:	f240 2171 	movw	r1, #625	; 0x271
 800c85e:	4630      	mov	r0, r6
 800c860:	f7ff ff44 	bl	800c6ec <__i2b>
 800c864:	2300      	movs	r3, #0
 800c866:	f8c8 0008 	str.w	r0, [r8, #8]
 800c86a:	4604      	mov	r4, r0
 800c86c:	6003      	str	r3, [r0, #0]
 800c86e:	f04f 0800 	mov.w	r8, #0
 800c872:	07eb      	lsls	r3, r5, #31
 800c874:	d50a      	bpl.n	800c88c <__pow5mult+0x74>
 800c876:	4639      	mov	r1, r7
 800c878:	4622      	mov	r2, r4
 800c87a:	4630      	mov	r0, r6
 800c87c:	f7ff ff3f 	bl	800c6fe <__multiply>
 800c880:	4639      	mov	r1, r7
 800c882:	4681      	mov	r9, r0
 800c884:	4630      	mov	r0, r6
 800c886:	f7ff fe91 	bl	800c5ac <_Bfree>
 800c88a:	464f      	mov	r7, r9
 800c88c:	106d      	asrs	r5, r5, #1
 800c88e:	d00b      	beq.n	800c8a8 <__pow5mult+0x90>
 800c890:	6820      	ldr	r0, [r4, #0]
 800c892:	b938      	cbnz	r0, 800c8a4 <__pow5mult+0x8c>
 800c894:	4622      	mov	r2, r4
 800c896:	4621      	mov	r1, r4
 800c898:	4630      	mov	r0, r6
 800c89a:	f7ff ff30 	bl	800c6fe <__multiply>
 800c89e:	6020      	str	r0, [r4, #0]
 800c8a0:	f8c0 8000 	str.w	r8, [r0]
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	e7e4      	b.n	800c872 <__pow5mult+0x5a>
 800c8a8:	4638      	mov	r0, r7
 800c8aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8ae:	bf00      	nop
 800c8b0:	0800d3b8 	.word	0x0800d3b8

0800c8b4 <__lshift>:
 800c8b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8b8:	460c      	mov	r4, r1
 800c8ba:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c8be:	6923      	ldr	r3, [r4, #16]
 800c8c0:	6849      	ldr	r1, [r1, #4]
 800c8c2:	eb0a 0903 	add.w	r9, sl, r3
 800c8c6:	68a3      	ldr	r3, [r4, #8]
 800c8c8:	4607      	mov	r7, r0
 800c8ca:	4616      	mov	r6, r2
 800c8cc:	f109 0501 	add.w	r5, r9, #1
 800c8d0:	42ab      	cmp	r3, r5
 800c8d2:	db31      	blt.n	800c938 <__lshift+0x84>
 800c8d4:	4638      	mov	r0, r7
 800c8d6:	f7ff fe35 	bl	800c544 <_Balloc>
 800c8da:	2200      	movs	r2, #0
 800c8dc:	4680      	mov	r8, r0
 800c8de:	f100 0314 	add.w	r3, r0, #20
 800c8e2:	4611      	mov	r1, r2
 800c8e4:	4552      	cmp	r2, sl
 800c8e6:	db2a      	blt.n	800c93e <__lshift+0x8a>
 800c8e8:	6920      	ldr	r0, [r4, #16]
 800c8ea:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c8ee:	f104 0114 	add.w	r1, r4, #20
 800c8f2:	f016 021f 	ands.w	r2, r6, #31
 800c8f6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800c8fa:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800c8fe:	d022      	beq.n	800c946 <__lshift+0x92>
 800c900:	f1c2 0c20 	rsb	ip, r2, #32
 800c904:	2000      	movs	r0, #0
 800c906:	680e      	ldr	r6, [r1, #0]
 800c908:	4096      	lsls	r6, r2
 800c90a:	4330      	orrs	r0, r6
 800c90c:	f843 0b04 	str.w	r0, [r3], #4
 800c910:	f851 0b04 	ldr.w	r0, [r1], #4
 800c914:	458e      	cmp	lr, r1
 800c916:	fa20 f00c 	lsr.w	r0, r0, ip
 800c91a:	d8f4      	bhi.n	800c906 <__lshift+0x52>
 800c91c:	6018      	str	r0, [r3, #0]
 800c91e:	b108      	cbz	r0, 800c924 <__lshift+0x70>
 800c920:	f109 0502 	add.w	r5, r9, #2
 800c924:	3d01      	subs	r5, #1
 800c926:	4638      	mov	r0, r7
 800c928:	f8c8 5010 	str.w	r5, [r8, #16]
 800c92c:	4621      	mov	r1, r4
 800c92e:	f7ff fe3d 	bl	800c5ac <_Bfree>
 800c932:	4640      	mov	r0, r8
 800c934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c938:	3101      	adds	r1, #1
 800c93a:	005b      	lsls	r3, r3, #1
 800c93c:	e7c8      	b.n	800c8d0 <__lshift+0x1c>
 800c93e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c942:	3201      	adds	r2, #1
 800c944:	e7ce      	b.n	800c8e4 <__lshift+0x30>
 800c946:	3b04      	subs	r3, #4
 800c948:	f851 2b04 	ldr.w	r2, [r1], #4
 800c94c:	f843 2f04 	str.w	r2, [r3, #4]!
 800c950:	458e      	cmp	lr, r1
 800c952:	d8f9      	bhi.n	800c948 <__lshift+0x94>
 800c954:	e7e6      	b.n	800c924 <__lshift+0x70>

0800c956 <__mcmp>:
 800c956:	6903      	ldr	r3, [r0, #16]
 800c958:	690a      	ldr	r2, [r1, #16]
 800c95a:	1a9b      	subs	r3, r3, r2
 800c95c:	b530      	push	{r4, r5, lr}
 800c95e:	d10c      	bne.n	800c97a <__mcmp+0x24>
 800c960:	0092      	lsls	r2, r2, #2
 800c962:	3014      	adds	r0, #20
 800c964:	3114      	adds	r1, #20
 800c966:	1884      	adds	r4, r0, r2
 800c968:	4411      	add	r1, r2
 800c96a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c96e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c972:	4295      	cmp	r5, r2
 800c974:	d003      	beq.n	800c97e <__mcmp+0x28>
 800c976:	d305      	bcc.n	800c984 <__mcmp+0x2e>
 800c978:	2301      	movs	r3, #1
 800c97a:	4618      	mov	r0, r3
 800c97c:	bd30      	pop	{r4, r5, pc}
 800c97e:	42a0      	cmp	r0, r4
 800c980:	d3f3      	bcc.n	800c96a <__mcmp+0x14>
 800c982:	e7fa      	b.n	800c97a <__mcmp+0x24>
 800c984:	f04f 33ff 	mov.w	r3, #4294967295
 800c988:	e7f7      	b.n	800c97a <__mcmp+0x24>

0800c98a <__mdiff>:
 800c98a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c98e:	460d      	mov	r5, r1
 800c990:	4607      	mov	r7, r0
 800c992:	4611      	mov	r1, r2
 800c994:	4628      	mov	r0, r5
 800c996:	4614      	mov	r4, r2
 800c998:	f7ff ffdd 	bl	800c956 <__mcmp>
 800c99c:	1e06      	subs	r6, r0, #0
 800c99e:	d108      	bne.n	800c9b2 <__mdiff+0x28>
 800c9a0:	4631      	mov	r1, r6
 800c9a2:	4638      	mov	r0, r7
 800c9a4:	f7ff fdce 	bl	800c544 <_Balloc>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	6103      	str	r3, [r0, #16]
 800c9ac:	6146      	str	r6, [r0, #20]
 800c9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9b2:	bfa4      	itt	ge
 800c9b4:	4623      	movge	r3, r4
 800c9b6:	462c      	movge	r4, r5
 800c9b8:	4638      	mov	r0, r7
 800c9ba:	6861      	ldr	r1, [r4, #4]
 800c9bc:	bfa6      	itte	ge
 800c9be:	461d      	movge	r5, r3
 800c9c0:	2600      	movge	r6, #0
 800c9c2:	2601      	movlt	r6, #1
 800c9c4:	f7ff fdbe 	bl	800c544 <_Balloc>
 800c9c8:	692b      	ldr	r3, [r5, #16]
 800c9ca:	60c6      	str	r6, [r0, #12]
 800c9cc:	6926      	ldr	r6, [r4, #16]
 800c9ce:	f105 0914 	add.w	r9, r5, #20
 800c9d2:	f104 0214 	add.w	r2, r4, #20
 800c9d6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c9da:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c9de:	f100 0514 	add.w	r5, r0, #20
 800c9e2:	f04f 0c00 	mov.w	ip, #0
 800c9e6:	f852 ab04 	ldr.w	sl, [r2], #4
 800c9ea:	f859 4b04 	ldr.w	r4, [r9], #4
 800c9ee:	fa1c f18a 	uxtah	r1, ip, sl
 800c9f2:	b2a3      	uxth	r3, r4
 800c9f4:	1ac9      	subs	r1, r1, r3
 800c9f6:	0c23      	lsrs	r3, r4, #16
 800c9f8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c9fc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ca00:	b289      	uxth	r1, r1
 800ca02:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ca06:	45c8      	cmp	r8, r9
 800ca08:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ca0c:	4696      	mov	lr, r2
 800ca0e:	f845 3b04 	str.w	r3, [r5], #4
 800ca12:	d8e8      	bhi.n	800c9e6 <__mdiff+0x5c>
 800ca14:	45be      	cmp	lr, r7
 800ca16:	d305      	bcc.n	800ca24 <__mdiff+0x9a>
 800ca18:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ca1c:	b18b      	cbz	r3, 800ca42 <__mdiff+0xb8>
 800ca1e:	6106      	str	r6, [r0, #16]
 800ca20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca24:	f85e 1b04 	ldr.w	r1, [lr], #4
 800ca28:	fa1c f381 	uxtah	r3, ip, r1
 800ca2c:	141a      	asrs	r2, r3, #16
 800ca2e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ca3c:	f845 3b04 	str.w	r3, [r5], #4
 800ca40:	e7e8      	b.n	800ca14 <__mdiff+0x8a>
 800ca42:	3e01      	subs	r6, #1
 800ca44:	e7e8      	b.n	800ca18 <__mdiff+0x8e>

0800ca46 <__d2b>:
 800ca46:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca4a:	460e      	mov	r6, r1
 800ca4c:	2101      	movs	r1, #1
 800ca4e:	ec59 8b10 	vmov	r8, r9, d0
 800ca52:	4615      	mov	r5, r2
 800ca54:	f7ff fd76 	bl	800c544 <_Balloc>
 800ca58:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ca5c:	4607      	mov	r7, r0
 800ca5e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca62:	bb34      	cbnz	r4, 800cab2 <__d2b+0x6c>
 800ca64:	9301      	str	r3, [sp, #4]
 800ca66:	f1b8 0f00 	cmp.w	r8, #0
 800ca6a:	d027      	beq.n	800cabc <__d2b+0x76>
 800ca6c:	a802      	add	r0, sp, #8
 800ca6e:	f840 8d08 	str.w	r8, [r0, #-8]!
 800ca72:	f7ff fe0c 	bl	800c68e <__lo0bits>
 800ca76:	9900      	ldr	r1, [sp, #0]
 800ca78:	b1f0      	cbz	r0, 800cab8 <__d2b+0x72>
 800ca7a:	9a01      	ldr	r2, [sp, #4]
 800ca7c:	f1c0 0320 	rsb	r3, r0, #32
 800ca80:	fa02 f303 	lsl.w	r3, r2, r3
 800ca84:	430b      	orrs	r3, r1
 800ca86:	40c2      	lsrs	r2, r0
 800ca88:	617b      	str	r3, [r7, #20]
 800ca8a:	9201      	str	r2, [sp, #4]
 800ca8c:	9b01      	ldr	r3, [sp, #4]
 800ca8e:	61bb      	str	r3, [r7, #24]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	bf14      	ite	ne
 800ca94:	2102      	movne	r1, #2
 800ca96:	2101      	moveq	r1, #1
 800ca98:	6139      	str	r1, [r7, #16]
 800ca9a:	b1c4      	cbz	r4, 800cace <__d2b+0x88>
 800ca9c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800caa0:	4404      	add	r4, r0
 800caa2:	6034      	str	r4, [r6, #0]
 800caa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800caa8:	6028      	str	r0, [r5, #0]
 800caaa:	4638      	mov	r0, r7
 800caac:	b003      	add	sp, #12
 800caae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cab2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cab6:	e7d5      	b.n	800ca64 <__d2b+0x1e>
 800cab8:	6179      	str	r1, [r7, #20]
 800caba:	e7e7      	b.n	800ca8c <__d2b+0x46>
 800cabc:	a801      	add	r0, sp, #4
 800cabe:	f7ff fde6 	bl	800c68e <__lo0bits>
 800cac2:	9b01      	ldr	r3, [sp, #4]
 800cac4:	617b      	str	r3, [r7, #20]
 800cac6:	2101      	movs	r1, #1
 800cac8:	6139      	str	r1, [r7, #16]
 800caca:	3020      	adds	r0, #32
 800cacc:	e7e5      	b.n	800ca9a <__d2b+0x54>
 800cace:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800cad2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cad6:	6030      	str	r0, [r6, #0]
 800cad8:	6918      	ldr	r0, [r3, #16]
 800cada:	f7ff fdb9 	bl	800c650 <__hi0bits>
 800cade:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cae2:	e7e1      	b.n	800caa8 <__d2b+0x62>

0800cae4 <_calloc_r>:
 800cae4:	b538      	push	{r3, r4, r5, lr}
 800cae6:	fb02 f401 	mul.w	r4, r2, r1
 800caea:	4621      	mov	r1, r4
 800caec:	f7fe f9c0 	bl	800ae70 <_malloc_r>
 800caf0:	4605      	mov	r5, r0
 800caf2:	b118      	cbz	r0, 800cafc <_calloc_r+0x18>
 800caf4:	4622      	mov	r2, r4
 800caf6:	2100      	movs	r1, #0
 800caf8:	f7fe f963 	bl	800adc2 <memset>
 800cafc:	4628      	mov	r0, r5
 800cafe:	bd38      	pop	{r3, r4, r5, pc}

0800cb00 <__ssputs_r>:
 800cb00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb04:	688e      	ldr	r6, [r1, #8]
 800cb06:	429e      	cmp	r6, r3
 800cb08:	4682      	mov	sl, r0
 800cb0a:	460c      	mov	r4, r1
 800cb0c:	4691      	mov	r9, r2
 800cb0e:	4698      	mov	r8, r3
 800cb10:	d835      	bhi.n	800cb7e <__ssputs_r+0x7e>
 800cb12:	898a      	ldrh	r2, [r1, #12]
 800cb14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cb18:	d031      	beq.n	800cb7e <__ssputs_r+0x7e>
 800cb1a:	6825      	ldr	r5, [r4, #0]
 800cb1c:	6909      	ldr	r1, [r1, #16]
 800cb1e:	1a6f      	subs	r7, r5, r1
 800cb20:	6965      	ldr	r5, [r4, #20]
 800cb22:	2302      	movs	r3, #2
 800cb24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb28:	fb95 f5f3 	sdiv	r5, r5, r3
 800cb2c:	f108 0301 	add.w	r3, r8, #1
 800cb30:	443b      	add	r3, r7
 800cb32:	429d      	cmp	r5, r3
 800cb34:	bf38      	it	cc
 800cb36:	461d      	movcc	r5, r3
 800cb38:	0553      	lsls	r3, r2, #21
 800cb3a:	d531      	bpl.n	800cba0 <__ssputs_r+0xa0>
 800cb3c:	4629      	mov	r1, r5
 800cb3e:	f7fe f997 	bl	800ae70 <_malloc_r>
 800cb42:	4606      	mov	r6, r0
 800cb44:	b950      	cbnz	r0, 800cb5c <__ssputs_r+0x5c>
 800cb46:	230c      	movs	r3, #12
 800cb48:	f8ca 3000 	str.w	r3, [sl]
 800cb4c:	89a3      	ldrh	r3, [r4, #12]
 800cb4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb52:	81a3      	strh	r3, [r4, #12]
 800cb54:	f04f 30ff 	mov.w	r0, #4294967295
 800cb58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb5c:	463a      	mov	r2, r7
 800cb5e:	6921      	ldr	r1, [r4, #16]
 800cb60:	f7fe f924 	bl	800adac <memcpy>
 800cb64:	89a3      	ldrh	r3, [r4, #12]
 800cb66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cb6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb6e:	81a3      	strh	r3, [r4, #12]
 800cb70:	6126      	str	r6, [r4, #16]
 800cb72:	6165      	str	r5, [r4, #20]
 800cb74:	443e      	add	r6, r7
 800cb76:	1bed      	subs	r5, r5, r7
 800cb78:	6026      	str	r6, [r4, #0]
 800cb7a:	60a5      	str	r5, [r4, #8]
 800cb7c:	4646      	mov	r6, r8
 800cb7e:	4546      	cmp	r6, r8
 800cb80:	bf28      	it	cs
 800cb82:	4646      	movcs	r6, r8
 800cb84:	4632      	mov	r2, r6
 800cb86:	4649      	mov	r1, r9
 800cb88:	6820      	ldr	r0, [r4, #0]
 800cb8a:	f000 f91b 	bl	800cdc4 <memmove>
 800cb8e:	68a3      	ldr	r3, [r4, #8]
 800cb90:	1b9b      	subs	r3, r3, r6
 800cb92:	60a3      	str	r3, [r4, #8]
 800cb94:	6823      	ldr	r3, [r4, #0]
 800cb96:	441e      	add	r6, r3
 800cb98:	6026      	str	r6, [r4, #0]
 800cb9a:	2000      	movs	r0, #0
 800cb9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cba0:	462a      	mov	r2, r5
 800cba2:	f000 f929 	bl	800cdf8 <_realloc_r>
 800cba6:	4606      	mov	r6, r0
 800cba8:	2800      	cmp	r0, #0
 800cbaa:	d1e1      	bne.n	800cb70 <__ssputs_r+0x70>
 800cbac:	6921      	ldr	r1, [r4, #16]
 800cbae:	4650      	mov	r0, sl
 800cbb0:	f7fe f910 	bl	800add4 <_free_r>
 800cbb4:	e7c7      	b.n	800cb46 <__ssputs_r+0x46>
	...

0800cbb8 <_svfiprintf_r>:
 800cbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbbc:	b09d      	sub	sp, #116	; 0x74
 800cbbe:	4680      	mov	r8, r0
 800cbc0:	9303      	str	r3, [sp, #12]
 800cbc2:	898b      	ldrh	r3, [r1, #12]
 800cbc4:	061c      	lsls	r4, r3, #24
 800cbc6:	460d      	mov	r5, r1
 800cbc8:	4616      	mov	r6, r2
 800cbca:	d50f      	bpl.n	800cbec <_svfiprintf_r+0x34>
 800cbcc:	690b      	ldr	r3, [r1, #16]
 800cbce:	b96b      	cbnz	r3, 800cbec <_svfiprintf_r+0x34>
 800cbd0:	2140      	movs	r1, #64	; 0x40
 800cbd2:	f7fe f94d 	bl	800ae70 <_malloc_r>
 800cbd6:	6028      	str	r0, [r5, #0]
 800cbd8:	6128      	str	r0, [r5, #16]
 800cbda:	b928      	cbnz	r0, 800cbe8 <_svfiprintf_r+0x30>
 800cbdc:	230c      	movs	r3, #12
 800cbde:	f8c8 3000 	str.w	r3, [r8]
 800cbe2:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe6:	e0c5      	b.n	800cd74 <_svfiprintf_r+0x1bc>
 800cbe8:	2340      	movs	r3, #64	; 0x40
 800cbea:	616b      	str	r3, [r5, #20]
 800cbec:	2300      	movs	r3, #0
 800cbee:	9309      	str	r3, [sp, #36]	; 0x24
 800cbf0:	2320      	movs	r3, #32
 800cbf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cbf6:	2330      	movs	r3, #48	; 0x30
 800cbf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cbfc:	f04f 0b01 	mov.w	fp, #1
 800cc00:	4637      	mov	r7, r6
 800cc02:	463c      	mov	r4, r7
 800cc04:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d13c      	bne.n	800cc86 <_svfiprintf_r+0xce>
 800cc0c:	ebb7 0a06 	subs.w	sl, r7, r6
 800cc10:	d00b      	beq.n	800cc2a <_svfiprintf_r+0x72>
 800cc12:	4653      	mov	r3, sl
 800cc14:	4632      	mov	r2, r6
 800cc16:	4629      	mov	r1, r5
 800cc18:	4640      	mov	r0, r8
 800cc1a:	f7ff ff71 	bl	800cb00 <__ssputs_r>
 800cc1e:	3001      	adds	r0, #1
 800cc20:	f000 80a3 	beq.w	800cd6a <_svfiprintf_r+0x1b2>
 800cc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc26:	4453      	add	r3, sl
 800cc28:	9309      	str	r3, [sp, #36]	; 0x24
 800cc2a:	783b      	ldrb	r3, [r7, #0]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	f000 809c 	beq.w	800cd6a <_svfiprintf_r+0x1b2>
 800cc32:	2300      	movs	r3, #0
 800cc34:	f04f 32ff 	mov.w	r2, #4294967295
 800cc38:	9304      	str	r3, [sp, #16]
 800cc3a:	9307      	str	r3, [sp, #28]
 800cc3c:	9205      	str	r2, [sp, #20]
 800cc3e:	9306      	str	r3, [sp, #24]
 800cc40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc44:	931a      	str	r3, [sp, #104]	; 0x68
 800cc46:	2205      	movs	r2, #5
 800cc48:	7821      	ldrb	r1, [r4, #0]
 800cc4a:	4850      	ldr	r0, [pc, #320]	; (800cd8c <_svfiprintf_r+0x1d4>)
 800cc4c:	f7f3 fad8 	bl	8000200 <memchr>
 800cc50:	1c67      	adds	r7, r4, #1
 800cc52:	9b04      	ldr	r3, [sp, #16]
 800cc54:	b9d8      	cbnz	r0, 800cc8e <_svfiprintf_r+0xd6>
 800cc56:	06d9      	lsls	r1, r3, #27
 800cc58:	bf44      	itt	mi
 800cc5a:	2220      	movmi	r2, #32
 800cc5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cc60:	071a      	lsls	r2, r3, #28
 800cc62:	bf44      	itt	mi
 800cc64:	222b      	movmi	r2, #43	; 0x2b
 800cc66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cc6a:	7822      	ldrb	r2, [r4, #0]
 800cc6c:	2a2a      	cmp	r2, #42	; 0x2a
 800cc6e:	d016      	beq.n	800cc9e <_svfiprintf_r+0xe6>
 800cc70:	9a07      	ldr	r2, [sp, #28]
 800cc72:	2100      	movs	r1, #0
 800cc74:	200a      	movs	r0, #10
 800cc76:	4627      	mov	r7, r4
 800cc78:	3401      	adds	r4, #1
 800cc7a:	783b      	ldrb	r3, [r7, #0]
 800cc7c:	3b30      	subs	r3, #48	; 0x30
 800cc7e:	2b09      	cmp	r3, #9
 800cc80:	d951      	bls.n	800cd26 <_svfiprintf_r+0x16e>
 800cc82:	b1c9      	cbz	r1, 800ccb8 <_svfiprintf_r+0x100>
 800cc84:	e011      	b.n	800ccaa <_svfiprintf_r+0xf2>
 800cc86:	2b25      	cmp	r3, #37	; 0x25
 800cc88:	d0c0      	beq.n	800cc0c <_svfiprintf_r+0x54>
 800cc8a:	4627      	mov	r7, r4
 800cc8c:	e7b9      	b.n	800cc02 <_svfiprintf_r+0x4a>
 800cc8e:	4a3f      	ldr	r2, [pc, #252]	; (800cd8c <_svfiprintf_r+0x1d4>)
 800cc90:	1a80      	subs	r0, r0, r2
 800cc92:	fa0b f000 	lsl.w	r0, fp, r0
 800cc96:	4318      	orrs	r0, r3
 800cc98:	9004      	str	r0, [sp, #16]
 800cc9a:	463c      	mov	r4, r7
 800cc9c:	e7d3      	b.n	800cc46 <_svfiprintf_r+0x8e>
 800cc9e:	9a03      	ldr	r2, [sp, #12]
 800cca0:	1d11      	adds	r1, r2, #4
 800cca2:	6812      	ldr	r2, [r2, #0]
 800cca4:	9103      	str	r1, [sp, #12]
 800cca6:	2a00      	cmp	r2, #0
 800cca8:	db01      	blt.n	800ccae <_svfiprintf_r+0xf6>
 800ccaa:	9207      	str	r2, [sp, #28]
 800ccac:	e004      	b.n	800ccb8 <_svfiprintf_r+0x100>
 800ccae:	4252      	negs	r2, r2
 800ccb0:	f043 0302 	orr.w	r3, r3, #2
 800ccb4:	9207      	str	r2, [sp, #28]
 800ccb6:	9304      	str	r3, [sp, #16]
 800ccb8:	783b      	ldrb	r3, [r7, #0]
 800ccba:	2b2e      	cmp	r3, #46	; 0x2e
 800ccbc:	d10e      	bne.n	800ccdc <_svfiprintf_r+0x124>
 800ccbe:	787b      	ldrb	r3, [r7, #1]
 800ccc0:	2b2a      	cmp	r3, #42	; 0x2a
 800ccc2:	f107 0101 	add.w	r1, r7, #1
 800ccc6:	d132      	bne.n	800cd2e <_svfiprintf_r+0x176>
 800ccc8:	9b03      	ldr	r3, [sp, #12]
 800ccca:	1d1a      	adds	r2, r3, #4
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	9203      	str	r2, [sp, #12]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	bfb8      	it	lt
 800ccd4:	f04f 33ff 	movlt.w	r3, #4294967295
 800ccd8:	3702      	adds	r7, #2
 800ccda:	9305      	str	r3, [sp, #20]
 800ccdc:	4c2c      	ldr	r4, [pc, #176]	; (800cd90 <_svfiprintf_r+0x1d8>)
 800ccde:	7839      	ldrb	r1, [r7, #0]
 800cce0:	2203      	movs	r2, #3
 800cce2:	4620      	mov	r0, r4
 800cce4:	f7f3 fa8c 	bl	8000200 <memchr>
 800cce8:	b138      	cbz	r0, 800ccfa <_svfiprintf_r+0x142>
 800ccea:	2340      	movs	r3, #64	; 0x40
 800ccec:	1b00      	subs	r0, r0, r4
 800ccee:	fa03 f000 	lsl.w	r0, r3, r0
 800ccf2:	9b04      	ldr	r3, [sp, #16]
 800ccf4:	4303      	orrs	r3, r0
 800ccf6:	9304      	str	r3, [sp, #16]
 800ccf8:	3701      	adds	r7, #1
 800ccfa:	7839      	ldrb	r1, [r7, #0]
 800ccfc:	4825      	ldr	r0, [pc, #148]	; (800cd94 <_svfiprintf_r+0x1dc>)
 800ccfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cd02:	2206      	movs	r2, #6
 800cd04:	1c7e      	adds	r6, r7, #1
 800cd06:	f7f3 fa7b 	bl	8000200 <memchr>
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	d035      	beq.n	800cd7a <_svfiprintf_r+0x1c2>
 800cd0e:	4b22      	ldr	r3, [pc, #136]	; (800cd98 <_svfiprintf_r+0x1e0>)
 800cd10:	b9fb      	cbnz	r3, 800cd52 <_svfiprintf_r+0x19a>
 800cd12:	9b03      	ldr	r3, [sp, #12]
 800cd14:	3307      	adds	r3, #7
 800cd16:	f023 0307 	bic.w	r3, r3, #7
 800cd1a:	3308      	adds	r3, #8
 800cd1c:	9303      	str	r3, [sp, #12]
 800cd1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd20:	444b      	add	r3, r9
 800cd22:	9309      	str	r3, [sp, #36]	; 0x24
 800cd24:	e76c      	b.n	800cc00 <_svfiprintf_r+0x48>
 800cd26:	fb00 3202 	mla	r2, r0, r2, r3
 800cd2a:	2101      	movs	r1, #1
 800cd2c:	e7a3      	b.n	800cc76 <_svfiprintf_r+0xbe>
 800cd2e:	2300      	movs	r3, #0
 800cd30:	9305      	str	r3, [sp, #20]
 800cd32:	4618      	mov	r0, r3
 800cd34:	240a      	movs	r4, #10
 800cd36:	460f      	mov	r7, r1
 800cd38:	3101      	adds	r1, #1
 800cd3a:	783a      	ldrb	r2, [r7, #0]
 800cd3c:	3a30      	subs	r2, #48	; 0x30
 800cd3e:	2a09      	cmp	r2, #9
 800cd40:	d903      	bls.n	800cd4a <_svfiprintf_r+0x192>
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d0ca      	beq.n	800ccdc <_svfiprintf_r+0x124>
 800cd46:	9005      	str	r0, [sp, #20]
 800cd48:	e7c8      	b.n	800ccdc <_svfiprintf_r+0x124>
 800cd4a:	fb04 2000 	mla	r0, r4, r0, r2
 800cd4e:	2301      	movs	r3, #1
 800cd50:	e7f1      	b.n	800cd36 <_svfiprintf_r+0x17e>
 800cd52:	ab03      	add	r3, sp, #12
 800cd54:	9300      	str	r3, [sp, #0]
 800cd56:	462a      	mov	r2, r5
 800cd58:	4b10      	ldr	r3, [pc, #64]	; (800cd9c <_svfiprintf_r+0x1e4>)
 800cd5a:	a904      	add	r1, sp, #16
 800cd5c:	4640      	mov	r0, r8
 800cd5e:	f7fe f97b 	bl	800b058 <_printf_float>
 800cd62:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cd66:	4681      	mov	r9, r0
 800cd68:	d1d9      	bne.n	800cd1e <_svfiprintf_r+0x166>
 800cd6a:	89ab      	ldrh	r3, [r5, #12]
 800cd6c:	065b      	lsls	r3, r3, #25
 800cd6e:	f53f af38 	bmi.w	800cbe2 <_svfiprintf_r+0x2a>
 800cd72:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd74:	b01d      	add	sp, #116	; 0x74
 800cd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd7a:	ab03      	add	r3, sp, #12
 800cd7c:	9300      	str	r3, [sp, #0]
 800cd7e:	462a      	mov	r2, r5
 800cd80:	4b06      	ldr	r3, [pc, #24]	; (800cd9c <_svfiprintf_r+0x1e4>)
 800cd82:	a904      	add	r1, sp, #16
 800cd84:	4640      	mov	r0, r8
 800cd86:	f7fe fc1d 	bl	800b5c4 <_printf_i>
 800cd8a:	e7ea      	b.n	800cd62 <_svfiprintf_r+0x1aa>
 800cd8c:	0800d3c4 	.word	0x0800d3c4
 800cd90:	0800d3ca 	.word	0x0800d3ca
 800cd94:	0800d3ce 	.word	0x0800d3ce
 800cd98:	0800b059 	.word	0x0800b059
 800cd9c:	0800cb01 	.word	0x0800cb01

0800cda0 <__ascii_mbtowc>:
 800cda0:	b082      	sub	sp, #8
 800cda2:	b901      	cbnz	r1, 800cda6 <__ascii_mbtowc+0x6>
 800cda4:	a901      	add	r1, sp, #4
 800cda6:	b142      	cbz	r2, 800cdba <__ascii_mbtowc+0x1a>
 800cda8:	b14b      	cbz	r3, 800cdbe <__ascii_mbtowc+0x1e>
 800cdaa:	7813      	ldrb	r3, [r2, #0]
 800cdac:	600b      	str	r3, [r1, #0]
 800cdae:	7812      	ldrb	r2, [r2, #0]
 800cdb0:	1c10      	adds	r0, r2, #0
 800cdb2:	bf18      	it	ne
 800cdb4:	2001      	movne	r0, #1
 800cdb6:	b002      	add	sp, #8
 800cdb8:	4770      	bx	lr
 800cdba:	4610      	mov	r0, r2
 800cdbc:	e7fb      	b.n	800cdb6 <__ascii_mbtowc+0x16>
 800cdbe:	f06f 0001 	mvn.w	r0, #1
 800cdc2:	e7f8      	b.n	800cdb6 <__ascii_mbtowc+0x16>

0800cdc4 <memmove>:
 800cdc4:	4288      	cmp	r0, r1
 800cdc6:	b510      	push	{r4, lr}
 800cdc8:	eb01 0302 	add.w	r3, r1, r2
 800cdcc:	d803      	bhi.n	800cdd6 <memmove+0x12>
 800cdce:	1e42      	subs	r2, r0, #1
 800cdd0:	4299      	cmp	r1, r3
 800cdd2:	d10c      	bne.n	800cdee <memmove+0x2a>
 800cdd4:	bd10      	pop	{r4, pc}
 800cdd6:	4298      	cmp	r0, r3
 800cdd8:	d2f9      	bcs.n	800cdce <memmove+0xa>
 800cdda:	1881      	adds	r1, r0, r2
 800cddc:	1ad2      	subs	r2, r2, r3
 800cdde:	42d3      	cmn	r3, r2
 800cde0:	d100      	bne.n	800cde4 <memmove+0x20>
 800cde2:	bd10      	pop	{r4, pc}
 800cde4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cde8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800cdec:	e7f7      	b.n	800cdde <memmove+0x1a>
 800cdee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdf2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cdf6:	e7eb      	b.n	800cdd0 <memmove+0xc>

0800cdf8 <_realloc_r>:
 800cdf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdfa:	4607      	mov	r7, r0
 800cdfc:	4614      	mov	r4, r2
 800cdfe:	460e      	mov	r6, r1
 800ce00:	b921      	cbnz	r1, 800ce0c <_realloc_r+0x14>
 800ce02:	4611      	mov	r1, r2
 800ce04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ce08:	f7fe b832 	b.w	800ae70 <_malloc_r>
 800ce0c:	b922      	cbnz	r2, 800ce18 <_realloc_r+0x20>
 800ce0e:	f7fd ffe1 	bl	800add4 <_free_r>
 800ce12:	4625      	mov	r5, r4
 800ce14:	4628      	mov	r0, r5
 800ce16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce18:	f000 f821 	bl	800ce5e <_malloc_usable_size_r>
 800ce1c:	4284      	cmp	r4, r0
 800ce1e:	d90f      	bls.n	800ce40 <_realloc_r+0x48>
 800ce20:	4621      	mov	r1, r4
 800ce22:	4638      	mov	r0, r7
 800ce24:	f7fe f824 	bl	800ae70 <_malloc_r>
 800ce28:	4605      	mov	r5, r0
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d0f2      	beq.n	800ce14 <_realloc_r+0x1c>
 800ce2e:	4631      	mov	r1, r6
 800ce30:	4622      	mov	r2, r4
 800ce32:	f7fd ffbb 	bl	800adac <memcpy>
 800ce36:	4631      	mov	r1, r6
 800ce38:	4638      	mov	r0, r7
 800ce3a:	f7fd ffcb 	bl	800add4 <_free_r>
 800ce3e:	e7e9      	b.n	800ce14 <_realloc_r+0x1c>
 800ce40:	4635      	mov	r5, r6
 800ce42:	e7e7      	b.n	800ce14 <_realloc_r+0x1c>

0800ce44 <__ascii_wctomb>:
 800ce44:	b149      	cbz	r1, 800ce5a <__ascii_wctomb+0x16>
 800ce46:	2aff      	cmp	r2, #255	; 0xff
 800ce48:	bf85      	ittet	hi
 800ce4a:	238a      	movhi	r3, #138	; 0x8a
 800ce4c:	6003      	strhi	r3, [r0, #0]
 800ce4e:	700a      	strbls	r2, [r1, #0]
 800ce50:	f04f 30ff 	movhi.w	r0, #4294967295
 800ce54:	bf98      	it	ls
 800ce56:	2001      	movls	r0, #1
 800ce58:	4770      	bx	lr
 800ce5a:	4608      	mov	r0, r1
 800ce5c:	4770      	bx	lr

0800ce5e <_malloc_usable_size_r>:
 800ce5e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800ce62:	2800      	cmp	r0, #0
 800ce64:	f1a0 0004 	sub.w	r0, r0, #4
 800ce68:	bfbc      	itt	lt
 800ce6a:	580b      	ldrlt	r3, [r1, r0]
 800ce6c:	18c0      	addlt	r0, r0, r3
 800ce6e:	4770      	bx	lr

0800ce70 <_sbrk>:
 800ce70:	4b04      	ldr	r3, [pc, #16]	; (800ce84 <_sbrk+0x14>)
 800ce72:	6819      	ldr	r1, [r3, #0]
 800ce74:	4602      	mov	r2, r0
 800ce76:	b909      	cbnz	r1, 800ce7c <_sbrk+0xc>
 800ce78:	4903      	ldr	r1, [pc, #12]	; (800ce88 <_sbrk+0x18>)
 800ce7a:	6019      	str	r1, [r3, #0]
 800ce7c:	6818      	ldr	r0, [r3, #0]
 800ce7e:	4402      	add	r2, r0
 800ce80:	601a      	str	r2, [r3, #0]
 800ce82:	4770      	bx	lr
 800ce84:	2002321c 	.word	0x2002321c
 800ce88:	20024740 	.word	0x20024740

0800ce8c <_init>:
 800ce8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce8e:	bf00      	nop
 800ce90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce92:	bc08      	pop	{r3}
 800ce94:	469e      	mov	lr, r3
 800ce96:	4770      	bx	lr

0800ce98 <_fini>:
 800ce98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce9a:	bf00      	nop
 800ce9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce9e:	bc08      	pop	{r3}
 800cea0:	469e      	mov	lr, r3
 800cea2:	4770      	bx	lr
