0.7
2020.2
May  7 2023
15:10:42
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1717521338,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v,,design_1_wrapper,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/ccbd/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/sim/design_1_CPU_0_0.v,1717542865,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/sim/design_1.v,,design_1_CPU_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/62f1/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/sim/CodeMemory.v,1717589692,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/ALU.v,,CodeMemory,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CustomInterconnect_0_0/sim/design_1_CustomInterconnect_0_0.v,1717531169,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/a807/src/gpio.v,,design_1_CustomInterconnect_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_DataMemory_0_0/sim/design_1_DataMemory_0_0.v,1717518610,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/f98f/src/interruptController.v,,design_1_DataMemory_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v,1717518611,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/bf0f/src/SlaveInterface.v,,VeSPA_RAM,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_GPIO_Slave_0_0/sim/design_1_GPIO_Slave_0_0.v,1717544266,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/sim/CodeMemory.v,,design_1_GPIO_Slave_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_PS2_Slave_0_0/sim/design_1_PS2_Slave_0_0.v,1716911138,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/4038/src/timer.v,,design_1_PS2_Slave_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_UartSlave_0_0/sim/design_1_UartSlave_0_0.v,1717525010,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d5a3/src/CustomInterconnect.v,,design_1_UartSlave_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_interruptControllerS_0_0/sim/design_1_interruptControllerS_0_0.v,1717587455,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartBaudRate.v,,design_1_interruptControllerS_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_timerSlave_0_0/sim/design_1_timerSlave_0_0.v,1717447380,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v,,design_1_timerSlave_0_0,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/4038/src/timer.v,1717447380,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/4038/src/timerSlave.v,,Timer,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/4038/src/timerSlave.v,1717447380,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_timerSlave_0_0/sim/design_1_timerSlave_0_0.v,,timerSlave,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/custom_ps2_interface.v,1716911138,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_PS2_Slave_0_0/sim/design_1_PS2_Slave_0_0.v,,custom_ps2_interface,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/ps2_new.v,1716911138,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/custom_ps2_interface.v,,ps2_new,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/Uart.v,1717525010,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_UartSlave_0_0/sim/design_1_UartSlave_0_0.v,,Uart,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartBaudRate.v,1717525010,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartRx.v,,UartBaudRate,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartRx.v,1717525010,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartTx.v,,UartRx,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartTx.v,1717525010,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/Uart.v,,UartTx,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/a807/src/Gpio_Slave.v,1717544266,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_GPIO_Slave_0_0/sim/design_1_GPIO_Slave_0_0.v,,GPIO_Slave,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/a807/src/gpio.v,1717544266,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/a807/src/Gpio_Slave.v,,GPIO_PORT,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/bf0f/src/SlaveInterface.v,1717518610,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_DataMemory_0_0/sim/design_1_DataMemory_0_0.v,,SlaveInterface,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d5a3/src/CustomInterconnect.v,1717531169,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CustomInterconnect_0_0/sim/design_1_CustomInterconnect_0_0.v,,CustomInterconnect,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/ControlUnit.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,ALU,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/sim/design_1_CPU_0_0.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,CPU,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/DecodeExecuteReg.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,ControlUnit,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/ExecuteMemoryReg.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,DecodeExecuteReg,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/FetchDecodeReg.v,,ExecuteMemoryReg,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/HazardUnit.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,FetchDecodeReg,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/InstructionDecode.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,HazardUnit,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/InstructionExecute.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionDecode,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/InstructionFetch.v,,InstructionExecute,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/InstructionMemory.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionFetch,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/InstructionWriteBack.v,,InstructionMemory,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/MemoryWriteBackReg.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionWriteBack,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/RegisterFile.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,MemoryWriteBackReg,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/check_branchcond.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,RegisterFile,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/control_hazards.v,,check_branchcond,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/forwarding_unit.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,control_hazards,,,,,,,,
,,,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d902/src/CPU.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,forwarding_unit,,,,,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/f98f/src/interruptController.v,1717587455,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v,,interruptController,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v,1717587455,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_interruptControllerS_0_0/sim/design_1_interruptControllerS_0_0.v,,interruptController_wrapper,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/sim/design_1.v,1717521338,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/ccbd/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v,1717502809,verilog,,,,SoC_tb,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/ccbd/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,1716340715,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/ps2_new.v,,,,,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/d902/src;../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
