#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d78110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d782a0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1da8420 .functor NOT 1, L_0x1da8b20, C4<0>, C4<0>, C4<0>;
L_0x1da88b0 .functor XOR 1, L_0x1da8720, L_0x1da87e0, C4<0>, C4<0>;
L_0x1da8ab0 .functor XOR 1, L_0x1da88b0, L_0x1da8950, C4<0>, C4<0>;
v0x1da77f0_0 .net *"_ivl_10", 0 0, L_0x1da8950;  1 drivers
v0x1da78f0_0 .net *"_ivl_12", 0 0, L_0x1da8ab0;  1 drivers
v0x1da79d0_0 .net *"_ivl_2", 0 0, L_0x1da8630;  1 drivers
v0x1da7a90_0 .net *"_ivl_4", 0 0, L_0x1da8720;  1 drivers
v0x1da7b70_0 .net *"_ivl_6", 0 0, L_0x1da87e0;  1 drivers
v0x1da7ca0_0 .net *"_ivl_8", 0 0, L_0x1da88b0;  1 drivers
v0x1da7d80_0 .var "clk", 0 0;
v0x1da7e20_0 .net "in", 0 0, v0x1da6660_0;  1 drivers
v0x1da7f50_0 .net "out_dut", 0 0, L_0x1da8510;  1 drivers
v0x1da8080_0 .net "out_ref", 0 0, v0x1d73820_0;  1 drivers
v0x1da8120_0 .var/2u "stats1", 159 0;
v0x1da81e0_0 .var/2u "strobe", 0 0;
v0x1da82a0_0 .net "tb_match", 0 0, L_0x1da8b20;  1 drivers
v0x1da8360_0 .net "tb_mismatch", 0 0, L_0x1da8420;  1 drivers
L_0x1da8630 .concat [ 1 0 0 0], v0x1d73820_0;
L_0x1da8720 .concat [ 1 0 0 0], v0x1d73820_0;
L_0x1da87e0 .concat [ 1 0 0 0], L_0x1da8510;
L_0x1da8950 .concat [ 1 0 0 0], v0x1d73820_0;
L_0x1da8b20 .cmp/eeq 1, L_0x1da8630, L_0x1da8ab0;
S_0x1d82f60 .scope module, "good1" "reference_module" 3 74, 3 4 0, S_0x1d782a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x1d764f0_0 .net "clk", 0 0, v0x1da7d80_0;  1 drivers
v0x1d76590_0 .net "in", 0 0, v0x1da6660_0;  alias, 1 drivers
v0x1d73820_0 .var "out", 0 0;
E_0x1d80e60 .event posedge, v0x1d764f0_0;
S_0x1da6330 .scope module, "stim1" "stimulus_gen" 3 70, 3 20 0, S_0x1d782a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v0x1da65a0_0 .net "clk", 0 0, v0x1da7d80_0;  alias, 1 drivers
v0x1da6660_0 .var "in", 0 0;
E_0x1d81110/0 .event negedge, v0x1d764f0_0;
E_0x1d81110/1 .event posedge, v0x1d764f0_0;
E_0x1d81110 .event/or E_0x1d81110/0, E_0x1d81110/1;
S_0x1da6720 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x1d782a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x1da7270_0 .net "clk", 0 0, v0x1da7d80_0;  alias, 1 drivers
v0x1da7310_0 .net "flip_flop_out", 0 0, v0x1da71a0_0;  1 drivers
v0x1da7420_0 .net "in", 0 0, v0x1da6660_0;  alias, 1 drivers
v0x1da74c0_0 .net "out", 0 0, L_0x1da8510;  alias, 1 drivers
S_0x1da6900 .scope module, "U1" "xor_gate" 4 9, 4 22 0, S_0x1da6720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x1da8510 .functor XOR 1, v0x1da6660_0, v0x1da71a0_0, C4<0>, C4<0>;
v0x1da6b00_0 .net "in1", 0 0, v0x1da6660_0;  alias, 1 drivers
v0x1da6c10_0 .net "in2", 0 0, v0x1da71a0_0;  alias, 1 drivers
v0x1da6cd0_0 .net "out", 0 0, L_0x1da8510;  alias, 1 drivers
S_0x1da6df0 .scope module, "U2" "d_flip_flop" 4 15, 4 31 0, S_0x1da6720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x1da6fd0_0 .net "clk", 0 0, v0x1da7d80_0;  alias, 1 drivers
v0x1da70e0_0 .net "d", 0 0, L_0x1da8510;  alias, 1 drivers
v0x1da71a0_0 .var "q", 0 0;
S_0x1da75f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0x1d782a0;
 .timescale -12 -12;
E_0x1d813d0 .event anyedge, v0x1da81e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1da81e0_0;
    %nor/r;
    %assign/vec4 v0x1da81e0_0, 0;
    %wait E_0x1d813d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1da6330;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d81110;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1da6660_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d82f60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d73820_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1d82f60;
T_3 ;
    %wait E_0x1d80e60;
    %load/vec4 v0x1d76590_0;
    %load/vec4 v0x1d73820_0;
    %xor;
    %assign/vec4 v0x1d73820_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1da6df0;
T_4 ;
    %wait E_0x1d80e60;
    %load/vec4 v0x1da70e0_0;
    %assign/vec4 v0x1da71a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d782a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da81e0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1d782a0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1da7d80_0;
    %inv;
    %store/vec4 v0x1da7d80_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1d782a0;
T_7 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1da65a0_0, v0x1da8360_0, v0x1da7d80_0, v0x1da7e20_0, v0x1da8080_0, v0x1da7f50_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1d782a0;
T_8 ;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1d782a0;
T_9 ;
    %wait E_0x1d81110;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1da8120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da8120_0, 4, 32;
    %load/vec4 v0x1da82a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da8120_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1da8120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da8120_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1da8080_0;
    %load/vec4 v0x1da8080_0;
    %load/vec4 v0x1da7f50_0;
    %xor;
    %load/vec4 v0x1da8080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da8120_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1da8120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da8120_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4d/m2014_q4d_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4d/iter0/response11/top_module.sv";
