0.6
2018.3
Dec  7 2018
00:33:28
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sim_1/new/spitesttest.v,1706758206,verilog,,,,tb,,,,,,,,
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/clk_80k.v,1706757452,verilog,,D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/register.v,,clk_80k,,,,,,,,
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/clk_gen.sv,1706760081,systemVerilog,,,,clk_gen,,,,,,,,
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/register.v,1706760402,verilog,,D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/shifter.v,,register,,,,,,,,
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/shifter.v,1706771527,verilog,,D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/spi.v,,shifter,,,,,,,,
D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sources_1/new/spi.v,1706756838,verilog,,D:/ECE532_Project/SPI_Controller_Nexys_4_DDR/SPI_Controller.srcs/sim_1/new/spitesttest.v,,spi,,,,,,,,
