Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 14 17:16:17 2026
| Host         : LenovoDeRaul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ascensor_timing_summary_routed.rpt -pb Ascensor_timing_summary_routed.pb -rpx Ascensor_timing_summary_routed.rpx -warn_on_violation
| Design       : Ascensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.396        0.000                      0                  106        0.241        0.000                      0                  106        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.396        0.000                      0                  106        0.241        0.000                      0                  106        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.902ns (43.853%)  route 2.435ns (56.147%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.954     9.663    u_fsm/timer_cnt_espera_0
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.059    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[4]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[5]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[6]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[7]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.902ns (45.325%)  route 2.294ns (54.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.815     6.560    u_fsm/timer_cnt_espera[9]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.856 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.856    u_fsm/i__carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.666     8.396    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.313     8.709 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.813     9.522    u_fsm/timer_cnt_espera_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    u_fsm/timer_cnt_espera_reg[8]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.828ns (18.916%)  route 3.549ns (81.084%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.629     7.412    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[2]_i_2/O
                         net (fo=2, routed)           0.275     7.811    u_piso_actual/u_piso_decoder/piso_actual_reg[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.645     9.580    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.124     9.704 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[8]_i_1/O
                         net (fo=1, routed)           0.000     9.704    u_piso_actual/p_0_in[8]
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[8]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.032    15.297    u_piso_actual/timer_cnt_piso_reg[8]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=9, routed)           0.106     1.759    u_fsm/Q[2]
    SLICE_X0Y97          LUT6 (Prop_lut6_I3_O)        0.099     1.858 r  u_fsm/FSM_onehot_senial_estado_actual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    u_fsm/FSM_onehot_senial_estado_actual[3]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.092     1.616    u_fsm/FSM_onehot_senial_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_fsm/timer_cnt_espera_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  u_fsm/timer_cnt_espera_reg[0]/Q
                         net (fo=2, routed)           0.167     1.829    u_fsm/timer_cnt_espera[0]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.091     1.612    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_piso_actual/timer_cnt_piso_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  u_piso_actual/timer_cnt_piso_reg[0]/Q
                         net (fo=3, routed)           0.168     1.831    u_piso_actual/u_piso_decoder/Q[0]
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_piso_actual/p_0_in[0]
    SLICE_X5Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.091     1.612    u_piso_actual/timer_cnt_piso_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.189ns (47.629%)  route 0.208ns (52.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y98          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=7, routed)           0.208     1.873    u_fsm/Q[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.048     1.921 r  u_fsm/FSM_onehot_senial_estado_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    u_fsm/FSM_onehot_senial_estado_actual[2]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.107     1.647    u_fsm/FSM_onehot_senial_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_done_espera_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.320%)  route 0.199ns (51.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=38, routed)          0.199     1.863    u_fsm/Q[4]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.045     1.908 r  u_fsm/timer_done_espera_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_fsm/timer_done_espera
    SLICE_X1Y93          FDCE                                         r  u_fsm/timer_done_espera_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  u_fsm/timer_done_espera_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.091     1.627    u_fsm/timer_done_espera_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.230%)  route 0.208ns (52.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y98          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=7, routed)           0.208     1.873    u_fsm/Q[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  u_fsm/FSM_onehot_senial_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_fsm/FSM_onehot_senial_estado_actual[1]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.091     1.631    u_fsm/FSM_onehot_senial_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          0.197     1.860    u_piso_actual/piso_actual[2]
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  u_piso_actual/piso_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    u_piso_actual/piso_actual[2]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     1.613    u_piso_actual/piso_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.537%)  route 0.214ns (53.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     1.879    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.924 r  u_piso_actual/u_piso_decoder/request_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    u_piso_actual/u_piso_decoder/request_reg[1]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.091     1.615    u_piso_actual/u_piso_decoder/request_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.625%)  route 0.250ns (57.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=38, routed)          0.250     1.915    u_fsm/Q[4]
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.960 r  u_fsm/timer_cnt_espera[28]_i_2/O
                         net (fo=1, routed)           0.000     1.960    u_fsm/timer_cnt_espera[28]_i_2_n_0
    SLICE_X3Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[28]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.107     1.646    u_fsm/timer_cnt_espera_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.052%)  route 0.227ns (54.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=12, routed)          0.227     1.892    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.937 r  u_piso_actual/u_piso_decoder/request_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    u_piso_actual/u_piso_decoder/request_reg[0]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.092     1.616    u_piso_actual/u_piso_decoder/request_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     u_fsm/timer_cnt_espera_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     u_fsm/timer_cnt_espera_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     u_fsm/timer_cnt_espera_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.544ns  (logic 4.149ns (43.478%)  route 5.394ns (56.522%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[3]/G
    SLICE_X2Y99          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[3]/Q
                         net (fo=1, routed)           5.394     6.019    LEDS_control_OBUF[3]
    E6                   OBUF (Prop_obuf_I_O)         3.524     9.544 r  LEDS_control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.544    LEDS_control[3]
    E6                                                                r  LEDS_control[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 4.101ns (47.428%)  route 4.546ns (52.572%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[1]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_fsm/LEDS_control_reg[1]/Q
                         net (fo=1, routed)           4.546     5.105    LEDS_control_OBUF[1]
    G6                   OBUF (Prop_obuf_I_O)         3.542     8.647 r  LEDS_control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.647    LEDS_control[1]
    G6                                                                r  LEDS_control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 4.141ns (49.584%)  route 4.211ns (50.416%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[2]/G
    SLICE_X2Y101         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[2]/Q
                         net (fo=1, routed)           4.211     4.836    LEDS_control_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.516     8.352 r  LEDS_control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.352    LEDS_control[2]
    J4                                                                r  LEDS_control[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 4.140ns (49.722%)  route 4.186ns (50.278%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[0]/G
    SLICE_X2Y101         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[0]/Q
                         net (fo=1, routed)           4.186     4.811    LEDS_control_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.515     8.326 r  LEDS_control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.326    LEDS_control[0]
    J2                                                                r  LEDS_control[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.394ns (47.332%)  route 1.551ns (52.668%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[0]/G
    SLICE_X2Y101         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[0]/Q
                         net (fo=1, routed)           1.551     1.729    LEDS_control_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         1.216     2.945 r  LEDS_control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.945    LEDS_control[0]
    J2                                                                r  LEDS_control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.396ns (47.217%)  route 1.560ns (52.783%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[2]/G
    SLICE_X2Y101         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[2]/Q
                         net (fo=1, routed)           1.560     1.738    LEDS_control_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         1.218     2.956 r  LEDS_control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.956    LEDS_control[2]
    J4                                                                r  LEDS_control[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.401ns (45.106%)  route 1.705ns (54.894%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[1]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fsm/LEDS_control_reg[1]/Q
                         net (fo=1, routed)           1.705     1.863    LEDS_control_OBUF[1]
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.106 r  LEDS_control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.106    LEDS_control[1]
    G6                                                                r  LEDS_control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.578ns  (logic 1.403ns (39.226%)  route 2.174ns (60.774%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[3]/G
    SLICE_X2Y99          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[3]/Q
                         net (fo=1, routed)           2.174     2.352    LEDS_control_OBUF[3]
    E6                   OBUF (Prop_obuf_I_O)         1.225     3.578 r  LEDS_control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.578    LEDS_control[3]
    E6                                                                r  LEDS_control[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.393ns (49.102%)  route 4.554ns (50.898%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.176     6.959    u_piso_actual/piso_actual[2]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.152     7.111 r  u_piso_actual/LEDS_DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.378    10.488    LEDS_DISPLAYS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.274 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.274    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.364ns (50.188%)  route 4.331ns (49.812%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.481     7.264    u_piso_actual/piso_actual[2]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.154     7.418 r  u_piso_actual/LEDS_PISOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.850    10.268    LEDS_PISOS_OBUF[3]
    F13                  OBUF (Prop_obuf_I_O)         3.754    14.022 r  LEDS_PISOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.022    LEDS_PISOS[3]
    F13                                                               r  LEDS_PISOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.563ns  (logic 4.118ns (48.086%)  route 4.445ns (51.914%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.176     6.959    u_piso_actual/piso_actual[2]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.124     7.083 r  u_piso_actual/LEDS_PISOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.270    10.352    LEDS_PISOS_OBUF[0]
    D14                  OBUF (Prop_obuf_I_O)         3.538    13.890 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.890    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 4.365ns (51.059%)  route 4.184ns (48.941%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          1.003     6.785    u_piso_actual/piso_actual[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.152     6.937 r  u_piso_actual/LEDS_DISPLAYS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.182    10.119    LEDS_DISPLAYS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    13.876 r  LEDS_DISPLAYS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.876    LEDS_DISPLAYS[1]
    R10                                                               r  LEDS_DISPLAYS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.340ns (50.837%)  route 4.197ns (49.163%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.726     5.329    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=12, routed)          0.743     6.528    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.152     6.680 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.454    10.133    LEDS_PISO_deseado_OBUF[1]
    G13                  OBUF (Prop_obuf_I_O)         3.732    13.865 r  LEDS_PISO_deseado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.865    LEDS_PISO_deseado[1]
    G13                                                               r  LEDS_PISO_deseado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.126ns (50.544%)  route 4.037ns (49.456%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.481     7.264    u_piso_actual/piso_actual[2]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.124     7.388 r  u_piso_actual/LEDS_PISOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.556     9.944    LEDS_PISOS_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.490 r  LEDS_PISOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.490    LEDS_PISOS[1]
    E16                                                               r  LEDS_PISOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.141ns (52.336%)  route 3.771ns (47.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          0.993     6.776    u_piso_actual/piso_actual[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.900 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.778     9.678    LEDS_DISPLAYS_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.238 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.238    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.366ns (55.681%)  route 3.475ns (44.319%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.176     6.959    u_piso_actual/piso_actual[2]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.152     7.111 r  u_piso_actual/LEDS_DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.299     9.410    LEDS_DISPLAYS_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.758    13.168 r  LEDS_DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.168    LEDS_DISPLAYS[3]
    K13                                                               r  LEDS_DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 4.338ns (56.119%)  route 3.392ns (43.881%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          1.005     6.788    u_piso_actual/piso_actual[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.152     6.940 r  u_piso_actual/LEDS_PISOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.387     9.327    LEDS_PISOS_OBUF[2]
    F16                  OBUF (Prop_obuf_I_O)         3.730    13.057 r  LEDS_PISOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.057    LEDS_PISOS[2]
    F16                                                               r  LEDS_PISOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.114ns (53.895%)  route 3.519ns (46.105%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          1.005     6.788    u_piso_actual/piso_actual[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  u_piso_actual/LEDS_DISPLAYS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.514     9.426    LEDS_DISPLAYS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.959 r  LEDS_DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.959    LEDS_DISPLAYS[4]
    P15                                                               r  LEDS_DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.756%)  route 0.148ns (51.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=6, routed)           0.148     1.814    u_fsm/Q[3]
    SLICE_X0Y99          LDCE                                         r  u_fsm/LEDS_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.470%)  route 0.246ns (63.530%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=7, routed)           0.246     1.911    u_fsm/Q[1]
    SLICE_X2Y101         LDCE                                         r  u_fsm/LEDS_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.128ns (27.124%)  route 0.344ns (72.876%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=9, routed)           0.344     1.996    u_fsm/Q[2]
    SLICE_X2Y101         LDCE                                         r  u_fsm/LEDS_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.141ns (24.571%)  route 0.433ns (75.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q
                         net (fo=7, routed)           0.433     2.097    u_fsm/Q[5]
    SLICE_X2Y99          LDCE                                         r  u_fsm/LEDS_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.377ns (72.804%)  route 0.514ns (27.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=7, routed)           0.514     2.180    LEDS_INDICADORES_ESTADOS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.416 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.416    LEDS_INDICADORES_ESTADOS[1]
    K15                                                               r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.362ns (71.327%)  route 0.548ns (28.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y98          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=7, routed)           0.548     2.213    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.434 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.434    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.380ns (68.891%)  route 0.623ns (31.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          0.268     1.931    u_piso_actual/piso_actual[2]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.976 r  u_piso_actual/LEDS_DISPLAYS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.332    LEDS_DISPLAYS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.526 r  LEDS_DISPLAYS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.526    LEDS_DISPLAYS[2]
    K16                                                               r  LEDS_DISPLAYS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.392ns (66.249%)  route 0.709ns (33.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=6, routed)           0.709     2.375    LEDS_INDICADORES_ESTADOS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.626 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.626    LEDS_INDICADORES_ESTADOS[3]
    N14                                                               r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.487ns (69.327%)  route 0.658ns (30.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          0.244     1.907    u_piso_actual/piso_actual[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.046     1.953 r  u_piso_actual/LEDS_DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.367    LEDS_DISPLAYS_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.667 r  LEDS_DISPLAYS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.667    LEDS_DISPLAYS[6]
    L18                                                               r  LEDS_DISPLAYS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.393ns (64.504%)  route 0.767ns (35.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=38, routed)          0.767     2.431    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.683 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.683    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.631ns (22.992%)  route 5.463ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.774     7.094    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y91          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.631ns (22.992%)  route 5.463ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.774     7.094    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y91          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.631ns (22.992%)  route 5.463ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.774     7.094    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y91          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.631ns (22.992%)  route 5.463ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.774     7.094    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y91          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.631ns (23.450%)  route 5.324ns (76.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.636     6.955    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.631ns (23.450%)  route 5.324ns (76.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.636     6.955    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.631ns (23.450%)  route 5.324ns (76.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.636     6.955    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.631ns (23.450%)  route 5.324ns (76.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.636     6.955    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.663ns  (logic 1.631ns (24.479%)  route 5.032ns (75.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.343     6.663    u_fsm/RESET
    SLICE_X3Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.663ns  (logic 1.631ns (24.479%)  route 5.032ns (75.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.196    u_fsm/RESET_IBUF
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          2.343     6.663    u_fsm/RESET
    SLICE_X3Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.298ns (43.714%)  route 0.384ns (56.286%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.384     0.637    u_fsm/S_presencia_IBUF
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     0.682    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.298ns (33.497%)  route 0.591ns (66.503%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.591     0.844    u_fsm/S_presencia_IBUF
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.889 r  u_fsm/timer_cnt_espera[11]_i_1/O
                         net (fo=1, routed)           0.000     0.889    u_fsm/timer_cnt_espera[11]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[11]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.302ns (33.795%)  route 0.591ns (66.205%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.591     0.844    u_fsm/S_presencia_IBUF
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.049     0.893 r  u_fsm/timer_cnt_espera[9]_i_1/O
                         net (fo=1, routed)           0.000     0.893    u_fsm/timer_cnt_espera[9]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C

Slack:                    inf
  Source:                 boton_i[3]
                            (input port)
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.358ns (38.464%)  route 0.573ns (61.536%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  boton_i[3] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[3]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  boton_i_IBUF[3]_inst/O
                         net (fo=5, routed)           0.374     0.642    u_piso_actual/u_piso_decoder/boton_i_IBUF[3]
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.045     0.687 f  u_piso_actual/u_piso_decoder/request_reg[0]_i_2/O
                         net (fo=1, routed)           0.199     0.886    u_piso_actual/u_piso_decoder/request_reg[0]_i_2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.931 r  u_piso_actual/u_piso_decoder/request_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.931    u_piso_actual/u_piso_decoder/request_reg[0]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.297ns (31.653%)  route 0.641ns (68.347%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.641     0.894    u_fsm/S_presencia_IBUF
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.044     0.938 r  u_fsm/timer_cnt_espera[7]_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_fsm/timer_cnt_espera[7]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.298ns (31.726%)  route 0.641ns (68.274%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.641     0.894    u_fsm/S_presencia_IBUF
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.939 r  u_fsm/timer_cnt_espera[5]_i_1/O
                         net (fo=1, routed)           0.000     0.939    u_fsm/timer_cnt_espera[5]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.298ns (31.647%)  route 0.643ns (68.353%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.643     0.896    u_fsm/S_presencia_IBUF
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.941 r  u_fsm/timer_cnt_espera[10]_i_1/O
                         net (fo=1, routed)           0.000     0.941    u_fsm/timer_cnt_espera[10]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.299ns (31.720%)  route 0.643ns (68.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.643     0.896    u_fsm/S_presencia_IBUF
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.046     0.942 r  u_fsm/timer_cnt_espera[12]_i_1/O
                         net (fo=1, routed)           0.000     0.942    u_fsm/timer_cnt_espera[12]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.296ns (31.104%)  route 0.655ns (68.896%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.655     0.908    u_fsm/S_presencia_IBUF
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.043     0.951 r  u_fsm/timer_cnt_espera[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    u_fsm/timer_cnt_espera[4]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.297ns (31.177%)  route 0.655ns (68.823%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.655     0.908    u_fsm/S_presencia_IBUF
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.044     0.952 r  u_fsm/timer_cnt_espera[3]_i_1/O
                         net (fo=1, routed)           0.000     0.952    u_fsm/timer_cnt_espera[3]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C





