<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-clps711x › include › mach › syspld.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>syspld.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/mach-clps711x/include/mach/syspld.h</span>
<span class="cm"> *</span>
<span class="cm"> *  System Control PLD register definitions.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_ARCH_SYSPLD_H</span>
<span class="cp">#define __ASM_ARCH_SYSPLD_H</span>

<span class="cp">#define SYSPLD_PHYS_BASE	(0x10000000)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;asm/types.h&gt;</span>

<span class="cp">#define SYSPLD_REG(type,off)	(*(volatile type *)(SYSPLD_BASE + off))</span>
<span class="cp">#else</span>
<span class="cp">#define SYSPLD_REG(type,off)	(off)</span>
<span class="cp">#endif</span>

<span class="cp">#define PLD_INT		SYSPLD_REG(u32, 0x000000)</span>
<span class="cp">#define PLD_INT_PENIRQ		(1 &lt;&lt; 5)</span>
<span class="cp">#define PLD_INT_UCB_IRQ		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_INT_KBD_ATN		(1 &lt;&lt; 0)	</span><span class="cm">/* EINT1 */</span><span class="cp"></span>

<span class="cp">#define PLD_PWR		SYSPLD_REG(u32, 0x000004)</span>
<span class="cp">#define PLD_PWR_EXT		(1 &lt;&lt; 5)</span>
<span class="cp">#define PLD_PWR_MODE		(1 &lt;&lt; 4)	</span><span class="cm">/* 1 = PWM, 0 = PFM */</span><span class="cp"></span>
<span class="cp">#define PLD_S4_ON		(1 &lt;&lt; 3)	</span><span class="cm">/* LCD bias voltage enable */</span><span class="cp"></span>
<span class="cp">#define PLD_S3_ON		(1 &lt;&lt; 2)	</span><span class="cm">/* LCD backlight enable */</span><span class="cp"></span>
<span class="cp">#define PLD_S2_ON		(1 &lt;&lt; 1)	</span><span class="cm">/* LCD 3V3 supply enable */</span><span class="cp"></span>
<span class="cp">#define PLD_S1_ON		(1 &lt;&lt; 0)	</span><span class="cm">/* LCD 3V supply enable */</span><span class="cp"></span>

<span class="cp">#define PLD_KBD		SYSPLD_REG(u32, 0x000008)</span>
<span class="cp">#define PLD_KBD_WAKE		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_KBD_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_SPI		SYSPLD_REG(u32, 0x00000c)</span>
<span class="cp">#define PLD_SPI_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_IO		SYSPLD_REG(u32, 0x000010)</span>
<span class="cp">#define PLD_IO_BOOTSEL		(1 &lt;&lt; 6)	</span><span class="cm">/* boot sel switch */</span><span class="cp"></span>
<span class="cp">#define PLD_IO_USER		(1 &lt;&lt; 5)	</span><span class="cm">/* user defined switch */</span><span class="cp"></span>
<span class="cp">#define PLD_IO_LED3		(1 &lt;&lt; 4)</span>
<span class="cp">#define PLD_IO_LED2		(1 &lt;&lt; 3)</span>
<span class="cp">#define PLD_IO_LED1		(1 &lt;&lt; 2)</span>
<span class="cp">#define PLD_IO_LED0		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_IO_LEDEN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_IRDA	SYSPLD_REG(u32, 0x000014)</span>
<span class="cp">#define PLD_IRDA_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_COM2	SYSPLD_REG(u32, 0x000018)</span>
<span class="cp">#define PLD_COM2_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_COM1	SYSPLD_REG(u32, 0x00001c)</span>
<span class="cp">#define PLD_COM1_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_AUD		SYSPLD_REG(u32, 0x000020)</span>
<span class="cp">#define PLD_AUD_DIV1		(1 &lt;&lt; 6)</span>
<span class="cp">#define PLD_AUD_DIV0		(1 &lt;&lt; 5)</span>
<span class="cp">#define PLD_AUD_CLK_SEL1	(1 &lt;&lt; 4)</span>
<span class="cp">#define PLD_AUD_CLK_SEL0	(1 &lt;&lt; 3)</span>
<span class="cp">#define PLD_AUD_MIC_PWR		(1 &lt;&lt; 2)</span>
<span class="cp">#define PLD_AUD_MIC_GAIN	(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_AUD_CODEC_EN	(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_CF		SYSPLD_REG(u32, 0x000024)</span>
<span class="cp">#define PLD_CF2_SLEEP		(1 &lt;&lt; 5)</span>
<span class="cp">#define PLD_CF1_SLEEP		(1 &lt;&lt; 4)</span>
<span class="cp">#define PLD_CF2_nPDREQ		(1 &lt;&lt; 3)</span>
<span class="cp">#define PLD_CF1_nPDREQ		(1 &lt;&lt; 2)</span>
<span class="cp">#define PLD_CF2_nIRQ		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_CF1_nIRQ		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_SDC		SYSPLD_REG(u32, 0x000028)</span>
<span class="cp">#define PLD_SDC_INT_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define PLD_SDC_WP		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_SDC_CD		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_FPGA	SYSPLD_REG(u32, 0x00002c)</span>

<span class="cp">#define PLD_CODEC	SYSPLD_REG(u32, 0x400000)</span>
<span class="cp">#define PLD_CODEC_IRQ3		(1 &lt;&lt; 4)</span>
<span class="cp">#define PLD_CODEC_IRQ2		(1 &lt;&lt; 3)</span>
<span class="cp">#define PLD_CODEC_IRQ1		(1 &lt;&lt; 2)</span>
<span class="cp">#define PLD_CODEC_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_BRITE	SYSPLD_REG(u32, 0x400004)</span>
<span class="cp">#define PLD_BRITE_UP		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_BRITE_DN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_LCDEN	SYSPLD_REG(u32, 0x400008)</span>
<span class="cp">#define PLD_LCDEN_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_ID		SYSPLD_REG(u32, 0x40000c)</span>

<span class="cp">#define PLD_TCH		SYSPLD_REG(u32, 0x400010)</span>
<span class="cp">#define PLD_TCH_PENIRQ		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_TCH_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define PLD_GPIO	SYSPLD_REG(u32, 0x400014)</span>
<span class="cp">#define PLD_GPIO2		(1 &lt;&lt; 2)</span>
<span class="cp">#define PLD_GPIO1		(1 &lt;&lt; 1)</span>
<span class="cp">#define PLD_GPIO0		(1 &lt;&lt; 0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
