$date
	Sun Oct 23 01:44:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#601604
b1010 !
1"
#601606
b1010 &
b1010 %
1$
#601607
0"
#601610
b101 &
b101 %
#601614
b10000 &
b10000 %
#601618
b1000 &
b1000 %
#601622
b100 &
b100 %
#601626
b10 &
b10 %
#601630
b1 &
1#
b1 %
#601634
b0 &
b0 %
0#
0$
#1635427
b10110 !
1"
#1635430
b10110 &
b10110 %
1$
#1635431
0"
#1635434
b1011 &
b1011 %
#1635438
b100010 &
b100010 %
#1635442
b10001 &
b10001 %
#1635446
b110100 &
b110100 %
#1635450
b11010 &
b11010 %
#1635454
b1101 &
b1101 %
#1635458
b101000 &
b101000 %
#1635462
b10100 &
b10100 %
#1635466
b1010 &
b1010 %
#1635470
b101 &
b101 %
#1635474
b10000 &
b10000 %
#1635478
b1000 &
b1000 %
#1635482
b100 &
b100 %
#1635486
b10 &
b10 %
#1635490
b1 &
b1 %
1#
#1635494
b0 &
0#
b0 %
0$
#2560263
b1101 !
1"
#2560266
b1101 &
b1101 %
1$
#2560267
0"
#2560270
b101000 &
b101000 %
#2560274
b10100 &
b10100 %
#2560278
b1010 &
b1010 %
#2560282
b101 &
b101 %
#2560286
b10000 &
b10000 %
#2560290
b1000 &
b1000 %
#2560294
b100 &
b100 %
#2560298
b10 &
b10 %
#2560302
b1 &
1#
b1 %
#2560306
b0 &
b0 %
0#
0$
#4500012
