
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_10a44d6910c84c41b820baa11fbce620 + Eco1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_10a44d6910c84c41b820baa11fbce620
verilog: temp_10a44d6910c84c41b820baa11fbce620.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_10a44d6910c84c41b820baa11fbce620.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_10a44d6910c84c41b820baa11fbce620



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-STRUCTURES in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-MODELS in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-PARTS in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-NODES in temp_10a44d6910c84c41b820baa11fbce620 netlist: 7
['LacI_sensor', 'TetR_sensor', 'AraC_sensor', 'LuxR_sensor']
NOT valid input match!

OUTPUTS: 
num OUT-SENSORS in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-STRUCTURES in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-MODELS in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-PARTS in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-NODES in temp_10a44d6910c84c41b820baa11fbce620 netlist: 1
['YFP_reporter', 'YFP_reporter_2', 'YFP_reporter_3']
Valid output match!

GATES: 
num PARTS in Eco1C1G1T1.UCF.json UCF: 84
num STRUCTURES in Eco1C1G1T1.UCF.json UCF: 20
num MODELS in Eco1C1G1T1.UCF.json UCF: 20
num GATES in Eco1C1G1T1.UCF.json UCF: 20
num GATE USES: [12, True]
num GATES in temp_10a44d6910c84c41b820baa11fbce620 netlist: 17
['AmeR', 'AmtR', 'BM3R1', 'BetI', 'HlyIIR', 'IcaRA', 'LitR', 'LmrA', 'PhlF', 'PsrA', 'QacR', 'SrpR']
['A1_AmtR', 'B1_BM3R1', 'B2_BM3R1', 'B3_BM3R1', 'E1_BetI', 'F1_AmeR', 'H1_HlyIIR', 'I1_IcaRA', 'L1_LitR', 'N1_LmrA', 'P1_PhlF', 'P2_PhlF', 'P3_PhlF', 'Q1_QacR', 'Q2_QacR', 'R1_PsrA', 'S1_SrpR', 'S2_SrpR', 'S3_SrpR', 'S4_SrpR']
NOT valid intermediate match!
Cello object deleted...

Archivo Verilog temporal eliminado: temp_10a44d6910c84c41b820baa11fbce620.v
Archivo Verilog temporal creado: temp_ea9e0b86f69341049098299619da6bba.v
