module PLRU #(
    parameter int unsigned ASSOC_NUM =4
) (
    input clk,
    input resetn,

    input [ASSOC_NUM-1:0] access,//ç‹¬çƒ­ç ï¼Œå“ªä¸€ä½ä¸º1å°±è¡¨æ˜å“ªä¸?è·¯å‘½ä¸?
    input update, //è¡¨ç¤ºå‘½ä¸­ å¦åˆ™æ²¡æ³•è¡¨ç¤ºæ²¡æœ‰è®¿å­˜ä¸éœ€è¦æ›´æ–°lruçš„æƒ…å†?

    output [$clog2(ASSOC_NUM)-1:0] lru //è¡¨ç¤ºå¦‚æœæ›¿æ¢ï¼Œæ›¿æ¢çš„æ˜¯å“ªä¸?è·?
);

    logic [ASSOC_NUM-2:0] state,state_d;

//output
generate
    if(ASSOC_NUM == 2)begin
        assign lru = state;
    end else begin
        assign lru = state[2] == 1'b0 ? state[2:1] : {state[2],state[0]};
    end
endgenerate
    
// Update
generate
if(ASSOC_NUM == 2) begin
    always_comb begin
        state_d = state;

        if(update && |access) begin
            if(access[0]) begin
                state_d[0] = 1;//å¦‚æœè¿™æ¬¡å‘½ä¸­çš„æ˜¯ç¬?0è·? é‚£ä¹ˆä¸‹æ¬¡ä¸å‘½ä¸­çš„æ—¶å?™æ›¿æ¢çš„å°±æ˜¯1è·?
            end else begin
                state_d[0] = 0;
            end
        end
    end
end else  begin
    always_comb begin
        state_d = state;    //å¥½ä¹ æƒ¯å•Š

        casez(access)
            4'b1???: begin
                state_d[2] = 1'b0;
                state_d[0] = 1'b0;
            end
            4'b01??: begin
                state_d[2] = 1'b0;
                state_d[0] = 1'b1;
            end
            4'b001?: begin
                state_d[2] = 1'b1;
                state_d[1] = 1'b0;
            end
            4'b0001: begin
                state_d[2] = 1'b1;
                state_d[1] = 1'b1;
            end
        endcase
    end
end 
endgenerate

always_ff @( posedge clk ) begin
    if(!resetn)begin
        state<='0;
    end else if(update)begin
        state<=state_d;
    end
end

endmodule