/*
 *  Copyright (C) 2011 - 2014 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
/dts-v1/;
/include/ "zynq-7000.dtsi"

/ {
	model = "Zynq ZC702 Development Board";
	compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		serial0 = &uart0;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000>;
	};

	chosen {
		bootargs = "console=ttyPS0,115200 ubi.mtd=0 root=ubi0:rootfs
		    rootfstype=ubifs init=/init rw earlyprintk 
			ip=192.168.1.10:::255.255.255.0:ZC702:eth0 mem=1008M";
		//bootargs = "console=ttyPS0,115200 root=/dev/ram rw earlyprintk"; 
		    //mem=960M memmap=32M$0x3C000000 vmalloc=64M";
		/*bootargs = "console=tty0 console=ttyPS0,115200 root=/dev/mmcblk0p2 rw
			ip=192.168.1.10:::255.255.255.0:ZC702:eth0 earlyprintk rootfstype=ext4 rootwait
			devtmpfs.mount=0 --no-log";*/
		linux,stdout-path = "/amba/serial@e0000000";
	};
		hdmi@41220000 {
			compatible = "v3best,hdmi-out-1.00.a";
			reg = <0x41220000 0x40>;
			v3best,xres = <0x400>;
			v3best,yres = <0x258>;
			v3best,xvirt = <0x400>;
			v3best,yvirt = <0x258>;
			//v3best,yvirt = <0x4B0>;
			v3best,hbp = <0xa0>;
			v3best,hfp = <0xa0>;
			v3best,hsync_len = <16>;
			v3best,h_active = <0x400>;
			v3best,vbp = <0x17>;
			v3best,vfp = <0xc>;
			v3best,vsync_len = <12>;
			v3best,v_active = <0x258>;
			v3best,fbphy = <0x3F000000>;
		};

		audio_clock: audio_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <12288000>;
			//clock-frequency = <12340000>;
		};
		axi_i2s_0: axi-i2s@77600000 {
			compatible = "adi,axi-i2s-1.00.a";
			reg = <0x77600000 0x1000>;
			dmas = <&dmac_s 0 &dmac_s 1>;
			dma-names = "tx", "rx";
			clocks = <&clkc 15>, <&audio_clock>, <&audio_clock>;
			clock-names = "axi", "ref", "i2s";
			status = "okay";
		};

		zingsk_sound: zingsk_sound {
			compatible = "v3best,zingsk-sound";
			audio-codec = <&tlv320aic23>;
			cpu-dai = <&axi_i2s_0>;
			status = "okay";
		};
};

&dmac_s {
    status = "okay";
};

&usb0 {
	status = "okay";
	dr_mode = "host";
	phy_type = "ulpi";
	usb-reset = <&gpio0 7 0>;
};

&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&phy0>;

	phy0: phy@7 {
		reg = <7>;
	};
};

&i2c0 {
	status = "okay";
	clock-frequency = <50000>;
/*	ft5x0x_ts@38 {
		compatible = "ft5x0x_ts";
		reg = <0x38>;
	};*/
	Goodix-TS@5d {
		compatible = "Goodix-TS";
		reg = <0x5d>;
	};
};

&i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	tlv320aic23: codec@1a {
		compatible = "ti,tlv320aic23";
		reg = <0x1a>;
	};
};

&sdhci0 {
	status = "okay";
};

&uart0 {
	status = "okay";
};
&smcc {
	status = "okay";
	arm,addr25 = <0x0>;
	arm,nor-chip-sel0 = <0x0>;
	arm,nor-chip-sel1 = <0x0>;
	arm,sram-chip-sel0 = <0x0>;
	arm,sram-chip-sel1 = <0x0>;
};
&nand0 {
	status = "okay";
	arm,nand-cycle-t0 = <0x4>;
	arm,nand-cycle-t1 = <0x4>;
	arm,nand-cycle-t2 = <0x1>;
	arm,nand-cycle-t3 = <0x2>;
	arm,nand-cycle-t4 = <0x2>;
	arm,nand-cycle-t5 = <0x2>;
	arm,nand-cycle-t6 = <0x4>;
	partition@nand-android {
		label = "nand-android";
		reg = <0x0 0x20000000>;
	};
};
