vendor_name = ModelSim
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.qip
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope_tb.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/stp1.stp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/output_files/Chain7.cdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/output_files/Chain8.cdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/output_files/Chain10.cdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/FPGA_oscilloscope.cbx.xml
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dcfifo_62n1.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_gray2bin_7ib.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_graycounter_677.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_graycounter_2lc.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_gj31.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_8d9.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_pe9.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/alt_synch_pipe_0e8.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_qe9.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_3dc.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/alt_synch_pipe_vd8.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_c66.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_b66.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_o76.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_j28.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/sld_ela_trigger_2pp.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/sld_reserved_fpga_oscilloscope_auto_signaltap_0_1_4cf4.v
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/comptree.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altshift.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_6mk.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_tkk.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_7mk.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_fu14.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_ssc.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/declut.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/decode_dvf.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_ogi.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_sgc.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_i6j.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_egi.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_qgc.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_23j.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_ngc.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = FPGA_oscilloscope
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~10 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~12 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~12, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~14 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~14, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~16 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~16, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~18 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|op_1~18, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[0] , adc0_inst|add[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[1] , adc0_inst|add[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[2] , adc0_inst|add[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[3] , adc0_inst|add[3], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[4] , adc0_inst|add[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[5] , adc0_inst|add[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[6] , adc0_inst|add[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[7] , adc0_inst|add[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[8] , adc0_inst|add[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[9] , adc0_inst|add[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[0]~10 , adc0_inst|add[0]~10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[1]~14 , adc0_inst|add[1]~14, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[2]~16 , adc0_inst|add[2]~16, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[3]~18 , adc0_inst|add[3]~18, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[4]~20 , adc0_inst|add[4]~20, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[5]~22 , adc0_inst|add[5]~22, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[6]~24 , adc0_inst|add[6]~24, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[7]~26 , adc0_inst|add[7]~26, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[8]~28 , adc0_inst|add[8]~28, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[9]~30 , adc0_inst|add[9]~30, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[16] , uart_inst|baud_div_cnt[16], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[0] , uart_inst|baud_div_cnt[0], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[5] , uart_inst|baud_div_cnt[5], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[15] , uart_inst|baud_div_cnt[15], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[0]~20 , uart_inst|baud_div_cnt[0]~20, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[5]~30 , uart_inst|baud_div_cnt[5]~30, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[15]~50 , uart_inst|baud_div_cnt[15]~50, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[16]~52 , uart_inst|baud_div_cnt[16]~52, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_reg|dffe3a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_reg|dffe3a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[3] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[3], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[3] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[3], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[4] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[4] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[5] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[5] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[6] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[6] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[7] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[7] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[8] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[8] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe9a[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe9a[9], FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt[2] , uart_inst|bit_cnt[2], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal0~0 , uart_inst|Equal0~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[10] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[10], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[8] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[7] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[6] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[5] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[4] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[3] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[3], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|Equal1~0 , adc0_inst|Equal1~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|always0~0 , adc0_inst|always0~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|always0~1 , adc0_inst|always0~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|always0~2 , adc0_inst|always0~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|always0~3 , adc0_inst|always0~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|always0~4 , adc0_inst|always0~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|always0~5 , adc0_inst|always0~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|Equal0~0 , adc0_inst|Equal0~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|Equal0~1 , adc0_inst|Equal0~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|Equal0~2 , adc0_inst|Equal0~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|Equal1~1 , adc0_inst|Equal1~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[0]~12 , adc0_inst|add[0]~12, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|add[0]~13 , adc0_inst|add[0]~13, FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt[2]~1 , uart_inst|bit_cnt[2]~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[10] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[10], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], FPGA_oscilloscope, 1
instance = comp, \uart_inst|tx_done , uart_inst|tx_done, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, FPGA_oscilloscope, 1
instance = comp, \uart_inst|en_baud_cnt , uart_inst|en_baud_cnt, FPGA_oscilloscope, 1
instance = comp, \uart_inst|w_tx_done , uart_inst|w_tx_done, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity3a[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity3a[2], FPGA_oscilloscope, 1
instance = comp, \uart_inst|en_baud_cnt~0 , uart_inst|en_baud_cnt~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity6a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity6a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~10 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4] , auto_signaltap_0|acq_data_in_reg[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5] , auto_signaltap_0|acq_data_in_reg[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6] , auto_signaltap_0|acq_data_in_reg[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7] , auto_signaltap_0|acq_data_in_reg[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8] , auto_signaltap_0|acq_data_in_reg[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9] , auto_signaltap_0|acq_data_in_reg[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10] , auto_signaltap_0|acq_data_in_reg[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11] , auto_signaltap_0|acq_data_in_reg[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12] , auto_signaltap_0|acq_data_in_reg[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13] , auto_signaltap_0|acq_data_in_reg[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14] , auto_signaltap_0|acq_data_in_reg[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15] , auto_signaltap_0|acq_data_in_reg[15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16] , auto_signaltap_0|acq_data_in_reg[16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17] , auto_signaltap_0|acq_data_in_reg[17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18] , auto_signaltap_0|acq_data_in_reg[18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19] , auto_signaltap_0|acq_data_in_reg[19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20] , auto_signaltap_0|acq_data_in_reg[20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21] , auto_signaltap_0|acq_data_in_reg[21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22] , auto_signaltap_0|acq_data_in_reg[22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23] , auto_signaltap_0|acq_data_in_reg[23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24] , auto_signaltap_0|acq_data_in_reg[24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25] , auto_signaltap_0|acq_data_in_reg[25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26] , auto_signaltap_0|acq_data_in_reg[26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27] , auto_signaltap_0|acq_data_in_reg[27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28] , auto_signaltap_0|acq_data_in_reg[28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29] , auto_signaltap_0|acq_data_in_reg[29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30] , auto_signaltap_0|acq_data_in_reg[30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31] , auto_signaltap_0|acq_data_in_reg[31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32] , auto_signaltap_0|acq_data_in_reg[32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33] , auto_signaltap_0|acq_data_in_reg[33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34] , auto_signaltap_0|acq_data_in_reg[34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35] , auto_signaltap_0|acq_data_in_reg[35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36] , auto_signaltap_0|acq_data_in_reg[36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37] , auto_signaltap_0|acq_data_in_reg[37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38] , auto_signaltap_0|acq_data_in_reg[38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39] , auto_signaltap_0|acq_data_in_reg[39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40] , auto_signaltap_0|acq_data_in_reg[40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41] , auto_signaltap_0|acq_data_in_reg[41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42] , auto_signaltap_0|acq_data_in_reg[42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43] , auto_signaltap_0|acq_data_in_reg[43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44] , auto_signaltap_0|acq_data_in_reg[44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45] , auto_signaltap_0|acq_data_in_reg[45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46] , auto_signaltap_0|acq_data_in_reg[46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47] , auto_signaltap_0|acq_data_in_reg[47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48] , auto_signaltap_0|acq_data_in_reg[48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49] , auto_signaltap_0|acq_data_in_reg[49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50] , auto_signaltap_0|acq_data_in_reg[50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51] , auto_signaltap_0|acq_data_in_reg[51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1] , auto_signaltap_0|acq_trigger_in_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2] , auto_signaltap_0|acq_trigger_in_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3] , auto_signaltap_0|acq_trigger_in_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4] , auto_signaltap_0|acq_trigger_in_reg[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5] , auto_signaltap_0|acq_trigger_in_reg[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6] , auto_signaltap_0|acq_trigger_in_reg[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7] , auto_signaltap_0|acq_trigger_in_reg[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8] , auto_signaltap_0|acq_trigger_in_reg[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9] , auto_signaltap_0|acq_trigger_in_reg[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10] , auto_signaltap_0|acq_trigger_in_reg[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11] , auto_signaltap_0|acq_trigger_in_reg[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12] , auto_signaltap_0|acq_trigger_in_reg[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13] , auto_signaltap_0|acq_trigger_in_reg[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14] , auto_signaltap_0|acq_trigger_in_reg[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15] , auto_signaltap_0|acq_trigger_in_reg[15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16] , auto_signaltap_0|acq_trigger_in_reg[16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17] , auto_signaltap_0|acq_trigger_in_reg[17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18] , auto_signaltap_0|acq_trigger_in_reg[18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19] , auto_signaltap_0|acq_trigger_in_reg[19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20] , auto_signaltap_0|acq_trigger_in_reg[20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21] , auto_signaltap_0|acq_trigger_in_reg[21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22] , auto_signaltap_0|acq_trigger_in_reg[22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23] , auto_signaltap_0|acq_trigger_in_reg[23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24] , auto_signaltap_0|acq_trigger_in_reg[24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25] , auto_signaltap_0|acq_trigger_in_reg[25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26] , auto_signaltap_0|acq_trigger_in_reg[26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27] , auto_signaltap_0|acq_trigger_in_reg[27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28] , auto_signaltap_0|acq_trigger_in_reg[28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29] , auto_signaltap_0|acq_trigger_in_reg[29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30] , auto_signaltap_0|acq_trigger_in_reg[30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31] , auto_signaltap_0|acq_trigger_in_reg[31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32] , auto_signaltap_0|acq_trigger_in_reg[32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33] , auto_signaltap_0|acq_trigger_in_reg[33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34] , auto_signaltap_0|acq_trigger_in_reg[34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35] , auto_signaltap_0|acq_trigger_in_reg[35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36] , auto_signaltap_0|acq_trigger_in_reg[36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[37] , auto_signaltap_0|acq_trigger_in_reg[37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[38] , auto_signaltap_0|acq_trigger_in_reg[38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[39] , auto_signaltap_0|acq_trigger_in_reg[39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[40] , auto_signaltap_0|acq_trigger_in_reg[40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41] , auto_signaltap_0|acq_trigger_in_reg[41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42] , auto_signaltap_0|acq_trigger_in_reg[42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43] , auto_signaltap_0|acq_trigger_in_reg[43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[44] , auto_signaltap_0|acq_trigger_in_reg[44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45] , auto_signaltap_0|acq_trigger_in_reg[45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[46] , auto_signaltap_0|acq_trigger_in_reg[46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47] , auto_signaltap_0|acq_trigger_in_reg[47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[48] , auto_signaltap_0|acq_trigger_in_reg[48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[49] , auto_signaltap_0|acq_trigger_in_reg[49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50] , auto_signaltap_0|acq_trigger_in_reg[50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[51] , auto_signaltap_0|acq_trigger_in_reg[51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_101|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_101|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_101|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_101|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_102|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_102|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_101|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_101|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_104|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_104|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_104|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_104|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_105|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_105|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_104|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_104|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_107|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_107|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_107|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_107|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_108|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_108|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_107|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_107|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_110|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_110|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_110|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_110|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_111|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_111|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_110|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_110|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_116|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_116|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_116|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_116|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_117|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_117|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_116|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_116|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_119|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_119|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_119|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_119|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_120|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_120|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_119|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_119|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_122|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_122|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_122|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_122|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_123|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_123|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_122|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_122|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_125|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_125|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_125|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_125|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_126|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_126|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_125|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_125|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_128|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_128|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_128|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_128|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_129|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_129|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_128|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_128|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_131|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_131|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_131|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_131|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_132|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_132|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_131|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_131|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_134|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_134|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_134|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_134|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_135|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_135|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_134|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_134|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_137|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_137|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_137|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_137|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_138|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_138|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_137|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_137|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_140|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_140|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_140|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_140|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_141|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_141|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_140|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_140|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~15, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_143|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_143|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_143|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_143|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_144|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_144|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_143|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_143|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~16, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_149|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_149|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_149|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_149|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_150|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_150|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_149|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_149|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~17, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_152|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_152|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_152|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_152|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_153|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_153|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_152|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_152|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~18, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~19, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~20, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_155|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_155|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_155|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_155|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_156|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_156|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_155|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_155|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~21, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_158|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_158|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_158|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_158|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_159|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_159|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_158|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_158|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~22, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_161|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_161|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_161|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_161|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_162|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_162|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_161|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_161|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~23, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_164|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_164|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_164|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_164|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_165|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_165|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_164|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_164|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~24, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~25, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_167|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_167|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_167|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_167|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_168|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_168|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_167|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_167|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~26, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_170|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_170|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_170|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_170|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_171|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_171|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_170|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_170|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~27, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~28, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~29, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~30, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~31, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~32, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~33, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_60|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_60|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~34, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~35, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~36, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~37, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~38 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~38, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~39, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_24|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_24|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~40, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~41, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_87|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_87|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~42 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~42, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~43, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~44, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~45, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~46 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~46, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_114|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_114|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~47, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~48, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~49, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~50 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~50, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~51, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~52 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~52, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~53, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~54 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~54, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~55, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_1|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_1|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~56 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~56, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~57, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~58 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~58, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_4|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_4|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~59, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~60 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~60, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_147|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_147|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~61, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~62 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~62, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~63 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~63, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~64 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~64, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~65, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~66 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~66, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_9|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_9|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~67 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~67, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_7|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_7|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~68 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~68, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~69 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~69, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_12|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_12|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_10|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_10|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~70 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~70, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~71 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~71, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~72 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~72, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_15|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_15|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~73 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~73, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_13|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_13|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~74 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~74, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~75 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~75, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_18|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_18|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_16|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_16|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~76 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~76, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~77 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~77, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~78 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~78, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~79 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~79, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~80 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~80, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_21|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_21|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~81 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~81, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_19|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_19|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~82 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~82, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~83 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~83, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_27|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_27|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~84 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~84, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_25|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_25|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~85 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~85, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~86 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~86, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_30|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_30|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~87 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~87, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_28|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_28|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~88 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~88, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~89 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~89, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_33|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_33|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~90 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~90, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_31|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_31|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~91 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~91, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~92 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~92, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_36|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_36|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~93 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~93, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_34|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_34|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~94 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~94, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~95 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~95, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_39|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_39|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~96 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~96, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_37|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_37|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~97 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~97, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~98 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~98, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_42|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_42|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~99 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~99, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_40|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_40|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~100 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~100, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~101 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~101, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_45|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_45|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_44|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_44|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_44|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_44|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_44|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_44|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~102 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~102, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_43|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_43|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~103 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~103, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~104 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~104, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~105 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~105, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_48|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_48|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~106 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~106, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_46|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_46|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~107 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~107, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~108 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~108, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_51|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_51|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_49|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_49|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~109 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~109, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~110 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~110, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~111 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~111, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_54|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_54|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~112 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~112, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_52|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_52|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~113 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~113, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~114 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~114, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_57|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_57|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~115 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~115, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_55|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_55|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~116 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~116, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~117 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~117, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~118 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~118, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_63|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_63|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~119 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~119, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_61|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_61|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~120 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~120, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~121 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~121, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_66|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_66|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_69|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_69|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~122 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~122, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~123 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~123, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~124 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~124, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_72|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_72|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_74|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_74|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_74|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_74|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_74|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_74|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_73|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_73|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~125 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~125, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_75|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_75|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~126 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~126, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~127 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~127, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~128 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~128, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~129 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~129, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~130 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~130, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_77|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_77|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_77|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_77|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_77|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_77|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_76|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_76|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~131 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~131, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_78|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_78|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~132 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~132, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~133 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~133, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~134 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~134, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~135 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~135, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~136 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~136, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_80|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_80|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_80|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_80|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_80|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_80|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_79|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_79|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~137 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~137, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_81|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_81|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~138 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~138, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~139 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~139, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~140 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~140, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_83|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_83|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_83|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_83|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_83|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_83|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_82|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_82|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~141 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~141, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_84|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_84|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~142 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~142, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~143 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~143, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~144 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~144, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_89|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_89|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_89|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_89|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_89|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_89|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_88|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_88|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~145 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~145, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_90|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_90|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~146 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~146, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~147 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~147, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~148 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~148, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_92|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_92|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_92|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_92|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_92|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_92|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_91|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_91|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~149 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~149, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_93|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_93|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~150 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~150, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~151 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~151, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~152 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~152, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~153 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~153, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_95|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_95|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_95|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_95|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_95|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_95|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_94|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_94|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~154 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~154, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_96|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_96|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~155 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~155, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~156 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~156, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~157 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~157, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_98|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_98|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_98|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_98|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_98|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_98|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_97|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_97|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~158 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~158, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_99|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_99|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~159 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~159, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~160 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~160, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~161 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~161, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_100|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_100|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~162 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~162, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~163 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~163, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~164 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~164, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~165 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~165, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_103|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_103|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~166 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~166, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~167 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~167, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~168 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~168, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~169 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~169, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~170 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~170, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_106|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_106|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~171 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~171, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~172 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~172, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~173 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~173, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~174 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~174, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_109|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_109|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~175 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~175, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~176 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~176, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~177 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~177, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~178 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~178, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_115|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_115|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~179 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~179, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~180 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~180, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~181 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~181, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~182 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~182, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_118|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_118|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~183 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~183, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~184 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~184, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~185 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~185, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~186 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~186, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~187 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~187, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_121|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_121|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~188 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~188, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~189 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~189, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~190 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~190, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~191 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~191, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_124|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_124|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~192 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~192, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~193 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~193, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~194 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~194, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~195 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~195, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_127|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_127|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~196 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~196, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~197 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~197, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~198 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~198, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~199 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~199, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_130|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_130|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~200 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~200, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~201 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~201, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~202 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~202, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~203 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~203, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~204 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~204, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~205 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~205, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_133|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_133|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~206 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~206, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~207 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~207, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~208 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~208, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~209 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~209, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_136|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_136|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~210 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~210, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~211 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~211, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~212 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~212, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~213 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~213, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_139|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_139|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~214 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~214, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~215 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~215, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~216 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~216, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~217 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~217, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_142|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_142|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~218 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~218, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~219 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~219, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~220 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~220, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~221 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~221, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~222 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~222, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_148|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_148|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~223 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~223, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~224 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~224, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~225 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~225, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~226 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~226, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_151|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_151|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~227 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~227, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~228 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~228, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~229 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~229, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~230 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~230, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_154|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_154|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~231 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~231, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~232 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~232, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~233 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~233, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~234 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~234, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_157|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_157|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~235 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~235, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~236 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~236, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~237 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~237, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~238 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~238, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_160|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_160|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~239 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~239, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~240 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~240, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_163|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_163|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~241 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~241, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~242 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~242, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_166|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_166|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~243 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~243, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~244 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~244, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_169|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_169|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~245 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~245, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~246 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~246, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~247 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~247, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~248 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~248, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_64|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_64|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_70|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_70|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~249 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~249, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_67|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_67|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~250 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~250, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~251 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~251, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~252 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~252, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~253 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~253, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~254 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~254, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~255 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~255, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~256 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~256, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~257 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~257, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~258 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~258, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~259 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~259, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~260 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~260, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~261 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~261, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~262 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~262, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~263 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~263, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~264 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~264, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51], FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~265 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~265, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~266 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~266, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~267 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~267, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~268 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~268, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~269 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~269, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~270 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~270, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~271 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~271, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~272 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~272, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~273 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~273, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~274 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output172a~274, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, FPGA_oscilloscope, 1
instance = comp, \auto_stp_external_clock_0~input , auto_stp_external_clock_0~input, FPGA_oscilloscope, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl, FPGA_oscilloscope, 1
instance = comp, \auto_stp_external_clock_0~inputclkctrl , auto_stp_external_clock_0~inputclkctrl, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]~feeder , auto_signaltap_0|acq_data_in_reg[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1]~feeder , auto_signaltap_0|acq_trigger_in_reg[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder , auto_signaltap_0|acq_data_in_reg[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]~feeder , auto_signaltap_0|acq_trigger_in_reg[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]~feeder , auto_signaltap_0|acq_data_in_reg[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]~feeder , auto_signaltap_0|acq_trigger_in_reg[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]~feeder , auto_signaltap_0|acq_data_in_reg[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5]~feeder , auto_signaltap_0|acq_trigger_in_reg[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]~feeder , auto_signaltap_0|acq_data_in_reg[7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7]~feeder , auto_signaltap_0|acq_trigger_in_reg[7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder , auto_signaltap_0|acq_data_in_reg[8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]~feeder , auto_signaltap_0|acq_trigger_in_reg[8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]~feeder , auto_signaltap_0|acq_data_in_reg[9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]~feeder , auto_signaltap_0|acq_data_in_reg[10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10]~feeder , auto_signaltap_0|acq_trigger_in_reg[10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]~feeder , auto_signaltap_0|acq_trigger_in_reg[11]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder , auto_signaltap_0|acq_data_in_reg[15]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17]~feeder , auto_signaltap_0|acq_data_in_reg[17]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]~feeder , auto_signaltap_0|acq_data_in_reg[21]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21]~feeder , auto_signaltap_0|acq_trigger_in_reg[21]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22]~feeder , auto_signaltap_0|acq_trigger_in_reg[22]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]~feeder , auto_signaltap_0|acq_data_in_reg[31]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder , auto_signaltap_0|acq_data_in_reg[32]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder , auto_signaltap_0|acq_data_in_reg[33]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]~feeder , auto_signaltap_0|acq_data_in_reg[35]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37]~feeder , auto_signaltap_0|acq_data_in_reg[37]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38]~feeder , auto_signaltap_0|acq_data_in_reg[38]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]~feeder , auto_signaltap_0|acq_data_in_reg[39]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2]~feeder , auto_signaltap_0|acq_trigger_in_reg[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41]~feeder , auto_signaltap_0|acq_data_in_reg[41]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41]~feeder , auto_signaltap_0|acq_trigger_in_reg[41]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[8]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[8]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[7]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[7]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[6]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[5]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[4]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[3]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[1]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe4|dffe5a[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_76|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_76|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_106|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_106|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_103|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_103|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_100|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_100|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_97|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_97|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_94|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_94|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_91|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_91|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_88|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_88|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_142|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_142|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_139|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_139|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_136|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_136|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_133|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_133|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_130|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_130|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_124|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_124|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_121|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_121|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_118|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_118|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_115|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_115|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_169|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_169|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_163|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_163|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_151|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_151|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_148|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_148|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_59|dffs[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_113|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_86|dffs[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_146|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs[10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_41|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_47|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_50|dffs[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_56|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_53|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_62|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_68|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_65|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_71|dffs[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]~feeder , auto_signaltap_0|acq_trigger_in_reg[13]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder , auto_signaltap_0|acq_data_in_reg[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0]~feeder , auto_signaltap_0|acq_trigger_in_reg[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42]~feeder , auto_signaltap_0|acq_data_in_reg[42]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42]~feeder , auto_signaltap_0|acq_trigger_in_reg[42]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23]~feeder , auto_signaltap_0|acq_data_in_reg[23]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43]~feeder , auto_signaltap_0|acq_data_in_reg[43]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]~feeder , auto_signaltap_0|acq_data_in_reg[24]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44]~feeder , auto_signaltap_0|acq_data_in_reg[44]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]~feeder , auto_signaltap_0|acq_data_in_reg[25]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45]~feeder , auto_signaltap_0|acq_data_in_reg[45]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder , auto_signaltap_0|acq_data_in_reg[26]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46]~feeder , auto_signaltap_0|acq_data_in_reg[46]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]~feeder , auto_signaltap_0|acq_data_in_reg[27]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47]~feeder , auto_signaltap_0|acq_data_in_reg[47]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48]~feeder , auto_signaltap_0|acq_data_in_reg[48]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder , auto_signaltap_0|acq_data_in_reg[29]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49]~feeder , auto_signaltap_0|acq_data_in_reg[49]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \ADC_Clk~output , ADC_Clk~output, FPGA_oscilloscope, 1
instance = comp, \uart_tx~output , uart_tx~output, FPGA_oscilloscope, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, FPGA_oscilloscope, 1
instance = comp, \Clk~input , Clk~input, FPGA_oscilloscope, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt[0]~3 , uart_inst|bit_cnt[0]~3, FPGA_oscilloscope, 1
instance = comp, \Reset_n~input , Reset_n~input, FPGA_oscilloscope, 1
instance = comp, \Reset_n~inputclkctrl , Reset_n~inputclkctrl, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[1]~22 , uart_inst|baud_div_cnt[1]~22, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[4]~28 , uart_inst|baud_div_cnt[4]~28, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[6]~32 , uart_inst|baud_div_cnt[6]~32, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[6] , uart_inst|baud_div_cnt[6], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[7]~34 , uart_inst|baud_div_cnt[7]~34, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[8]~36 , uart_inst|baud_div_cnt[8]~36, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[8] , uart_inst|baud_div_cnt[8], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[9]~38 , uart_inst|baud_div_cnt[9]~38, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[10]~40 , uart_inst|baud_div_cnt[10]~40, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[10] , uart_inst|baud_div_cnt[10], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[11]~42 , uart_inst|baud_div_cnt[11]~42, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[11] , uart_inst|baud_div_cnt[11], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[12]~44 , uart_inst|baud_div_cnt[12]~44, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[12] , uart_inst|baud_div_cnt[12], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[13]~46 , uart_inst|baud_div_cnt[13]~46, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[14]~48 , uart_inst|baud_div_cnt[14]~48, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[14] , uart_inst|baud_div_cnt[14], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[17]~56 , uart_inst|baud_div_cnt[17]~56, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[17] , uart_inst|baud_div_cnt[17], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[18]~58 , uart_inst|baud_div_cnt[18]~58, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[18] , uart_inst|baud_div_cnt[18], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[19]~60 , uart_inst|baud_div_cnt[19]~60, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[19] , uart_inst|baud_div_cnt[19], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~0 , uart_inst|Equal1~0, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[9] , uart_inst|baud_div_cnt[9], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~4 , uart_inst|Equal1~4, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[13] , uart_inst|baud_div_cnt[13], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~5 , uart_inst|Equal1~5, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[2]~54 , uart_inst|baud_div_cnt[2]~54, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[2]~55 , uart_inst|baud_div_cnt[2]~55, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[1] , uart_inst|baud_div_cnt[1], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[2]~24 , uart_inst|baud_div_cnt[2]~24, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[2] , uart_inst|baud_div_cnt[2], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[3]~26 , uart_inst|baud_div_cnt[3]~26, FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[3] , uart_inst|baud_div_cnt[3], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[4] , uart_inst|baud_div_cnt[4], FPGA_oscilloscope, 1
instance = comp, \uart_inst|baud_div_cnt[7] , uart_inst|baud_div_cnt[7], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~2 , uart_inst|Equal1~2, FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~1 , uart_inst|Equal1~1, FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~3 , uart_inst|Equal1~3, FPGA_oscilloscope, 1
instance = comp, \uart_inst|Equal1~6 , uart_inst|Equal1~6, FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt[0] , uart_inst|bit_cnt[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a5~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a5~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_sclr~feeder , adc0_inst|ADC0_sclr~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_sclr , adc0_inst|ADC0_sclr, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_sclr~clkctrl , adc0_inst|ADC0_sclr~clkctrl, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a2~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a2~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a4~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a4~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~10 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity3a[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity3a[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a1~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a1~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a3~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a3~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~11 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~11, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity3a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity3a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a7~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a7~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a6~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a6~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a8~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a8~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe14a[0]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe14a[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe14a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe14a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe15a[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe15a[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe15a[0]~clkctrl , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wraclr|dffe15a[0]~clkctrl, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a4~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a4~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a6~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a6~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a7~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a7~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a10~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a10~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a10 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a10~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a10~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a10 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[10] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[10], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux_reg , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux_reg, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|bg~0 , adc0_inst|bg~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|bg , adc0_inst|bg, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|wrreq~0 , adc0_inst|wrreq~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|wrreq , adc0_inst|wrreq, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a9~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a9~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity6a[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity6a[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity6a[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity6a[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a3~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a3~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a5~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a5~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a8~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a8~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_aeb , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_aeb, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a2~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a2~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a2 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a2, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a1~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a1~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a1 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter4a1, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_aeb , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_aeb, FPGA_oscilloscope, 1
instance = comp, \data_ready~0 , data_ready~0, FPGA_oscilloscope, 1
instance = comp, \always0~0 , always0~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0, FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[0]~input , I_AD_Data[0]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[0]~feeder , adc0_inst|F_I_ADC0_Data[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[0]~0 , adc0_inst|F_I_ADC0_Data[0]~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[0] , adc0_inst|F_I_ADC0_Data[0], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[10] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[10], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[9] , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[9], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a9~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a9~0, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a9 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter1a9, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[1]~input , I_AD_Data[1]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[1]~feeder , adc0_inst|F_I_ADC0_Data[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[1] , adc0_inst|F_I_ADC0_Data[1], FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[2]~input , I_AD_Data[2]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[2]~feeder , adc0_inst|F_I_ADC0_Data[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[2] , adc0_inst|F_I_ADC0_Data[2], FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[3]~input , I_AD_Data[3]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[3]~feeder , adc0_inst|F_I_ADC0_Data[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[3] , adc0_inst|F_I_ADC0_Data[3], FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[4]~input , I_AD_Data[4]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[4]~feeder , adc0_inst|F_I_ADC0_Data[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[4] , adc0_inst|F_I_ADC0_Data[4], FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[5]~input , I_AD_Data[5]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[5] , adc0_inst|F_I_ADC0_Data[5], FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[6]~input , I_AD_Data[6]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[6]~feeder , adc0_inst|F_I_ADC0_Data[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[6] , adc0_inst|F_I_ADC0_Data[6], FPGA_oscilloscope, 1
instance = comp, \I_AD_Data[7]~input , I_AD_Data[7]~input, FPGA_oscilloscope, 1
instance = comp, \adc0_inst|F_I_ADC0_Data[7] , adc0_inst|F_I_ADC0_Data[7], FPGA_oscilloscope, 1
instance = comp, \adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block7a0 , adc0_inst|ADC0_FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block7a0, FPGA_oscilloscope, 1
instance = comp, \uart_data[7]~0 , uart_data[7]~0, FPGA_oscilloscope, 1
instance = comp, \uart_data[7] , uart_data[7], FPGA_oscilloscope, 1
instance = comp, \send_en~0 , send_en~0, FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[7] , uart_inst|r_Data[7], FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt~2 , uart_inst|bit_cnt~2, FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt[1] , uart_inst|bit_cnt[1], FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt~0 , uart_inst|bit_cnt~0, FPGA_oscilloscope, 1
instance = comp, \uart_inst|bit_cnt[3] , uart_inst|bit_cnt[3], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Mux0~0 , uart_inst|Mux0~0, FPGA_oscilloscope, 1
instance = comp, \uart_data[1]~feeder , uart_data[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_data[1] , uart_data[1], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[1] , uart_inst|r_Data[1], FPGA_oscilloscope, 1
instance = comp, \uart_data[0]~feeder , uart_data[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_data[0] , uart_data[0], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[0] , uart_inst|r_Data[0], FPGA_oscilloscope, 1
instance = comp, \uart_data[2]~feeder , uart_data[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_data[2] , uart_data[2], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[2]~feeder , uart_inst|r_Data[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[2] , uart_inst|r_Data[2], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Mux0~3 , uart_inst|Mux0~3, FPGA_oscilloscope, 1
instance = comp, \uart_inst|Mux0~4 , uart_inst|Mux0~4, FPGA_oscilloscope, 1
instance = comp, \uart_data[5]~feeder , uart_data[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_data[5] , uart_data[5], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[5]~feeder , uart_inst|r_Data[5]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[5] , uart_inst|r_Data[5], FPGA_oscilloscope, 1
instance = comp, \uart_data[6] , uart_data[6], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[6] , uart_inst|r_Data[6], FPGA_oscilloscope, 1
instance = comp, \uart_data[3] , uart_data[3], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[3] , uart_inst|r_Data[3], FPGA_oscilloscope, 1
instance = comp, \uart_data[4] , uart_data[4], FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[4]~feeder , uart_inst|r_Data[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \uart_inst|r_Data[4] , uart_inst|r_Data[4], FPGA_oscilloscope, 1
instance = comp, \uart_inst|Mux0~1 , uart_inst|Mux0~1, FPGA_oscilloscope, 1
instance = comp, \uart_inst|Mux0~2 , uart_inst|Mux0~2, FPGA_oscilloscope, 1
instance = comp, \uart_inst|Mux0~5 , uart_inst|Mux0~5, FPGA_oscilloscope, 1
instance = comp, \uart_inst|uart_tx , uart_inst|uart_tx, FPGA_oscilloscope, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, FPGA_oscilloscope, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, FPGA_oscilloscope, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, FPGA_oscilloscope, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, FPGA_oscilloscope, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, FPGA_oscilloscope, 1
