
ExtremePong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071a4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  08007388  08007388  00017388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b04  08007b04  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  08007b04  08007b04  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b04  08007b04  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b04  08007b04  00017b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b08  08007b08  00017b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08007b0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  200000a4  08007bb0  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08007bb0  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011953  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035c5  00000000  00000000  00031a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  00034fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ec0  00000000  00000000  00036000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e6d9  00000000  00000000  00036ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131d1  00000000  00000000  00055599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a407b  00000000  00000000  0006876a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010c7e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047d0  00000000  00000000  0010c838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000a4 	.word	0x200000a4
 8000200:	00000000 	.word	0x00000000
 8000204:	08007370 	.word	0x08007370

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000a8 	.word	0x200000a8
 8000220:	08007370 	.word	0x08007370

08000224 <__aeabi_dmul>:
 8000224:	b570      	push	{r4, r5, r6, lr}
 8000226:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800022a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800022e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000232:	bf1d      	ittte	ne
 8000234:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000238:	ea94 0f0c 	teqne	r4, ip
 800023c:	ea95 0f0c 	teqne	r5, ip
 8000240:	f000 f8de 	bleq	8000400 <__aeabi_dmul+0x1dc>
 8000244:	442c      	add	r4, r5
 8000246:	ea81 0603 	eor.w	r6, r1, r3
 800024a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800024e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000252:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000256:	bf18      	it	ne
 8000258:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800025c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000260:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000264:	d038      	beq.n	80002d8 <__aeabi_dmul+0xb4>
 8000266:	fba0 ce02 	umull	ip, lr, r0, r2
 800026a:	f04f 0500 	mov.w	r5, #0
 800026e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000272:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000276:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027a:	f04f 0600 	mov.w	r6, #0
 800027e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000282:	f09c 0f00 	teq	ip, #0
 8000286:	bf18      	it	ne
 8000288:	f04e 0e01 	orrne.w	lr, lr, #1
 800028c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000290:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000294:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000298:	d204      	bcs.n	80002a4 <__aeabi_dmul+0x80>
 800029a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800029e:	416d      	adcs	r5, r5
 80002a0:	eb46 0606 	adc.w	r6, r6, r6
 80002a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002bc:	bf88      	it	hi
 80002be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002c2:	d81e      	bhi.n	8000302 <__aeabi_dmul+0xde>
 80002c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002c8:	bf08      	it	eq
 80002ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002ce:	f150 0000 	adcs.w	r0, r0, #0
 80002d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002d6:	bd70      	pop	{r4, r5, r6, pc}
 80002d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002dc:	ea46 0101 	orr.w	r1, r6, r1
 80002e0:	ea40 0002 	orr.w	r0, r0, r2
 80002e4:	ea81 0103 	eor.w	r1, r1, r3
 80002e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002ec:	bfc2      	ittt	gt
 80002ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002f6:	bd70      	popgt	{r4, r5, r6, pc}
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002fc:	f04f 0e00 	mov.w	lr, #0
 8000300:	3c01      	subs	r4, #1
 8000302:	f300 80ab 	bgt.w	800045c <__aeabi_dmul+0x238>
 8000306:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800030a:	bfde      	ittt	le
 800030c:	2000      	movle	r0, #0
 800030e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000312:	bd70      	pople	{r4, r5, r6, pc}
 8000314:	f1c4 0400 	rsb	r4, r4, #0
 8000318:	3c20      	subs	r4, #32
 800031a:	da35      	bge.n	8000388 <__aeabi_dmul+0x164>
 800031c:	340c      	adds	r4, #12
 800031e:	dc1b      	bgt.n	8000358 <__aeabi_dmul+0x134>
 8000320:	f104 0414 	add.w	r4, r4, #20
 8000324:	f1c4 0520 	rsb	r5, r4, #32
 8000328:	fa00 f305 	lsl.w	r3, r0, r5
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f205 	lsl.w	r2, r1, r5
 8000334:	ea40 0002 	orr.w	r0, r0, r2
 8000338:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800033c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000344:	fa21 f604 	lsr.w	r6, r1, r4
 8000348:	eb42 0106 	adc.w	r1, r2, r6
 800034c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000350:	bf08      	it	eq
 8000352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000356:	bd70      	pop	{r4, r5, r6, pc}
 8000358:	f1c4 040c 	rsb	r4, r4, #12
 800035c:	f1c4 0520 	rsb	r5, r4, #32
 8000360:	fa00 f304 	lsl.w	r3, r0, r4
 8000364:	fa20 f005 	lsr.w	r0, r0, r5
 8000368:	fa01 f204 	lsl.w	r2, r1, r4
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000374:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000378:	f141 0100 	adc.w	r1, r1, #0
 800037c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000380:	bf08      	it	eq
 8000382:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000386:	bd70      	pop	{r4, r5, r6, pc}
 8000388:	f1c4 0520 	rsb	r5, r4, #32
 800038c:	fa00 f205 	lsl.w	r2, r0, r5
 8000390:	ea4e 0e02 	orr.w	lr, lr, r2
 8000394:	fa20 f304 	lsr.w	r3, r0, r4
 8000398:	fa01 f205 	lsl.w	r2, r1, r5
 800039c:	ea43 0302 	orr.w	r3, r3, r2
 80003a0:	fa21 f004 	lsr.w	r0, r1, r4
 80003a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	fa21 f204 	lsr.w	r2, r1, r4
 80003ac:	ea20 0002 	bic.w	r0, r0, r2
 80003b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003b8:	bf08      	it	eq
 80003ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003be:	bd70      	pop	{r4, r5, r6, pc}
 80003c0:	f094 0f00 	teq	r4, #0
 80003c4:	d10f      	bne.n	80003e6 <__aeabi_dmul+0x1c2>
 80003c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ca:	0040      	lsls	r0, r0, #1
 80003cc:	eb41 0101 	adc.w	r1, r1, r1
 80003d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003d4:	bf08      	it	eq
 80003d6:	3c01      	subeq	r4, #1
 80003d8:	d0f7      	beq.n	80003ca <__aeabi_dmul+0x1a6>
 80003da:	ea41 0106 	orr.w	r1, r1, r6
 80003de:	f095 0f00 	teq	r5, #0
 80003e2:	bf18      	it	ne
 80003e4:	4770      	bxne	lr
 80003e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ea:	0052      	lsls	r2, r2, #1
 80003ec:	eb43 0303 	adc.w	r3, r3, r3
 80003f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003f4:	bf08      	it	eq
 80003f6:	3d01      	subeq	r5, #1
 80003f8:	d0f7      	beq.n	80003ea <__aeabi_dmul+0x1c6>
 80003fa:	ea43 0306 	orr.w	r3, r3, r6
 80003fe:	4770      	bx	lr
 8000400:	ea94 0f0c 	teq	r4, ip
 8000404:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000408:	bf18      	it	ne
 800040a:	ea95 0f0c 	teqne	r5, ip
 800040e:	d00c      	beq.n	800042a <__aeabi_dmul+0x206>
 8000410:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000414:	bf18      	it	ne
 8000416:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041a:	d1d1      	bne.n	80003c0 <__aeabi_dmul+0x19c>
 800041c:	ea81 0103 	eor.w	r1, r1, r3
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd70      	pop	{r4, r5, r6, pc}
 800042a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800042e:	bf06      	itte	eq
 8000430:	4610      	moveq	r0, r2
 8000432:	4619      	moveq	r1, r3
 8000434:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000438:	d019      	beq.n	800046e <__aeabi_dmul+0x24a>
 800043a:	ea94 0f0c 	teq	r4, ip
 800043e:	d102      	bne.n	8000446 <__aeabi_dmul+0x222>
 8000440:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000444:	d113      	bne.n	800046e <__aeabi_dmul+0x24a>
 8000446:	ea95 0f0c 	teq	r5, ip
 800044a:	d105      	bne.n	8000458 <__aeabi_dmul+0x234>
 800044c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000450:	bf1c      	itt	ne
 8000452:	4610      	movne	r0, r2
 8000454:	4619      	movne	r1, r3
 8000456:	d10a      	bne.n	800046e <__aeabi_dmul+0x24a>
 8000458:	ea81 0103 	eor.w	r1, r1, r3
 800045c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000460:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000464:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000468:	f04f 0000 	mov.w	r0, #0
 800046c:	bd70      	pop	{r4, r5, r6, pc}
 800046e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000472:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000476:	bd70      	pop	{r4, r5, r6, pc}

08000478 <__aeabi_drsub>:
 8000478:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e002      	b.n	8000484 <__adddf3>
 800047e:	bf00      	nop

08000480 <__aeabi_dsub>:
 8000480:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000484 <__adddf3>:
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	bf1f      	itttt	ne
 800049a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800049e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004aa:	f000 80e2 	beq.w	8000672 <__adddf3+0x1ee>
 80004ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004b6:	bfb8      	it	lt
 80004b8:	426d      	neglt	r5, r5
 80004ba:	dd0c      	ble.n	80004d6 <__adddf3+0x52>
 80004bc:	442c      	add	r4, r5
 80004be:	ea80 0202 	eor.w	r2, r0, r2
 80004c2:	ea81 0303 	eor.w	r3, r1, r3
 80004c6:	ea82 0000 	eor.w	r0, r2, r0
 80004ca:	ea83 0101 	eor.w	r1, r3, r1
 80004ce:	ea80 0202 	eor.w	r2, r0, r2
 80004d2:	ea81 0303 	eor.w	r3, r1, r3
 80004d6:	2d36      	cmp	r5, #54	; 0x36
 80004d8:	bf88      	it	hi
 80004da:	bd30      	pophi	{r4, r5, pc}
 80004dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004ec:	d002      	beq.n	80004f4 <__adddf3+0x70>
 80004ee:	4240      	negs	r0, r0
 80004f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000500:	d002      	beq.n	8000508 <__adddf3+0x84>
 8000502:	4252      	negs	r2, r2
 8000504:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000508:	ea94 0f05 	teq	r4, r5
 800050c:	f000 80a7 	beq.w	800065e <__adddf3+0x1da>
 8000510:	f1a4 0401 	sub.w	r4, r4, #1
 8000514:	f1d5 0e20 	rsbs	lr, r5, #32
 8000518:	db0d      	blt.n	8000536 <__adddf3+0xb2>
 800051a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800051e:	fa22 f205 	lsr.w	r2, r2, r5
 8000522:	1880      	adds	r0, r0, r2
 8000524:	f141 0100 	adc.w	r1, r1, #0
 8000528:	fa03 f20e 	lsl.w	r2, r3, lr
 800052c:	1880      	adds	r0, r0, r2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	4159      	adcs	r1, r3
 8000534:	e00e      	b.n	8000554 <__adddf3+0xd0>
 8000536:	f1a5 0520 	sub.w	r5, r5, #32
 800053a:	f10e 0e20 	add.w	lr, lr, #32
 800053e:	2a01      	cmp	r2, #1
 8000540:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000544:	bf28      	it	cs
 8000546:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054a:	fa43 f305 	asr.w	r3, r3, r5
 800054e:	18c0      	adds	r0, r0, r3
 8000550:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000558:	d507      	bpl.n	800056a <__adddf3+0xe6>
 800055a:	f04f 0e00 	mov.w	lr, #0
 800055e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000562:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000566:	eb6e 0101 	sbc.w	r1, lr, r1
 800056a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800056e:	d31b      	bcc.n	80005a8 <__adddf3+0x124>
 8000570:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000574:	d30c      	bcc.n	8000590 <__adddf3+0x10c>
 8000576:	0849      	lsrs	r1, r1, #1
 8000578:	ea5f 0030 	movs.w	r0, r0, rrx
 800057c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000580:	f104 0401 	add.w	r4, r4, #1
 8000584:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000588:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800058c:	f080 809a 	bcs.w	80006c4 <__adddf3+0x240>
 8000590:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	ea41 0105 	orr.w	r1, r1, r5
 80005a6:	bd30      	pop	{r4, r5, pc}
 80005a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005ac:	4140      	adcs	r0, r0
 80005ae:	eb41 0101 	adc.w	r1, r1, r1
 80005b2:	3c01      	subs	r4, #1
 80005b4:	bf28      	it	cs
 80005b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ba:	d2e9      	bcs.n	8000590 <__adddf3+0x10c>
 80005bc:	f091 0f00 	teq	r1, #0
 80005c0:	bf04      	itt	eq
 80005c2:	4601      	moveq	r1, r0
 80005c4:	2000      	moveq	r0, #0
 80005c6:	fab1 f381 	clz	r3, r1
 80005ca:	bf08      	it	eq
 80005cc:	3320      	addeq	r3, #32
 80005ce:	f1a3 030b 	sub.w	r3, r3, #11
 80005d2:	f1b3 0220 	subs.w	r2, r3, #32
 80005d6:	da0c      	bge.n	80005f2 <__adddf3+0x16e>
 80005d8:	320c      	adds	r2, #12
 80005da:	dd08      	ble.n	80005ee <__adddf3+0x16a>
 80005dc:	f102 0c14 	add.w	ip, r2, #20
 80005e0:	f1c2 020c 	rsb	r2, r2, #12
 80005e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e8:	fa21 f102 	lsr.w	r1, r1, r2
 80005ec:	e00c      	b.n	8000608 <__adddf3+0x184>
 80005ee:	f102 0214 	add.w	r2, r2, #20
 80005f2:	bfd8      	it	le
 80005f4:	f1c2 0c20 	rsble	ip, r2, #32
 80005f8:	fa01 f102 	lsl.w	r1, r1, r2
 80005fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000600:	bfdc      	itt	le
 8000602:	ea41 010c 	orrle.w	r1, r1, ip
 8000606:	4090      	lslle	r0, r2
 8000608:	1ae4      	subs	r4, r4, r3
 800060a:	bfa2      	ittt	ge
 800060c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000610:	4329      	orrge	r1, r5
 8000612:	bd30      	popge	{r4, r5, pc}
 8000614:	ea6f 0404 	mvn.w	r4, r4
 8000618:	3c1f      	subs	r4, #31
 800061a:	da1c      	bge.n	8000656 <__adddf3+0x1d2>
 800061c:	340c      	adds	r4, #12
 800061e:	dc0e      	bgt.n	800063e <__adddf3+0x1ba>
 8000620:	f104 0414 	add.w	r4, r4, #20
 8000624:	f1c4 0220 	rsb	r2, r4, #32
 8000628:	fa20 f004 	lsr.w	r0, r0, r4
 800062c:	fa01 f302 	lsl.w	r3, r1, r2
 8000630:	ea40 0003 	orr.w	r0, r0, r3
 8000634:	fa21 f304 	lsr.w	r3, r1, r4
 8000638:	ea45 0103 	orr.w	r1, r5, r3
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	f1c4 040c 	rsb	r4, r4, #12
 8000642:	f1c4 0220 	rsb	r2, r4, #32
 8000646:	fa20 f002 	lsr.w	r0, r0, r2
 800064a:	fa01 f304 	lsl.w	r3, r1, r4
 800064e:	ea40 0003 	orr.w	r0, r0, r3
 8000652:	4629      	mov	r1, r5
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	fa21 f004 	lsr.w	r0, r1, r4
 800065a:	4629      	mov	r1, r5
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	f094 0f00 	teq	r4, #0
 8000662:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000666:	bf06      	itte	eq
 8000668:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800066c:	3401      	addeq	r4, #1
 800066e:	3d01      	subne	r5, #1
 8000670:	e74e      	b.n	8000510 <__adddf3+0x8c>
 8000672:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000676:	bf18      	it	ne
 8000678:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800067c:	d029      	beq.n	80006d2 <__adddf3+0x24e>
 800067e:	ea94 0f05 	teq	r4, r5
 8000682:	bf08      	it	eq
 8000684:	ea90 0f02 	teqeq	r0, r2
 8000688:	d005      	beq.n	8000696 <__adddf3+0x212>
 800068a:	ea54 0c00 	orrs.w	ip, r4, r0
 800068e:	bf04      	itt	eq
 8000690:	4619      	moveq	r1, r3
 8000692:	4610      	moveq	r0, r2
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	ea91 0f03 	teq	r1, r3
 800069a:	bf1e      	ittt	ne
 800069c:	2100      	movne	r1, #0
 800069e:	2000      	movne	r0, #0
 80006a0:	bd30      	popne	{r4, r5, pc}
 80006a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006a6:	d105      	bne.n	80006b4 <__adddf3+0x230>
 80006a8:	0040      	lsls	r0, r0, #1
 80006aa:	4149      	adcs	r1, r1
 80006ac:	bf28      	it	cs
 80006ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006b2:	bd30      	pop	{r4, r5, pc}
 80006b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006b8:	bf3c      	itt	cc
 80006ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006be:	bd30      	popcc	{r4, r5, pc}
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006cc:	f04f 0000 	mov.w	r0, #0
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d6:	bf1a      	itte	ne
 80006d8:	4619      	movne	r1, r3
 80006da:	4610      	movne	r0, r2
 80006dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e0:	bf1c      	itt	ne
 80006e2:	460b      	movne	r3, r1
 80006e4:	4602      	movne	r2, r0
 80006e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ea:	bf06      	itte	eq
 80006ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f0:	ea91 0f03 	teqeq	r1, r3
 80006f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	bf00      	nop

080006fc <__aeabi_ui2d>:
 80006fc:	f090 0f00 	teq	r0, #0
 8000700:	bf04      	itt	eq
 8000702:	2100      	moveq	r1, #0
 8000704:	4770      	bxeq	lr
 8000706:	b530      	push	{r4, r5, lr}
 8000708:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800070c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000710:	f04f 0500 	mov.w	r5, #0
 8000714:	f04f 0100 	mov.w	r1, #0
 8000718:	e750      	b.n	80005bc <__adddf3+0x138>
 800071a:	bf00      	nop

0800071c <__aeabi_i2d>:
 800071c:	f090 0f00 	teq	r0, #0
 8000720:	bf04      	itt	eq
 8000722:	2100      	moveq	r1, #0
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800072c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000730:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000734:	bf48      	it	mi
 8000736:	4240      	negmi	r0, r0
 8000738:	f04f 0100 	mov.w	r1, #0
 800073c:	e73e      	b.n	80005bc <__adddf3+0x138>
 800073e:	bf00      	nop

08000740 <__aeabi_f2d>:
 8000740:	0042      	lsls	r2, r0, #1
 8000742:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000746:	ea4f 0131 	mov.w	r1, r1, rrx
 800074a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800074e:	bf1f      	itttt	ne
 8000750:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000754:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000758:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800075c:	4770      	bxne	lr
 800075e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000762:	bf08      	it	eq
 8000764:	4770      	bxeq	lr
 8000766:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800076a:	bf04      	itt	eq
 800076c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000778:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800077c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000780:	e71c      	b.n	80005bc <__adddf3+0x138>
 8000782:	bf00      	nop

08000784 <__aeabi_ul2d>:
 8000784:	ea50 0201 	orrs.w	r2, r0, r1
 8000788:	bf08      	it	eq
 800078a:	4770      	bxeq	lr
 800078c:	b530      	push	{r4, r5, lr}
 800078e:	f04f 0500 	mov.w	r5, #0
 8000792:	e00a      	b.n	80007aa <__aeabi_l2d+0x16>

08000794 <__aeabi_l2d>:
 8000794:	ea50 0201 	orrs.w	r2, r0, r1
 8000798:	bf08      	it	eq
 800079a:	4770      	bxeq	lr
 800079c:	b530      	push	{r4, r5, lr}
 800079e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007a2:	d502      	bpl.n	80007aa <__aeabi_l2d+0x16>
 80007a4:	4240      	negs	r0, r0
 80007a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007b6:	f43f aed8 	beq.w	800056a <__adddf3+0xe6>
 80007ba:	f04f 0203 	mov.w	r2, #3
 80007be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c2:	bf18      	it	ne
 80007c4:	3203      	addne	r2, #3
 80007c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ca:	bf18      	it	ne
 80007cc:	3203      	addne	r2, #3
 80007ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007da:	fa20 f002 	lsr.w	r0, r0, r2
 80007de:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e2:	ea40 000e 	orr.w	r0, r0, lr
 80007e6:	fa21 f102 	lsr.w	r1, r1, r2
 80007ea:	4414      	add	r4, r2
 80007ec:	e6bd      	b.n	800056a <__adddf3+0xe6>
 80007ee:	bf00      	nop

080007f0 <__gedf2>:
 80007f0:	f04f 3cff 	mov.w	ip, #4294967295
 80007f4:	e006      	b.n	8000804 <__cmpdf2+0x4>
 80007f6:	bf00      	nop

080007f8 <__ledf2>:
 80007f8:	f04f 0c01 	mov.w	ip, #1
 80007fc:	e002      	b.n	8000804 <__cmpdf2+0x4>
 80007fe:	bf00      	nop

08000800 <__cmpdf2>:
 8000800:	f04f 0c01 	mov.w	ip, #1
 8000804:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000808:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000814:	bf18      	it	ne
 8000816:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800081a:	d01b      	beq.n	8000854 <__cmpdf2+0x54>
 800081c:	b001      	add	sp, #4
 800081e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000822:	bf0c      	ite	eq
 8000824:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000828:	ea91 0f03 	teqne	r1, r3
 800082c:	bf02      	ittt	eq
 800082e:	ea90 0f02 	teqeq	r0, r2
 8000832:	2000      	moveq	r0, #0
 8000834:	4770      	bxeq	lr
 8000836:	f110 0f00 	cmn.w	r0, #0
 800083a:	ea91 0f03 	teq	r1, r3
 800083e:	bf58      	it	pl
 8000840:	4299      	cmppl	r1, r3
 8000842:	bf08      	it	eq
 8000844:	4290      	cmpeq	r0, r2
 8000846:	bf2c      	ite	cs
 8000848:	17d8      	asrcs	r0, r3, #31
 800084a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800084e:	f040 0001 	orr.w	r0, r0, #1
 8000852:	4770      	bx	lr
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	d102      	bne.n	8000864 <__cmpdf2+0x64>
 800085e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000862:	d107      	bne.n	8000874 <__cmpdf2+0x74>
 8000864:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000868:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800086c:	d1d6      	bne.n	800081c <__cmpdf2+0x1c>
 800086e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000872:	d0d3      	beq.n	800081c <__cmpdf2+0x1c>
 8000874:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop

0800087c <__aeabi_cdrcmple>:
 800087c:	4684      	mov	ip, r0
 800087e:	4610      	mov	r0, r2
 8000880:	4662      	mov	r2, ip
 8000882:	468c      	mov	ip, r1
 8000884:	4619      	mov	r1, r3
 8000886:	4663      	mov	r3, ip
 8000888:	e000      	b.n	800088c <__aeabi_cdcmpeq>
 800088a:	bf00      	nop

0800088c <__aeabi_cdcmpeq>:
 800088c:	b501      	push	{r0, lr}
 800088e:	f7ff ffb7 	bl	8000800 <__cmpdf2>
 8000892:	2800      	cmp	r0, #0
 8000894:	bf48      	it	mi
 8000896:	f110 0f00 	cmnmi.w	r0, #0
 800089a:	bd01      	pop	{r0, pc}

0800089c <__aeabi_dcmpeq>:
 800089c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a0:	f7ff fff4 	bl	800088c <__aeabi_cdcmpeq>
 80008a4:	bf0c      	ite	eq
 80008a6:	2001      	moveq	r0, #1
 80008a8:	2000      	movne	r0, #0
 80008aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ae:	bf00      	nop

080008b0 <__aeabi_dcmplt>:
 80008b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008b4:	f7ff ffea 	bl	800088c <__aeabi_cdcmpeq>
 80008b8:	bf34      	ite	cc
 80008ba:	2001      	movcc	r0, #1
 80008bc:	2000      	movcs	r0, #0
 80008be:	f85d fb08 	ldr.w	pc, [sp], #8
 80008c2:	bf00      	nop

080008c4 <__aeabi_dcmple>:
 80008c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008c8:	f7ff ffe0 	bl	800088c <__aeabi_cdcmpeq>
 80008cc:	bf94      	ite	ls
 80008ce:	2001      	movls	r0, #1
 80008d0:	2000      	movhi	r0, #0
 80008d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008d6:	bf00      	nop

080008d8 <__aeabi_dcmpge>:
 80008d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008dc:	f7ff ffce 	bl	800087c <__aeabi_cdrcmple>
 80008e0:	bf94      	ite	ls
 80008e2:	2001      	movls	r0, #1
 80008e4:	2000      	movhi	r0, #0
 80008e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ea:	bf00      	nop

080008ec <__aeabi_dcmpgt>:
 80008ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008f0:	f7ff ffc4 	bl	800087c <__aeabi_cdrcmple>
 80008f4:	bf34      	ite	cc
 80008f6:	2001      	movcc	r0, #1
 80008f8:	2000      	movcs	r0, #0
 80008fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fe:	bf00      	nop

08000900 <__aeabi_d2uiz>:
 8000900:	004a      	lsls	r2, r1, #1
 8000902:	d211      	bcs.n	8000928 <__aeabi_d2uiz+0x28>
 8000904:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000908:	d211      	bcs.n	800092e <__aeabi_d2uiz+0x2e>
 800090a:	d50d      	bpl.n	8000928 <__aeabi_d2uiz+0x28>
 800090c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000910:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000914:	d40e      	bmi.n	8000934 <__aeabi_d2uiz+0x34>
 8000916:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800091a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d102      	bne.n	800093a <__aeabi_d2uiz+0x3a>
 8000934:	f04f 30ff 	mov.w	r0, #4294967295
 8000938:	4770      	bx	lr
 800093a:	f04f 0000 	mov.w	r0, #0
 800093e:	4770      	bx	lr

08000940 <_ZN4BallC1Ev>:
#include <Ball.h>
#include "lcd.h"
Ball::Ball() {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	4a05      	ldr	r2, [pc, #20]	; (8000960 <_ZN4BallC1Ev+0x20>)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	601a      	str	r2, [r3, #0]
	reset();
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f000 f808 	bl	8000964 <_ZN4Ball5resetEv>
}
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4618      	mov	r0, r3
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	08007448 	.word	0x08007448

08000964 <_ZN4Ball5resetEv>:
void Ball::reset() {
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	x = (LCD_DispWindow_COLUMN / 2)-ballWidith;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2273      	movs	r2, #115	; 0x73
 8000970:	605a      	str	r2, [r3, #4]
	y = (LCD_DispWindow_PAGE / 2)-ballWidith;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	229b      	movs	r2, #155	; 0x9b
 8000976:	609a      	str	r2, [r3, #8]
	dx = 0;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
	dy = 1;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2201      	movs	r2, #1
 8000982:	611a      	str	r2, [r3, #16]
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr
	...

08000990 <_ZN4BallD1Ev>:
Ball::~Ball() {}
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	4a04      	ldr	r2, [pc, #16]	; (80009ac <_ZN4BallD1Ev+0x1c>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4618      	mov	r0, r3
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bc80      	pop	{r7}
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	08007448 	.word	0x08007448

080009b0 <_ZN4BallD0Ev>:
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ffe9 	bl	8000990 <_ZN4BallD1Ev>
 80009be:	2114      	movs	r1, #20
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f006 f81d 	bl	8006a00 <_ZdlPvj>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4618      	mov	r0, r3
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <_ZN4GameC1Ev>:
#include <Game.h>
#include "lcd.h"
#include <stdlib.h>
#include <stdio.h>
Game::Game() {
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	4a10      	ldr	r2, [pc, #64]	; (8000a1c <_ZN4GameC1Ev+0x4c>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	f103 0408 	add.w	r4, r3, #8
 80009e4:	2100      	movs	r1, #0
 80009e6:	4620      	mov	r0, r4
 80009e8:	f001 f874 	bl	8001ad4 <_ZN6PlayerC1Ei>
 80009ec:	f104 0320 	add.w	r3, r4, #32
 80009f0:	2101      	movs	r1, #1
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 f86e 	bl	8001ad4 <_ZN6PlayerC1Ei>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3348      	adds	r3, #72	; 0x48
 80009fc:	4618      	mov	r0, r3
 80009fe:	f000 fd17 	bl	8001430 <_ZN4MenuC1Ev>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3360      	adds	r3, #96	; 0x60
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff9a 	bl	8000940 <_ZN4BallC1Ev>
	start = false;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	711a      	strb	r2, [r3, #4]
}
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4618      	mov	r0, r3
 8000a16:	370c      	adds	r7, #12
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd90      	pop	{r4, r7, pc}
 8000a1c:	08007458 	.word	0x08007458

08000a20 <_ZN4Game8setStartEb>:
void Game::setStart(bool start) {
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	70fb      	strb	r3, [r7, #3]
	this->start = start;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	78fa      	ldrb	r2, [r7, #3]
 8000a30:	711a      	strb	r2, [r3, #4]
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr

08000a3c <_ZN4Game8getStartEv>:
bool Game::getStart() {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	return start;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	791b      	ldrb	r3, [r3, #4]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr

08000a52 <_ZN4Game4quitEv>:
void Game::quit() {
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
	start = false;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	711a      	strb	r2, [r3, #4]
	player[Player::player1].score.setPoint(0);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	331c      	adds	r3, #28
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 fc9c 	bl	80023a4 <_ZN5Score8setPointEi>
	player[Player::player2].score.setPoint(0);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	333c      	adds	r3, #60	; 0x3c
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 fc96 	bl	80023a4 <_ZN5Score8setPointEi>
	player[Player::player1].score.turnOffDisplay();
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	331c      	adds	r3, #28
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f001 fca1 	bl	80023c4 <_ZN5Score14turnOffDisplayEv>
	player[Player::player2].score.turnOffDisplay();
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	333c      	adds	r3, #60	; 0x3c
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 fc9c 	bl	80023c4 <_ZN5Score14turnOffDisplayEv>
	player[Player::player1].resetX();
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3308      	adds	r3, #8
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 f845 	bl	8001b20 <_ZN6Player6resetXEv>
	player[Player::player2].resetX();
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	3328      	adds	r3, #40	; 0x28
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 f840 	bl	8001b20 <_ZN6Player6resetXEv>
	ball.reset();
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3360      	adds	r3, #96	; 0x60
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff5d 	bl	8000964 <_ZN4Ball5resetEv>
	menu.setCurrentMenu(Menu::homeScreen);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	3348      	adds	r3, #72	; 0x48
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f000 fead 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <_ZN4Game7restartEv>:
void Game::restart() {
 8000abe:	b590      	push	{r4, r7, lr}
 8000ac0:	b083      	sub	sp, #12
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
	start = false;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	711a      	strb	r2, [r3, #4]
	player[Player::player1].resetX();
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3308      	adds	r3, #8
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f001 f825 	bl	8001b20 <_ZN6Player6resetXEv>
	player[Player::player2].resetX();
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3328      	adds	r3, #40	; 0x28
 8000ada:	4618      	mov	r0, r3
 8000adc:	f001 f820 	bl	8001b20 <_ZN6Player6resetXEv>
	ball.reset();
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3360      	adds	r3, #96	; 0x60
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff3d 	bl	8000964 <_ZN4Ball5resetEv>
	menu.setCurrentMenu(menu.getCurrentMenu());
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3348      	adds	r3, #72	; 0x48
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 fcb1 	bl	800145c <_ZN4Menu14getCurrentMenuEv>
 8000afa:	4603      	mov	r3, r0
 8000afc:	4619      	mov	r1, r3
 8000afe:	4620      	mov	r0, r4
 8000b00:	f000 fe86 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd90      	pop	{r4, r7, pc}

08000b0c <_ZN4Game14checkCollisionEi>:
void Game::knockback() {
	//TODO

}

bool Game::checkCollision(int playerNumber) {
 8000b0c:	b590      	push	{r4, r7, lr}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
	if (playerNumber == Player::player1) {
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d106      	bne.n	8000b2a <_ZN4Game14checkCollisionEi+0x1e>
		if (ball.y + ballWidith < player1YAxis) {
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000b20:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8000b24:	dc01      	bgt.n	8000b2a <_ZN4Game14checkCollisionEi+0x1e>
			return false;
 8000b26:	2300      	movs	r3, #0
 8000b28:	e02b      	b.n	8000b82 <_ZN4Game14checkCollisionEi+0x76>
		}
	}
	if (playerNumber == Player::player2) {
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d105      	bne.n	8000b3c <_ZN4Game14checkCollisionEi+0x30>
		if (ball.y > player2YAxis) {
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000b34:	2b14      	cmp	r3, #20
 8000b36:	dd01      	ble.n	8000b3c <_ZN4Game14checkCollisionEi+0x30>
			return false;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	e022      	b.n	8000b82 <_ZN4Game14checkCollisionEi+0x76>
		}
	}
	if ((ball.x >= player[playerNumber].getX())
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	015b      	lsls	r3, r3, #5
 8000b44:	3308      	adds	r3, #8
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f001 f801 	bl	8001b52 <_ZN6Player4getXEv>
 8000b50:	4603      	mov	r3, r0
			&& (ball.x <= player[playerNumber].getX() + playerWidith)) {
 8000b52:	429c      	cmp	r4, r3
 8000b54:	db0f      	blt.n	8000b76 <_ZN4Game14checkCollisionEi+0x6a>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	015b      	lsls	r3, r3, #5
 8000b5e:	3308      	adds	r3, #8
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	4413      	add	r3, r2
 8000b64:	4618      	mov	r0, r3
 8000b66:	f000 fff4 	bl	8001b52 <_ZN6Player4getXEv>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	332d      	adds	r3, #45	; 0x2d
 8000b6e:	429c      	cmp	r4, r3
 8000b70:	dc01      	bgt.n	8000b76 <_ZN4Game14checkCollisionEi+0x6a>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <_ZN4Game14checkCollisionEi+0x6c>
 8000b76:	2300      	movs	r3, #0
	if ((ball.x >= player[playerNumber].getX())
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <_ZN4Game14checkCollisionEi+0x74>
		return true;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	e000      	b.n	8000b82 <_ZN4Game14checkCollisionEi+0x76>
	}
	return false;
 8000b80:	2300      	movs	r3, #0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd90      	pop	{r4, r7, pc}
	...

08000b8c <_ZN4Game8moveBallEv>:
bool Game::moveBall() {
 8000b8c:	b5b0      	push	{r4, r5, r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	// update ball location according to vector
	ball.x += ball.dx;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000b9c:	441a      	add	r2, r3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	665a      	str	r2, [r3, #100]	; 0x64
	ball.y += ball.dy;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000baa:	441a      	add	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	669a      	str	r2, [r3, #104]	; 0x68
	// if vsWall then no need to check for player 2 collision
	if (menu.getCurrentMenu() == Menu::vsWallGame && ball.y <= wallWidith) {
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	3348      	adds	r3, #72	; 0x48
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fc51 	bl	800145c <_ZN4Menu14getCurrentMenuEv>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	d105      	bne.n	8000bcc <_ZN4Game8moveBallEv+0x40>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000bc4:	2b03      	cmp	r3, #3
 8000bc6:	dc01      	bgt.n	8000bcc <_ZN4Game8moveBallEv+0x40>
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e000      	b.n	8000bce <_ZN4Game8moveBallEv+0x42>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d009      	beq.n	8000be6 <_ZN4Game8moveBallEv+0x5a>
		ball.dy = -ball.dy;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000bd6:	425a      	negs	r2, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	671a      	str	r2, [r3, #112]	; 0x70
		ball.y = wallWidith + 1;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2204      	movs	r2, #4
 8000be0:	669a      	str	r2, [r3, #104]	; 0x68
		return true;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e0d8      	b.n	8000d98 <_ZN4Game8moveBallEv+0x20c>
	}

	// check if ball hit wall
	if (ball.x <= wallWidith
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	dd03      	ble.n	8000bf6 <_ZN4Game8moveBallEv+0x6a>
			|| ball.x + ballWidith >= LCD_DispWindow_COLUMN - wallWidith) {
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000bf2:	2be7      	cmp	r3, #231	; 0xe7
 8000bf4:	dd12      	ble.n	8000c1c <_ZN4Game8moveBallEv+0x90>
		ball.dx = -ball.dx;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000bfa:	425a      	negs	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	66da      	str	r2, [r3, #108]	; 0x6c

		// move back within broad
		if (ball.x <= wallWidith) {
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	dc02      	bgt.n	8000c0e <_ZN4Game8moveBallEv+0x82>
			ball.x = wallWidith + 1;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	665a      	str	r2, [r3, #100]	; 0x64
		}
		if (ball.x + ballWidith >= LCD_DispWindow_COLUMN - wallWidith) {
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000c12:	2be7      	cmp	r3, #231	; 0xe7
 8000c14:	dd02      	ble.n	8000c1c <_ZN4Game8moveBallEv+0x90>
			ball.x = LCD_DispWindow_COLUMN - ballWidith - wallWidith - 1;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	22e7      	movs	r2, #231	; 0xe7
 8000c1a:	665a      	str	r2, [r3, #100]	; 0x64
		}
	}

	// check for collision on both players
	for (int i = 0; i < 2; i++) {
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61fb      	str	r3, [r7, #28]
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	f300 8084 	bgt.w	8000d30 <_ZN4Game8moveBallEv+0x1a4>
		if (checkCollision(i)) {
 8000c28:	69f9      	ldr	r1, [r7, #28]
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff ff6e 	bl	8000b0c <_ZN4Game14checkCollisionEi>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d078      	beq.n	8000d28 <_ZN4Game8moveBallEv+0x19c>
			// increase ball speed and move back within broad
			if (ball.dy < 0) {
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	da0e      	bge.n	8000c5c <_ZN4Game8moveBallEv+0xd0>
				ball.dy -= menu.settings.getBallSpeedIncreaseRate();
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	3350      	adds	r3, #80	; 0x50
 8000c42:	4618      	mov	r0, r3
 8000c44:	f001 fc8d 	bl	8002562 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	671a      	str	r2, [r3, #112]	; 0x70
				ball.y = player2YAxis + 1;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2215      	movs	r2, #21
 8000c58:	669a      	str	r2, [r3, #104]	; 0x68
 8000c5a:	e00e      	b.n	8000c7a <_ZN4Game8moveBallEv+0xee>
			} else {
				ball.dy += menu.settings.getBallSpeedIncreaseRate();
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	3350      	adds	r3, #80	; 0x50
 8000c60:	4618      	mov	r0, r3
 8000c62:	f001 fc7e 	bl	8002562 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 8000c66:	4602      	mov	r2, r0
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c6c:	441a      	add	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	671a      	str	r2, [r3, #112]	; 0x70
				ball.y = player1YAxis - ballWidith - 1;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	f44f 7293 	mov.w	r2, #294	; 0x126
 8000c78:	669a      	str	r2, [r3, #104]	; 0x68
			}
			// change ball direction
			ball.dy = -ball.dy;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c7e:	425a      	negs	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	671a      	str	r2, [r3, #112]	; 0x70

			//change ball angle based on where on the paddle it hit
			int hitPosition = (player[i].getX() + playerWidith) - ball.x;
 8000c84:	69fb      	ldr	r3, [r7, #28]
 8000c86:	015b      	lsls	r3, r3, #5
 8000c88:	3308      	adds	r3, #8
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 ff5f 	bl	8001b52 <_ZN6Player4getXEv>
 8000c94:	4603      	mov	r3, r0
 8000c96:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000c9e:	1ad3      	subs	r3, r2, r3
 8000ca0:	613b      	str	r3, [r7, #16]
			double paddlePosition = playerWidith / 9;
 8000ca2:	f04f 0200 	mov.w	r2, #0
 8000ca6:	4b3e      	ldr	r3, [pc, #248]	; (8000da0 <_ZN4Game8moveBallEv+0x214>)
 8000ca8:	e9c7 2302 	strd	r2, r3, [r7, #8]
			int direction = 4;
 8000cac:	2304      	movs	r3, #4
 8000cae:	61bb      	str	r3, [r7, #24]
			for (int i = 0; i < 9; i++) {
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	2b08      	cmp	r3, #8
 8000cb8:	dc36      	bgt.n	8000d28 <_ZN4Game8moveBallEv+0x19c>
				if (hitPosition >= paddlePosition * i
 8000cba:	6938      	ldr	r0, [r7, #16]
 8000cbc:	f7ff fd2e 	bl	800071c <__aeabi_i2d>
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460d      	mov	r5, r1
 8000cc4:	6978      	ldr	r0, [r7, #20]
 8000cc6:	f7ff fd29 	bl	800071c <__aeabi_i2d>
 8000cca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cce:	f7ff faa9 	bl	8000224 <__aeabi_dmul>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	4620      	mov	r0, r4
 8000cd8:	4629      	mov	r1, r5
 8000cda:	f7ff fdfd 	bl	80008d8 <__aeabi_dcmpge>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d01a      	beq.n	8000d1a <_ZN4Game8moveBallEv+0x18e>
						&& hitPosition < paddlePosition * (i + 1)) {
 8000ce4:	6938      	ldr	r0, [r7, #16]
 8000ce6:	f7ff fd19 	bl	800071c <__aeabi_i2d>
 8000cea:	4604      	mov	r4, r0
 8000cec:	460d      	mov	r5, r1
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fd12 	bl	800071c <__aeabi_i2d>
 8000cf8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cfc:	f7ff fa92 	bl	8000224 <__aeabi_dmul>
 8000d00:	4602      	mov	r2, r0
 8000d02:	460b      	mov	r3, r1
 8000d04:	4620      	mov	r0, r4
 8000d06:	4629      	mov	r1, r5
 8000d08:	f7ff fdd2 	bl	80008b0 <__aeabi_dcmplt>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d003      	beq.n	8000d1a <_ZN4Game8moveBallEv+0x18e>
					ball.dx = direction;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	66da      	str	r2, [r3, #108]	; 0x6c
					break;
 8000d18:	e006      	b.n	8000d28 <_ZN4Game8moveBallEv+0x19c>
				}
				direction--;
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	61bb      	str	r3, [r7, #24]
			for (int i = 0; i < 9; i++) {
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	3301      	adds	r3, #1
 8000d24:	617b      	str	r3, [r7, #20]
 8000d26:	e7c5      	b.n	8000cb4 <_ZN4Game8moveBallEv+0x128>
	for (int i = 0; i < 2; i++) {
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	61fb      	str	r3, [r7, #28]
 8000d2e:	e777      	b.n	8000c20 <_ZN4Game8moveBallEv+0x94>
			}
		}
	}

	// check if player2 / bot won
	if (ball.y + ballWidith >= 320) {
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000d34:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 8000d38:	dd14      	ble.n	8000d64 <_ZN4Game8moveBallEv+0x1d8>
		player[Player::player2].score.setPoint(
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	f103 043c 	add.w	r4, r3, #60	; 0x3c
				player[Player::player2].score.getPoint() + 1);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	333c      	adds	r3, #60	; 0x3c
 8000d44:	4618      	mov	r0, r3
 8000d46:	f000 ff7d 	bl	8001c44 <_ZN5Score8getPointEv>
 8000d4a:	4603      	mov	r3, r0
		player[Player::player2].score.setPoint(
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4620      	mov	r0, r4
 8000d52:	f001 fb27 	bl	80023a4 <_ZN5Score8setPointEi>
		ball.reset();
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	3360      	adds	r3, #96	; 0x60
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff fe02 	bl	8000964 <_ZN4Ball5resetEv>
		return false;
 8000d60:	2300      	movs	r3, #0
 8000d62:	e019      	b.n	8000d98 <_ZN4Game8moveBallEv+0x20c>
	}

	// check if player1 won
	if (ball.y <= 0) {
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	dc14      	bgt.n	8000d96 <_ZN4Game8moveBallEv+0x20a>
		player[Player::player1].score.setPoint(
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f103 041c 	add.w	r4, r3, #28
				player[Player::player1].score.getPoint() + 1);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	331c      	adds	r3, #28
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 ff64 	bl	8001c44 <_ZN5Score8getPointEv>
 8000d7c:	4603      	mov	r3, r0
		player[Player::player1].score.setPoint(
 8000d7e:	3301      	adds	r3, #1
 8000d80:	4619      	mov	r1, r3
 8000d82:	4620      	mov	r0, r4
 8000d84:	f001 fb0e 	bl	80023a4 <_ZN5Score8setPointEi>
		ball.reset();
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3360      	adds	r3, #96	; 0x60
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff fde9 	bl	8000964 <_ZN4Ball5resetEv>
		return false;
 8000d92:	2300      	movs	r3, #0
 8000d94:	e000      	b.n	8000d98 <_ZN4Game8moveBallEv+0x20c>
	}
	return true;
 8000d96:	2301      	movs	r3, #1
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3720      	adds	r7, #32
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000da0:	40140000 	.word	0x40140000

08000da4 <_ZN4Game11botMovementEv>:

void Game::botMovement() {
 8000da4:	b590      	push	{r4, r7, lr}
 8000da6:	b087      	sub	sp, #28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	int center = player[Player::player2].getX() + (playerWidith / 2);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3328      	adds	r3, #40	; 0x28
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fece 	bl	8001b52 <_ZN6Player4getXEv>
 8000db6:	4603      	mov	r3, r0
 8000db8:	3316      	adds	r3, #22
 8000dba:	617b      	str	r3, [r7, #20]
	int screenCenter = LCD_DispWindow_COLUMN / 2;
 8000dbc:	2378      	movs	r3, #120	; 0x78
 8000dbe:	613b      	str	r3, [r7, #16]
	int ballSpeed = abs(ball.dx);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	bfb8      	it	lt
 8000dc8:	425b      	neglt	r3, r3
 8000dca:	60fb      	str	r3, [r7, #12]

	//ball moving right
	if (ball.dy > 0) {
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	dd23      	ble.n	8000e1c <_ZN4Game11botMovementEv+0x78>
		//return to center position
		if (center < screenCenter) {
 8000dd4:	697a      	ldr	r2, [r7, #20]
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	da0f      	bge.n	8000dfc <_ZN4Game11botMovementEv+0x58>
			player[Player::player2].setX(
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f103 0428 	add.w	r4, r3, #40	; 0x28
					player[Player::player2].getX() + ballSpeed);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	3328      	adds	r3, #40	; 0x28
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 feb3 	bl	8001b52 <_ZN6Player4getXEv>
 8000dec:	4602      	mov	r2, r0
			player[Player::player2].setX(
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	4413      	add	r3, r2
 8000df2:	4619      	mov	r1, r3
 8000df4:	4620      	mov	r0, r4
 8000df6:	f000 fe9f 	bl	8001b38 <_ZN6Player4setXEi>
 8000dfa:	e085      	b.n	8000f08 <_ZN4Game11botMovementEv+0x164>
		} else {
			player[Player::player2].setX(
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f103 0428 	add.w	r4, r3, #40	; 0x28
					player[Player::player2].getX() - ballSpeed);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	3328      	adds	r3, #40	; 0x28
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fea3 	bl	8001b52 <_ZN6Player4getXEv>
 8000e0c:	4602      	mov	r2, r0
			player[Player::player2].setX(
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	4619      	mov	r1, r3
 8000e14:	4620      	mov	r0, r4
 8000e16:	f000 fe8f 	bl	8001b38 <_ZN6Player4setXEi>
 8000e1a:	e075      	b.n	8000f08 <_ZN4Game11botMovementEv+0x164>
		}
		//ball moving left
	} else {
		//ball moving down
		if (ball.dx > 0) {
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dd23      	ble.n	8000e6c <_ZN4Game11botMovementEv+0xc8>
			if (ball.x > center) {
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	da0f      	bge.n	8000e4e <_ZN4Game11botMovementEv+0xaa>
				player[Player::player2].setX(
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() + ballSpeed);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3328      	adds	r3, #40	; 0x28
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f000 fe8a 	bl	8001b52 <_ZN6Player4getXEv>
 8000e3e:	4602      	mov	r2, r0
				player[Player::player2].setX(
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	4413      	add	r3, r2
 8000e44:	4619      	mov	r1, r3
 8000e46:	4620      	mov	r0, r4
 8000e48:	f000 fe76 	bl	8001b38 <_ZN6Player4setXEi>
 8000e4c:	e00e      	b.n	8000e6c <_ZN4Game11botMovementEv+0xc8>
			} else {
				player[Player::player2].setX(
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() - ballSpeed);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3328      	adds	r3, #40	; 0x28
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fe7a 	bl	8001b52 <_ZN6Player4getXEv>
 8000e5e:	4602      	mov	r2, r0
				player[Player::player2].setX(
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	1ad3      	subs	r3, r2, r3
 8000e64:	4619      	mov	r1, r3
 8000e66:	4620      	mov	r0, r4
 8000e68:	f000 fe66 	bl	8001b38 <_ZN6Player4setXEi>
			}
		}
		//ball moving up
		if (ball.dx < 0) {
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	da23      	bge.n	8000ebc <_ZN4Game11botMovementEv+0x118>
			if (ball.x < center) {
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e78:	697a      	ldr	r2, [r7, #20]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	dd0f      	ble.n	8000e9e <_ZN4Game11botMovementEv+0xfa>
				player[Player::player2].setX(
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() - ballSpeed);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3328      	adds	r3, #40	; 0x28
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f000 fe62 	bl	8001b52 <_ZN6Player4getXEv>
 8000e8e:	4602      	mov	r2, r0
				player[Player::player2].setX(
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	4619      	mov	r1, r3
 8000e96:	4620      	mov	r0, r4
 8000e98:	f000 fe4e 	bl	8001b38 <_ZN6Player4setXEi>
 8000e9c:	e00e      	b.n	8000ebc <_ZN4Game11botMovementEv+0x118>
			} else {
				player[Player::player2].setX(
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() + ballSpeed);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3328      	adds	r3, #40	; 0x28
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 fe52 	bl	8001b52 <_ZN6Player4getXEv>
 8000eae:	4602      	mov	r2, r0
				player[Player::player2].setX(
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4620      	mov	r0, r4
 8000eb8:	f000 fe3e 	bl	8001b38 <_ZN6Player4setXEi>
			}
		}
		//ball moving stright across
		if (ball.dx == 0) {
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d121      	bne.n	8000f08 <_ZN4Game11botMovementEv+0x164>
			if (ball.x < center) {
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	dd0e      	ble.n	8000eec <_ZN4Game11botMovementEv+0x148>
				player[Player::player2].setX(
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() - 5);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3328      	adds	r3, #40	; 0x28
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fe3a 	bl	8001b52 <_ZN6Player4getXEv>
 8000ede:	4603      	mov	r3, r0
				player[Player::player2].setX(
 8000ee0:	3b05      	subs	r3, #5
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	f000 fe27 	bl	8001b38 <_ZN6Player4setXEi>
 8000eea:	e00d      	b.n	8000f08 <_ZN4Game11botMovementEv+0x164>
			} else {
				player[Player::player2].setX(
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() + 5);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3328      	adds	r3, #40	; 0x28
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 fe2b 	bl	8001b52 <_ZN6Player4getXEv>
 8000efc:	4603      	mov	r3, r0
				player[Player::player2].setX(
 8000efe:	3305      	adds	r3, #5
 8000f00:	4619      	mov	r1, r3
 8000f02:	4620      	mov	r0, r4
 8000f04:	f000 fe18 	bl	8001b38 <_ZN6Player4setXEi>
			}
		}
	}
	// make sure it is within broad
	if (player[Player::player2].getX() <= wallWidith) {
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3328      	adds	r3, #40	; 0x28
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 fe20 	bl	8001b52 <_ZN6Player4getXEv>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	bfd4      	ite	le
 8000f18:	2301      	movle	r3, #1
 8000f1a:	2300      	movgt	r3, #0
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d005      	beq.n	8000f2e <_ZN4Game11botMovementEv+0x18a>
		player[Player::player2].setX(wallWidith + 1);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3328      	adds	r3, #40	; 0x28
 8000f26:	2104      	movs	r1, #4
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f000 fe05 	bl	8001b38 <_ZN6Player4setXEi>
	}
	if (player[Player::player2].getX() + playerWidith
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3328      	adds	r3, #40	; 0x28
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fe0d 	bl	8001b52 <_ZN6Player4getXEv>
 8000f38:	4603      	mov	r3, r0
			>= LCD_DispWindow_COLUMN - wallWidith) {
 8000f3a:	2bbf      	cmp	r3, #191	; 0xbf
 8000f3c:	bfcc      	ite	gt
 8000f3e:	2301      	movgt	r3, #1
 8000f40:	2300      	movle	r3, #0
 8000f42:	b2db      	uxtb	r3, r3
	if (player[Player::player2].getX() + playerWidith
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d005      	beq.n	8000f54 <_ZN4Game11botMovementEv+0x1b0>
		player[Player::player2].setX(
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3328      	adds	r3, #40	; 0x28
 8000f4c:	21bf      	movs	r1, #191	; 0xbf
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fdf2 	bl	8001b38 <_ZN6Player4setXEi>
		LCD_DispWindow_COLUMN - wallWidith - playerWidith - 1);
	}

}
 8000f54:	bf00      	nop
 8000f56:	371c      	adds	r7, #28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd90      	pop	{r4, r7, pc}

08000f5c <_ZN4BallaSERKS_>:
#ifndef INC_BALL_H_
#define INC_BALL_H_

class Ball {
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685a      	ldr	r2, [r3, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	689a      	ldr	r2, [r3, #8]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	68da      	ldr	r2, [r3, #12]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	691a      	ldr	r2, [r3, #16]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	611a      	str	r2, [r3, #16]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr

08000f92 <_ZN4Game19displayBallMovementEv>:

void Game::displayBallMovement() {
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b088      	sub	sp, #32
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
	Ball tempBall;
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff fcce 	bl	8000940 <_ZN4BallC1Ev>
	tempBall = ball;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8000faa:	f107 030c 	add.w	r3, r7, #12
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ffd3 	bl	8000f5c <_ZN4BallaSERKS_>
	if (moveBall()) { // ball moved
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff fde8 	bl	8000b8c <_ZN4Game8moveBallEv>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d00c      	beq.n	8000fdc <_ZN4Game19displayBallMovementEv+0x4a>
		LCD_MoveBall(tempBall.x, tempBall.y, ball.x, ball.y);
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	b298      	uxth	r0, r3
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	b299      	uxth	r1, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	f001 fed9 	bl	8002d8c <_Z12LCD_MoveBalltttt>
 8000fda:	e012      	b.n	8001002 <_ZN4Game19displayBallMovementEv+0x70>
	} else { // ball position reset
		LCD_DrawBall(tempBall.x, tempBall.y, BLACK);
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	b291      	uxth	r1, r2
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f001 fea6 	bl	8002d38 <_Z12LCD_DrawBallttt>
		LCD_DrawBall(ball.x, ball.y, WHITE);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000ff0:	b298      	uxth	r0, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f001 fe9b 	bl	8002d38 <_Z12LCD_DrawBallttt>
	Ball tempBall;
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fcc2 	bl	8000990 <_ZN4BallD1Ev>
	}
}
 800100c:	bf00      	nop
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <_ZN4Game21displayPlayerMovementEi>:

void Game::displayPlayerMovement(int playerNumber) {
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
	int tempPlayerX;
	tempPlayerX = player[playerNumber].getX();
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	015b      	lsls	r3, r3, #5
 8001022:	3308      	adds	r3, #8
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	4413      	add	r3, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f000 fd92 	bl	8001b52 <_ZN6Player4getXEv>
 800102e:	60f8      	str	r0, [r7, #12]
	if (menu.getCurrentMenu() == Menu::vsBotGame
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3348      	adds	r3, #72	; 0x48
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fa11 	bl	800145c <_ZN4Menu14getCurrentMenuEv>
 800103a:	4603      	mov	r3, r0
			&& playerNumber == Player::player2) {
 800103c:	2b03      	cmp	r3, #3
 800103e:	d104      	bne.n	800104a <_ZN4Game21displayPlayerMovementEi+0x36>
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d101      	bne.n	800104a <_ZN4Game21displayPlayerMovementEi+0x36>
 8001046:	2301      	movs	r3, #1
 8001048:	e000      	b.n	800104c <_ZN4Game21displayPlayerMovementEi+0x38>
 800104a:	2300      	movs	r3, #0
	if (menu.getCurrentMenu() == Menu::vsBotGame
 800104c:	2b00      	cmp	r3, #0
 800104e:	d003      	beq.n	8001058 <_ZN4Game21displayPlayerMovementEi+0x44>
		botMovement();
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff fea7 	bl	8000da4 <_ZN4Game11botMovementEv>
 8001056:	e007      	b.n	8001068 <_ZN4Game21displayPlayerMovementEi+0x54>
	} else {
		player[playerNumber].findAndSetX(); // TODO set location
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	015b      	lsls	r3, r3, #5
 800105c:	3308      	adds	r3, #8
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	4618      	mov	r0, r3
 8001064:	f000 fd98 	bl	8001b98 <_ZN6Player11findAndSetXEv>
	}

	LCD_MovePlayer(tempPlayerX, player[playerNumber].getY(),
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	b29c      	uxth	r4, r3
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	015b      	lsls	r3, r3, #5
 8001070:	3308      	adds	r3, #8
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	4413      	add	r3, r2
 8001076:	4618      	mov	r0, r3
 8001078:	f000 fd76 	bl	8001b68 <_ZN6Player4getYEv>
 800107c:	4603      	mov	r3, r0
 800107e:	b29d      	uxth	r5, r3
			player[playerNumber].getX(), player[playerNumber].getY());
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	015b      	lsls	r3, r3, #5
 8001084:	3308      	adds	r3, #8
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	4618      	mov	r0, r3
 800108c:	f000 fd61 	bl	8001b52 <_ZN6Player4getXEv>
 8001090:	4603      	mov	r3, r0
	LCD_MovePlayer(tempPlayerX, player[playerNumber].getY(),
 8001092:	b29e      	uxth	r6, r3
			player[playerNumber].getX(), player[playerNumber].getY());
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	015b      	lsls	r3, r3, #5
 8001098:	3308      	adds	r3, #8
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fd62 	bl	8001b68 <_ZN6Player4getYEv>
 80010a4:	4603      	mov	r3, r0
	LCD_MovePlayer(tempPlayerX, player[playerNumber].getY(),
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	4632      	mov	r2, r6
 80010aa:	4629      	mov	r1, r5
 80010ac:	4620      	mov	r0, r4
 80010ae:	f001 ff3e 	bl	8002f2e <_Z14LCD_MovePlayertttt>
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010bc <_ZN4Game13displayWinnerEi>:

void Game::displayWinner(int playerNumber){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af02      	add	r7, sp, #8
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]

	LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80010c6:	2300      	movs	r3, #0
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80010ce:	22f0      	movs	r2, #240	; 0xf0
 80010d0:	2100      	movs	r1, #0
 80010d2:	2000      	movs	r0, #0
 80010d4:	f001 fc9a 	bl	8002a0c <_Z9LCD_Clearttttt>
			LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
	if(menu.getCurrentMenu() == Menu::vsBotGame && playerNumber == Player::player2){
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3348      	adds	r3, #72	; 0x48
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f9bd 	bl	800145c <_ZN4Menu14getCurrentMenuEv>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	d104      	bne.n	80010f2 <_ZN4Game13displayWinnerEi+0x36>
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d101      	bne.n	80010f2 <_ZN4Game13displayWinnerEi+0x36>
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <_ZN4Game13displayWinnerEi+0x38>
 80010f2:	2300      	movs	r3, #0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d005      	beq.n	8001104 <_ZN4Game13displayWinnerEi+0x48>
		LCD_DrawString(90,LCD_DispWindow_PAGE/2 , "YOU LOSE");
 80010f8:	4a0b      	ldr	r2, [pc, #44]	; (8001128 <_ZN4Game13displayWinnerEi+0x6c>)
 80010fa:	21a0      	movs	r1, #160	; 0xa0
 80010fc:	205a      	movs	r0, #90	; 0x5a
 80010fe:	f001 fdd3 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
 8001102:	e00e      	b.n	8001122 <_ZN4Game13displayWinnerEi+0x66>
		return;
	}
	char displayText[20];
	sprintf(displayText, "PLAYER %d WINS", playerNumber+1);
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	1c5a      	adds	r2, r3, #1
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4907      	ldr	r1, [pc, #28]	; (800112c <_ZN4Game13displayWinnerEi+0x70>)
 800110e:	4618      	mov	r0, r3
 8001110:	f005 fda0 	bl	8006c54 <siprintf>
	LCD_DrawString(70,LCD_DispWindow_PAGE/2 , displayText);
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	461a      	mov	r2, r3
 800111a:	21a0      	movs	r1, #160	; 0xa0
 800111c:	2046      	movs	r0, #70	; 0x46
 800111e:	f001 fdc3 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
}
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	08007388 	.word	0x08007388
 800112c:	08007394 	.word	0x08007394

08001130 <_ZN4Game6gamingEv>:

void Game::gaming() {
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

	switch (menu.getCurrentMenu()) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3348      	adds	r3, #72	; 0x48
 800113c:	4618      	mov	r0, r3
 800113e:	f000 f98d 	bl	800145c <_ZN4Menu14getCurrentMenuEv>
 8001142:	4603      	mov	r3, r0
 8001144:	2b05      	cmp	r3, #5
 8001146:	f000 80a0 	beq.w	800128a <_ZN4Game6gamingEv+0x15a>
 800114a:	2b05      	cmp	r3, #5
 800114c:	f300 80f5 	bgt.w	800133a <_ZN4Game6gamingEv+0x20a>
 8001150:	2b03      	cmp	r3, #3
 8001152:	d042      	beq.n	80011da <_ZN4Game6gamingEv+0xaa>
 8001154:	2b04      	cmp	r3, #4
 8001156:	f040 80f0 	bne.w	800133a <_ZN4Game6gamingEv+0x20a>
	case Menu::vsWallGame:
		if (!start) {
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	791b      	ldrb	r3, [r3, #4]
 800115e:	f083 0301 	eor.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d02a      	beq.n	80011be <_ZN4Game6gamingEv+0x8e>
			LCD_DrawPlayer(player[Player::player1].getX(),
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3308      	adds	r3, #8
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fcf0 	bl	8001b52 <_ZN6Player4getXEv>
 8001172:	4603      	mov	r3, r0
 8001174:	b29c      	uxth	r4, r3
					player[Player::player1].getY(), WHITE);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	3308      	adds	r3, #8
 800117a:	4618      	mov	r0, r3
 800117c:	f000 fcf4 	bl	8001b68 <_ZN6Player4getYEv>
 8001180:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player1].getX(),
 8001182:	b29b      	uxth	r3, r3
 8001184:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001188:	4619      	mov	r1, r3
 800118a:	4620      	mov	r0, r4
 800118c:	f001 fea5 	bl	8002eda <_Z14LCD_DrawPlayerttt>
			LCD_DrawBall(ball.x, ball.y, WHITE);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001194:	b298      	uxth	r0, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800119a:	b29b      	uxth	r3, r3
 800119c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011a0:	4619      	mov	r1, r3
 80011a2:	f001 fdc9 	bl	8002d38 <_Z12LCD_DrawBallttt>
			player[Player::player1].score.setPoint(10);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	331c      	adds	r3, #28
 80011aa:	210a      	movs	r1, #10
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 f8f9 	bl	80023a4 <_ZN5Score8setPointEi>
			player[Player::player2].score.setPoint(10);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	333c      	adds	r3, #60	; 0x3c
 80011b6:	210a      	movs	r1, #10
 80011b8:	4618      	mov	r0, r3
 80011ba:	f001 f8f3 	bl	80023a4 <_ZN5Score8setPointEi>
		}
		setStart(true);
 80011be:	2101      	movs	r1, #1
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff fc2d 	bl	8000a20 <_ZN4Game8setStartEb>
		displayPlayerMovement(Player::player1);
 80011c6:	2100      	movs	r1, #0
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff23 	bl	8001014 <_ZN4Game21displayPlayerMovementEi>
		displayBallMovement();
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff fedf 	bl	8000f92 <_ZN4Game19displayBallMovementEv>
		LCD_DrawNet();
 80011d4:	f001 ff3b 	bl	800304e <_Z11LCD_DrawNetv>
		break;
 80011d8:	e0af      	b.n	800133a <_ZN4Game6gamingEv+0x20a>
	case Menu::vsBotGame:
		if (!start) {
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	791b      	ldrb	r3, [r3, #4]
 80011de:	f083 0301 	eor.w	r3, r3, #1
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d03e      	beq.n	8001266 <_ZN4Game6gamingEv+0x136>
			LCD_DrawPlayer(player[Player::player1].getX(),
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3308      	adds	r3, #8
 80011ec:	4618      	mov	r0, r3
 80011ee:	f000 fcb0 	bl	8001b52 <_ZN6Player4getXEv>
 80011f2:	4603      	mov	r3, r0
 80011f4:	b29c      	uxth	r4, r3
					player[Player::player1].getY(), WHITE);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3308      	adds	r3, #8
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 fcb4 	bl	8001b68 <_ZN6Player4getYEv>
 8001200:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player1].getX(),
 8001202:	b29b      	uxth	r3, r3
 8001204:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001208:	4619      	mov	r1, r3
 800120a:	4620      	mov	r0, r4
 800120c:	f001 fe65 	bl	8002eda <_Z14LCD_DrawPlayerttt>
			LCD_DrawPlayer(player[Player::player2].getX(),
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3328      	adds	r3, #40	; 0x28
 8001214:	4618      	mov	r0, r3
 8001216:	f000 fc9c 	bl	8001b52 <_ZN6Player4getXEv>
 800121a:	4603      	mov	r3, r0
 800121c:	b29c      	uxth	r4, r3
					player[Player::player2].getY(), WHITE);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3328      	adds	r3, #40	; 0x28
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fca0 	bl	8001b68 <_ZN6Player4getYEv>
 8001228:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player2].getX(),
 800122a:	b29b      	uxth	r3, r3
 800122c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001230:	4619      	mov	r1, r3
 8001232:	4620      	mov	r0, r4
 8001234:	f001 fe51 	bl	8002eda <_Z14LCD_DrawPlayerttt>
			LCD_DrawBall(ball.x, ball.y, WHITE);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800123c:	b298      	uxth	r0, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001242:	b29b      	uxth	r3, r3
 8001244:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001248:	4619      	mov	r1, r3
 800124a:	f001 fd75 	bl	8002d38 <_Z12LCD_DrawBallttt>
			player[Player::player1].score.setPoint(0);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	331c      	adds	r3, #28
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f001 f8a5 	bl	80023a4 <_ZN5Score8setPointEi>
			player[Player::player2].score.setPoint(0);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	333c      	adds	r3, #60	; 0x3c
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f001 f89f 	bl	80023a4 <_ZN5Score8setPointEi>
		}
		setStart(true);
 8001266:	2101      	movs	r1, #1
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff fbd9 	bl	8000a20 <_ZN4Game8setStartEb>
		displayPlayerMovement(Player::player1);
 800126e:	2100      	movs	r1, #0
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff fecf 	bl	8001014 <_ZN4Game21displayPlayerMovementEi>
		displayPlayerMovement(Player::player2);
 8001276:	2101      	movs	r1, #1
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff fecb 	bl	8001014 <_ZN4Game21displayPlayerMovementEi>
		displayBallMovement();
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff fe87 	bl	8000f92 <_ZN4Game19displayBallMovementEv>
		LCD_DrawNet();
 8001284:	f001 fee3 	bl	800304e <_Z11LCD_DrawNetv>
		break;
 8001288:	e057      	b.n	800133a <_ZN4Game6gamingEv+0x20a>
	case Menu::twoPlayersGame:
		if (!start) {
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	791b      	ldrb	r3, [r3, #4]
 800128e:	f083 0301 	eor.w	r3, r3, #1
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d03e      	beq.n	8001316 <_ZN4Game6gamingEv+0x1e6>
			LCD_DrawPlayer(player[Player::player1].getX(),
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	3308      	adds	r3, #8
 800129c:	4618      	mov	r0, r3
 800129e:	f000 fc58 	bl	8001b52 <_ZN6Player4getXEv>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29c      	uxth	r4, r3
					player[Player::player1].getY(), WHITE);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3308      	adds	r3, #8
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 fc5c 	bl	8001b68 <_ZN6Player4getYEv>
 80012b0:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player1].getX(),
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012b8:	4619      	mov	r1, r3
 80012ba:	4620      	mov	r0, r4
 80012bc:	f001 fe0d 	bl	8002eda <_Z14LCD_DrawPlayerttt>
			LCD_DrawPlayer(player[Player::player2].getX(),
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3328      	adds	r3, #40	; 0x28
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 fc44 	bl	8001b52 <_ZN6Player4getXEv>
 80012ca:	4603      	mov	r3, r0
 80012cc:	b29c      	uxth	r4, r3
					player[Player::player2].getY(), WHITE);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3328      	adds	r3, #40	; 0x28
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fc48 	bl	8001b68 <_ZN6Player4getYEv>
 80012d8:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player2].getX(),
 80012da:	b29b      	uxth	r3, r3
 80012dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012e0:	4619      	mov	r1, r3
 80012e2:	4620      	mov	r0, r4
 80012e4:	f001 fdf9 	bl	8002eda <_Z14LCD_DrawPlayerttt>
			LCD_DrawBall(ball.x, ball.y, WHITE);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80012ec:	b298      	uxth	r0, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012f8:	4619      	mov	r1, r3
 80012fa:	f001 fd1d 	bl	8002d38 <_Z12LCD_DrawBallttt>
			player[Player::player1].score.setPoint(0);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	331c      	adds	r3, #28
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f001 f84d 	bl	80023a4 <_ZN5Score8setPointEi>
			player[Player::player2].score.setPoint(0);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	333c      	adds	r3, #60	; 0x3c
 800130e:	2100      	movs	r1, #0
 8001310:	4618      	mov	r0, r3
 8001312:	f001 f847 	bl	80023a4 <_ZN5Score8setPointEi>
		}
		setStart(true);
 8001316:	2101      	movs	r1, #1
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff fb81 	bl	8000a20 <_ZN4Game8setStartEb>
		displayPlayerMovement(Player::player1);
 800131e:	2100      	movs	r1, #0
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff fe77 	bl	8001014 <_ZN4Game21displayPlayerMovementEi>
		displayPlayerMovement(Player::player2);
 8001326:	2101      	movs	r1, #1
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff fe73 	bl	8001014 <_ZN4Game21displayPlayerMovementEi>
		displayBallMovement();
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff fe2f 	bl	8000f92 <_ZN4Game19displayBallMovementEv>
		LCD_DrawNet();
 8001334:	f001 fe8b 	bl	800304e <_Z11LCD_DrawNetv>
		break;
 8001338:	bf00      	nop
	default:
		;
	}
	if (player[Player::player1].score.getPoint()
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	331c      	adds	r3, #28
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fc80 	bl	8001c44 <_ZN5Score8getPointEv>
 8001344:	4604      	mov	r4, r0
			== menu.settings.getPointsNeeded()) {
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3350      	adds	r3, #80	; 0x50
 800134a:	4618      	mov	r0, r3
 800134c:	f001 f8e8 	bl	8002520 <_ZN8Settings15getPointsNeededEv>
 8001350:	4603      	mov	r3, r0
 8001352:	429c      	cmp	r4, r3
 8001354:	bf0c      	ite	eq
 8001356:	2301      	moveq	r3, #1
 8001358:	2300      	movne	r3, #0
 800135a:	b2db      	uxtb	r3, r3
	if (player[Player::player1].score.getPoint()
 800135c:	2b00      	cmp	r3, #0
 800135e:	d00a      	beq.n	8001376 <_ZN4Game6gamingEv+0x246>
		displayWinner(Player::player1);
 8001360:	2100      	movs	r1, #0
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff feaa 	bl	80010bc <_ZN4Game13displayWinnerEi>
		HAL_Delay(5000);
 8001368:	f241 3088 	movw	r0, #5000	; 0x1388
 800136c:	f002 ff3e 	bl	80041ec <HAL_Delay>
		quit();
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fb6e 	bl	8000a52 <_ZN4Game4quitEv>
	}
	if (player[Player::player2].score.getPoint()
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	333c      	adds	r3, #60	; 0x3c
 800137a:	4618      	mov	r0, r3
 800137c:	f000 fc62 	bl	8001c44 <_ZN5Score8getPointEv>
 8001380:	4604      	mov	r4, r0
			== menu.settings.getPointsNeeded()) {
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3350      	adds	r3, #80	; 0x50
 8001386:	4618      	mov	r0, r3
 8001388:	f001 f8ca 	bl	8002520 <_ZN8Settings15getPointsNeededEv>
 800138c:	4603      	mov	r3, r0
 800138e:	429c      	cmp	r4, r3
 8001390:	bf0c      	ite	eq
 8001392:	2301      	moveq	r3, #1
 8001394:	2300      	movne	r3, #0
 8001396:	b2db      	uxtb	r3, r3
	if (player[Player::player2].score.getPoint()
 8001398:	2b00      	cmp	r3, #0
 800139a:	d00a      	beq.n	80013b2 <_ZN4Game6gamingEv+0x282>
		displayWinner(Player::player2);
 800139c:	2101      	movs	r1, #1
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fe8c 	bl	80010bc <_ZN4Game13displayWinnerEi>
		HAL_Delay(5000);
 80013a4:	f241 3088 	movw	r0, #5000	; 0x1388
 80013a8:	f002 ff20 	bl	80041ec <HAL_Delay>
		quit();
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff fb50 	bl	8000a52 <_ZN4Game4quitEv>
	}
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd90      	pop	{r4, r7, pc}
	...

080013bc <_ZN4GameD1Ev>:
Game::~Game() {
 80013bc:	b590      	push	{r4, r7, lr}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	4a11      	ldr	r2, [pc, #68]	; (800140c <_ZN4GameD1Ev+0x50>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3360      	adds	r3, #96	; 0x60
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fade 	bl	8000990 <_ZN4BallD1Ev>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3348      	adds	r3, #72	; 0x48
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fb57 	bl	8001a8c <_ZN4MenuD1Ev>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	3308      	adds	r3, #8
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d00d      	beq.n	8001402 <_ZN4GameD1Ev+0x46>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3308      	adds	r3, #8
 80013ea:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3308      	adds	r3, #8
 80013f2:	429c      	cmp	r4, r3
 80013f4:	d005      	beq.n	8001402 <_ZN4GameD1Ev+0x46>
 80013f6:	3c20      	subs	r4, #32
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4620      	mov	r0, r4
 80013fe:	4798      	blx	r3
 8001400:	e7f5      	b.n	80013ee <_ZN4GameD1Ev+0x32>
}
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	bd90      	pop	{r4, r7, pc}
 800140c:	08007458 	.word	0x08007458

08001410 <_ZN4GameD0Ev>:
Game::~Game() {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
}
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ffcf 	bl	80013bc <_ZN4GameD1Ev>
 800141e:	2174      	movs	r1, #116	; 0x74
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f005 faed 	bl	8006a00 <_ZdlPvj>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4618      	mov	r0, r3
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <_ZN4MenuC1Ev>:
#include <Menu.h>
#include "lcd.h"
#include "xpt2046.h"
#include <stdio.h>
Menu::Menu() {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	4a07      	ldr	r2, [pc, #28]	; (8001458 <_ZN4MenuC1Ev+0x28>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3308      	adds	r3, #8
 8001442:	4618      	mov	r0, r3
 8001444:	f001 f83e 	bl	80024c4 <_ZN8SettingsC1Ev>
	currentMenu = homeScreen;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	605a      	str	r2, [r3, #4]
}
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	08007468 	.word	0x08007468

0800145c <_ZN4Menu14getCurrentMenuEv>:
int Menu::getCurrentMenu() {
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	return currentMenu;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr
	...

08001474 <_ZN4Menu18displayCurrentMenuEv>:
void Menu::displayCurrentMenu() {
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	; 0x28
 8001478:	af02      	add	r7, sp, #8
 800147a:	6078      	str	r0, [r7, #4]
	switch (currentMenu) {
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b05      	cmp	r3, #5
 8001482:	f200 81a6 	bhi.w	80017d2 <_ZN4Menu18displayCurrentMenuEv+0x35e>
 8001486:	a201      	add	r2, pc, #4	; (adr r2, 800148c <_ZN4Menu18displayCurrentMenuEv+0x18>)
 8001488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800148c:	080014a5 	.word	0x080014a5
 8001490:	0800151b 	.word	0x0800151b
 8001494:	08001591 	.word	0x08001591
 8001498:	0800168b 	.word	0x0800168b
 800149c:	080016f1 	.word	0x080016f1
 80014a0:	0800176d 	.word	0x0800176d
	case homeScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80014a4:	2300      	movs	r3, #0
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80014ac:	22f0      	movs	r2, #240	; 0xf0
 80014ae:	2100      	movs	r1, #0
 80014b0:	2000      	movs	r0, #0
 80014b2:	f001 faab 	bl	8002a0c <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Extreme Pong");
 80014b6:	4ac9      	ldr	r2, [pc, #804]	; (80017dc <_ZN4Menu18displayCurrentMenuEv+0x368>)
 80014b8:	2128      	movs	r1, #40	; 0x28
 80014ba:	2046      	movs	r0, #70	; 0x46
 80014bc:	f001 fbf4 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 80014c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	2382      	movs	r3, #130	; 0x82
 80014c8:	22dc      	movs	r2, #220	; 0xdc
 80014ca:	2150      	movs	r1, #80	; 0x50
 80014cc:	2014      	movs	r0, #20
 80014ce:	f001 fb44 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Single Player");
 80014d2:	4ac3      	ldr	r2, [pc, #780]	; (80017e0 <_ZN4Menu18displayCurrentMenuEv+0x36c>)
 80014d4:	2164      	movs	r1, #100	; 0x64
 80014d6:	2046      	movs	r0, #70	; 0x46
 80014d8:	f001 fbe6 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 80014dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	23d2      	movs	r3, #210	; 0xd2
 80014e4:	22dc      	movs	r2, #220	; 0xdc
 80014e6:	21a0      	movs	r1, #160	; 0xa0
 80014e8:	2014      	movs	r0, #20
 80014ea:	f001 fb36 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Two Player");
 80014ee:	4abd      	ldr	r2, [pc, #756]	; (80017e4 <_ZN4Menu18displayCurrentMenuEv+0x370>)
 80014f0:	21b4      	movs	r1, #180	; 0xb4
 80014f2:	2046      	movs	r0, #70	; 0x46
 80014f4:	f001 fbd8 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 80014f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	f44f 7391 	mov.w	r3, #290	; 0x122
 8001502:	22dc      	movs	r2, #220	; 0xdc
 8001504:	21f0      	movs	r1, #240	; 0xf0
 8001506:	2014      	movs	r0, #20
 8001508:	f001 fb27 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 260, "Settings");
 800150c:	4ab6      	ldr	r2, [pc, #728]	; (80017e8 <_ZN4Menu18displayCurrentMenuEv+0x374>)
 800150e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001512:	2046      	movs	r0, #70	; 0x46
 8001514:	f001 fbc8 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		break;
 8001518:	e15b      	b.n	80017d2 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case singlePlayerOptionsScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 800151a:	2300      	movs	r3, #0
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001522:	22f0      	movs	r2, #240	; 0xf0
 8001524:	2100      	movs	r1, #0
 8001526:	2000      	movs	r0, #0
 8001528:	f001 fa70 	bl	8002a0c <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Single Player");
 800152c:	4aac      	ldr	r2, [pc, #688]	; (80017e0 <_ZN4Menu18displayCurrentMenuEv+0x36c>)
 800152e:	2128      	movs	r1, #40	; 0x28
 8001530:	2046      	movs	r0, #70	; 0x46
 8001532:	f001 fbb9 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 8001536:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	2382      	movs	r3, #130	; 0x82
 800153e:	22dc      	movs	r2, #220	; 0xdc
 8001540:	2150      	movs	r1, #80	; 0x50
 8001542:	2014      	movs	r0, #20
 8001544:	f001 fb09 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Vs Bot");
 8001548:	4aa8      	ldr	r2, [pc, #672]	; (80017ec <_ZN4Menu18displayCurrentMenuEv+0x378>)
 800154a:	2164      	movs	r1, #100	; 0x64
 800154c:	2046      	movs	r0, #70	; 0x46
 800154e:	f001 fbab 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 8001552:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	23d2      	movs	r3, #210	; 0xd2
 800155a:	22dc      	movs	r2, #220	; 0xdc
 800155c:	21a0      	movs	r1, #160	; 0xa0
 800155e:	2014      	movs	r0, #20
 8001560:	f001 fafb 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Vs Wall");
 8001564:	4aa2      	ldr	r2, [pc, #648]	; (80017f0 <_ZN4Menu18displayCurrentMenuEv+0x37c>)
 8001566:	21b4      	movs	r1, #180	; 0xb4
 8001568:	2046      	movs	r0, #70	; 0x46
 800156a:	f001 fb9d 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 800156e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	f44f 7391 	mov.w	r3, #290	; 0x122
 8001578:	22dc      	movs	r2, #220	; 0xdc
 800157a:	21f0      	movs	r1, #240	; 0xf0
 800157c:	2014      	movs	r0, #20
 800157e:	f001 faec 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(100, 260, "Back");
 8001582:	4a9c      	ldr	r2, [pc, #624]	; (80017f4 <_ZN4Menu18displayCurrentMenuEv+0x380>)
 8001584:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001588:	2064      	movs	r0, #100	; 0x64
 800158a:	f001 fb8d 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		break;
 800158e:	e120      	b.n	80017d2 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case settingsScreen:
		char resultsDisplay[10];
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 8001590:	2300      	movs	r3, #0
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001598:	22f0      	movs	r2, #240	; 0xf0
 800159a:	2100      	movs	r1, #0
 800159c:	2000      	movs	r0, #0
 800159e:	f001 fa35 	bl	8002a0c <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);

		//Victory Condition button
		LCD_DrawEmptyRectangle(20, 10, 220, 60, WHITE);
 80015a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	233c      	movs	r3, #60	; 0x3c
 80015aa:	22dc      	movs	r2, #220	; 0xdc
 80015ac:	210a      	movs	r1, #10
 80015ae:	2014      	movs	r0, #20
 80015b0:	f001 fad3 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(30, 30, "Victory Condition:");
 80015b4:	4a90      	ldr	r2, [pc, #576]	; (80017f8 <_ZN4Menu18displayCurrentMenuEv+0x384>)
 80015b6:	211e      	movs	r1, #30
 80015b8:	201e      	movs	r0, #30
 80015ba:	f001 fb75 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		sprintf(resultsDisplay, "%d", settings.getPointsNeeded());
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3308      	adds	r3, #8
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 ffac 	bl	8002520 <_ZN8Settings15getPointsNeededEv>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f107 0308 	add.w	r3, r7, #8
 80015ce:	498b      	ldr	r1, [pc, #556]	; (80017fc <_ZN4Menu18displayCurrentMenuEv+0x388>)
 80015d0:	4618      	mov	r0, r3
 80015d2:	f005 fb3f 	bl	8006c54 <siprintf>
		LCD_DrawString(180, 30, resultsDisplay);
 80015d6:	f107 0308 	add.w	r3, r7, #8
 80015da:	461a      	mov	r2, r3
 80015dc:	211e      	movs	r1, #30
 80015de:	20b4      	movs	r0, #180	; 0xb4
 80015e0:	f001 fb62 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>

		//Ball Speed Up Rate button
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 80015e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	2382      	movs	r3, #130	; 0x82
 80015ec:	22dc      	movs	r2, #220	; 0xdc
 80015ee:	2150      	movs	r1, #80	; 0x50
 80015f0:	2014      	movs	r0, #20
 80015f2:	f001 fab2 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(30, 100, "Ball Speed Up Rate:");
 80015f6:	4a82      	ldr	r2, [pc, #520]	; (8001800 <_ZN4Menu18displayCurrentMenuEv+0x38c>)
 80015f8:	2164      	movs	r1, #100	; 0x64
 80015fa:	201e      	movs	r0, #30
 80015fc:	f001 fb54 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		sprintf(resultsDisplay, "%d", settings.getBallSpeedIncreaseRate());
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3308      	adds	r3, #8
 8001604:	4618      	mov	r0, r3
 8001606:	f000 ffac 	bl	8002562 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 800160a:	4602      	mov	r2, r0
 800160c:	f107 0308 	add.w	r3, r7, #8
 8001610:	497a      	ldr	r1, [pc, #488]	; (80017fc <_ZN4Menu18displayCurrentMenuEv+0x388>)
 8001612:	4618      	mov	r0, r3
 8001614:	f005 fb1e 	bl	8006c54 <siprintf>
		LCD_DrawString(180, 100, resultsDisplay);
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	461a      	mov	r2, r3
 800161e:	2164      	movs	r1, #100	; 0x64
 8001620:	20b4      	movs	r0, #180	; 0xb4
 8001622:	f001 fb41 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>

		// Knockback button
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 8001626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	23d2      	movs	r3, #210	; 0xd2
 800162e:	22dc      	movs	r2, #220	; 0xdc
 8001630:	21a0      	movs	r1, #160	; 0xa0
 8001632:	2014      	movs	r0, #20
 8001634:	f001 fa91 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(30, 180, "Knockback:");
 8001638:	4a72      	ldr	r2, [pc, #456]	; (8001804 <_ZN4Menu18displayCurrentMenuEv+0x390>)
 800163a:	21b4      	movs	r1, #180	; 0xb4
 800163c:	201e      	movs	r0, #30
 800163e:	f001 fb33 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		if (settings.getKnockback()) {
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3308      	adds	r3, #8
 8001646:	4618      	mov	r0, r3
 8001648:	f000 ffa6 	bl	8002598 <_ZN8Settings12getKnockbackEv>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d005      	beq.n	800165e <_ZN4Menu18displayCurrentMenuEv+0x1ea>
			LCD_DrawString(180, 180, "ON");
 8001652:	4a6d      	ldr	r2, [pc, #436]	; (8001808 <_ZN4Menu18displayCurrentMenuEv+0x394>)
 8001654:	21b4      	movs	r1, #180	; 0xb4
 8001656:	20b4      	movs	r0, #180	; 0xb4
 8001658:	f001 fb26 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
 800165c:	e004      	b.n	8001668 <_ZN4Menu18displayCurrentMenuEv+0x1f4>
		} else {
			LCD_DrawString(180, 180, "OFF");
 800165e:	4a6b      	ldr	r2, [pc, #428]	; (800180c <_ZN4Menu18displayCurrentMenuEv+0x398>)
 8001660:	21b4      	movs	r1, #180	; 0xb4
 8001662:	20b4      	movs	r0, #180	; 0xb4
 8001664:	f001 fb20 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		}

		// Back button
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8001668:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8001672:	22dc      	movs	r2, #220	; 0xdc
 8001674:	21f0      	movs	r1, #240	; 0xf0
 8001676:	2014      	movs	r0, #20
 8001678:	f001 fa6f 	bl	8002b5a <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(100, 260, "Back");
 800167c:	4a5d      	ldr	r2, [pc, #372]	; (80017f4 <_ZN4Menu18displayCurrentMenuEv+0x380>)
 800167e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001682:	2064      	movs	r0, #100	; 0x64
 8001684:	f001 fb10 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		break;
 8001688:	e0a3      	b.n	80017d2 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case vsBotGame:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 800168a:	2300      	movs	r3, #0
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001692:	22f0      	movs	r2, #240	; 0xf0
 8001694:	2100      	movs	r1, #0
 8001696:	2000      	movs	r0, #0
 8001698:	f001 f9b8 	bl	8002a0c <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		for (int i=0; i <= wallWidith; i++) {
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	2b03      	cmp	r3, #3
 80016a4:	dc21      	bgt.n	80016ea <_ZN4Menu18displayCurrentMenuEv+0x276>
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN + i,
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	b298      	uxth	r0, r3
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80016b8:	2100      	movs	r1, #0
 80016ba:	f001 f9ca 	bl	8002a52 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_Start_PAGE, LCD_DispWindow_Start_COLUMN + i,
					LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_COLUMN - i, LCD_DispWindow_Start_PAGE,
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80016c6:	b298      	uxth	r0, r3
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80016dc:	2100      	movs	r1, #0
 80016de:	f001 f9b8 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		for (int i=0; i <= wallWidith; i++) {
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3301      	adds	r3, #1
 80016e6:	61fb      	str	r3, [r7, #28]
 80016e8:	e7da      	b.n	80016a0 <_ZN4Menu18displayCurrentMenuEv+0x22c>
					LCD_DispWindow_COLUMN - i, LCD_DispWindow_PAGE, WHITE);
		}
		LCD_DrawNet();
 80016ea:	f001 fcb0 	bl	800304e <_Z11LCD_DrawNetv>
		break;
 80016ee:	e070      	b.n	80017d2 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case vsWallGame:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80016f0:	2300      	movs	r3, #0
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80016f8:	22f0      	movs	r2, #240	; 0xf0
 80016fa:	2100      	movs	r1, #0
 80016fc:	2000      	movs	r0, #0
 80016fe:	f001 f985 	bl	8002a0c <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);

		for (int i=0; i <= wallWidith; i++) {
 8001702:	2300      	movs	r3, #0
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	2b03      	cmp	r3, #3
 800170a:	dc2c      	bgt.n	8001766 <_ZN4Menu18displayCurrentMenuEv+0x2f2>
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN + i,
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	b298      	uxth	r0, r3
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	b29a      	uxth	r2, r3
 8001714:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800171e:	2100      	movs	r1, #0
 8001720:	f001 f997 	bl	8002a52 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_Start_PAGE, LCD_DispWindow_Start_COLUMN + i,
					LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_COLUMN - i, LCD_DispWindow_Start_PAGE,
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	b29b      	uxth	r3, r3
 8001728:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800172c:	b298      	uxth	r0, r3
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	b29b      	uxth	r3, r3
 8001732:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001736:	b29a      	uxth	r2, r3
 8001738:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001742:	2100      	movs	r1, #0
 8001744:	f001 f985 	bl	8002a52 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_COLUMN - i, LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN,
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	b299      	uxth	r1, r3
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	b29b      	uxth	r3, r3
 8001750:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001754:	9200      	str	r2, [sp, #0]
 8001756:	22f0      	movs	r2, #240	; 0xf0
 8001758:	2000      	movs	r0, #0
 800175a:	f001 f97a 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		for (int i=0; i <= wallWidith; i++) {
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	3301      	adds	r3, #1
 8001762:	61bb      	str	r3, [r7, #24]
 8001764:	e7cf      	b.n	8001706 <_ZN4Menu18displayCurrentMenuEv+0x292>
					LCD_DispWindow_Start_PAGE + i, LCD_DispWindow_COLUMN,
					LCD_DispWindow_Start_PAGE + i, WHITE);
		}
		LCD_DrawNet();
 8001766:	f001 fc72 	bl	800304e <_Z11LCD_DrawNetv>
		break;
 800176a:	e032      	b.n	80017d2 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case twoPlayersGame:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 800176c:	2300      	movs	r3, #0
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001774:	22f0      	movs	r2, #240	; 0xf0
 8001776:	2100      	movs	r1, #0
 8001778:	2000      	movs	r0, #0
 800177a:	f001 f947 	bl	8002a0c <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		for (int i=0; i <= wallWidith; i++) {
 800177e:	2300      	movs	r3, #0
 8001780:	617b      	str	r3, [r7, #20]
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	2b03      	cmp	r3, #3
 8001786:	dc21      	bgt.n	80017cc <_ZN4Menu18displayCurrentMenuEv+0x358>
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN + i,
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	b298      	uxth	r0, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	b29a      	uxth	r2, r3
 8001790:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800179a:	2100      	movs	r1, #0
 800179c:	f001 f959 	bl	8002a52 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_Start_PAGE, LCD_DispWindow_Start_COLUMN + i,
					LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_COLUMN - i, LCD_DispWindow_Start_PAGE,
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80017a8:	b298      	uxth	r0, r3
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80017be:	2100      	movs	r1, #0
 80017c0:	f001 f947 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		for (int i=0; i <= wallWidith; i++) {
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	3301      	adds	r3, #1
 80017c8:	617b      	str	r3, [r7, #20]
 80017ca:	e7da      	b.n	8001782 <_ZN4Menu18displayCurrentMenuEv+0x30e>
					LCD_DispWindow_COLUMN - i, LCD_DispWindow_PAGE, WHITE);
		}
		LCD_DrawNet();
 80017cc:	f001 fc3f 	bl	800304e <_Z11LCD_DrawNetv>
		break;
 80017d0:	bf00      	nop
	default:
		;
	}
}
 80017d2:	bf00      	nop
 80017d4:	3720      	adds	r7, #32
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	080073a4 	.word	0x080073a4
 80017e0:	080073b4 	.word	0x080073b4
 80017e4:	080073c4 	.word	0x080073c4
 80017e8:	080073d0 	.word	0x080073d0
 80017ec:	080073dc 	.word	0x080073dc
 80017f0:	080073e4 	.word	0x080073e4
 80017f4:	080073ec 	.word	0x080073ec
 80017f8:	080073f4 	.word	0x080073f4
 80017fc:	08007408 	.word	0x08007408
 8001800:	0800740c 	.word	0x0800740c
 8001804:	08007420 	.word	0x08007420
 8001808:	0800742c 	.word	0x0800742c
 800180c:	08007430 	.word	0x08007430

08001810 <_ZN4Menu14setCurrentMenuEi>:
void Menu::setCurrentMenu(int menu) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
	currentMenu = menu;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	605a      	str	r2, [r3, #4]
	displayCurrentMenu();
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff fe27 	bl	8001474 <_ZN4Menu18displayCurrentMenuEv>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <_ZN4Menu16onClickListienerEv>:
// TODO onClickListiener
void Menu::onClickListiener() {
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	strType_XPT2046_Coordinate strDisplayCoordinate;
	if (!XPT2046_Get_TouchedPoint(&strDisplayCoordinate,
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	498d      	ldr	r1, [pc, #564]	; (8001a74 <_ZN4Menu16onClickListienerEv+0x244>)
 800183e:	4618      	mov	r0, r3
 8001840:	f002 fbc0 	bl	8003fc4 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	bf0c      	ite	eq
 800184a:	2301      	moveq	r3, #1
 800184c:	2300      	movne	r3, #0
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	f040 8105 	bne.w	8001a60 <_ZN4Menu16onClickListienerEv+0x230>
			&strXPT2046_TouchPara)) {
		return;
	}
	switch (currentMenu) {
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d073      	beq.n	8001946 <_ZN4Menu16onClickListienerEv+0x116>
 800185e:	2b02      	cmp	r3, #2
 8001860:	f300 8105 	bgt.w	8001a6e <_ZN4Menu16onClickListienerEv+0x23e>
 8001864:	2b00      	cmp	r3, #0
 8001866:	d002      	beq.n	800186e <_ZN4Menu16onClickListienerEv+0x3e>
 8001868:	2b01      	cmp	r3, #1
 800186a:	d036      	beq.n	80018da <_ZN4Menu16onClickListienerEv+0xaa>
 800186c:	e0ff      	b.n	8001a6e <_ZN4Menu16onClickListienerEv+0x23e>
	case homeScreen:
		if (((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130))
 800186e:	8afb      	ldrh	r3, [r7, #22]
 8001870:	2b50      	cmp	r3, #80	; 0x50
 8001872:	d90c      	bls.n	800188e <_ZN4Menu16onClickListienerEv+0x5e>
 8001874:	8afb      	ldrh	r3, [r7, #22]
 8001876:	2b81      	cmp	r3, #129	; 0x81
 8001878:	d809      	bhi.n	800188e <_ZN4Menu16onClickListienerEv+0x5e>
				&& ((strDisplayCoordinate.x > 20)
 800187a:	8abb      	ldrh	r3, [r7, #20]
 800187c:	2b14      	cmp	r3, #20
 800187e:	d906      	bls.n	800188e <_ZN4Menu16onClickListienerEv+0x5e>
						&& (strDisplayCoordinate.x < 220))) {
 8001880:	8abb      	ldrh	r3, [r7, #20]
 8001882:	2bdb      	cmp	r3, #219	; 0xdb
 8001884:	d803      	bhi.n	800188e <_ZN4Menu16onClickListienerEv+0x5e>
			setCurrentMenu(singlePlayerOptionsScreen);
 8001886:	2101      	movs	r1, #1
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff ffc1 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 160) && (strDisplayCoordinate.y < 210))
 800188e:	8afb      	ldrh	r3, [r7, #22]
 8001890:	2ba0      	cmp	r3, #160	; 0xa0
 8001892:	d90c      	bls.n	80018ae <_ZN4Menu16onClickListienerEv+0x7e>
 8001894:	8afb      	ldrh	r3, [r7, #22]
 8001896:	2bd1      	cmp	r3, #209	; 0xd1
 8001898:	d809      	bhi.n	80018ae <_ZN4Menu16onClickListienerEv+0x7e>
				&& ((strDisplayCoordinate.x > 20)
 800189a:	8abb      	ldrh	r3, [r7, #20]
 800189c:	2b14      	cmp	r3, #20
 800189e:	d906      	bls.n	80018ae <_ZN4Menu16onClickListienerEv+0x7e>
						&& (strDisplayCoordinate.x < 220))) {
 80018a0:	8abb      	ldrh	r3, [r7, #20]
 80018a2:	2bdb      	cmp	r3, #219	; 0xdb
 80018a4:	d803      	bhi.n	80018ae <_ZN4Menu16onClickListienerEv+0x7e>
			setCurrentMenu(twoPlayersGame);
 80018a6:	2105      	movs	r1, #5
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ffb1 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 240) && (strDisplayCoordinate.y < 290))
 80018ae:	8afb      	ldrh	r3, [r7, #22]
 80018b0:	2bf0      	cmp	r3, #240	; 0xf0
 80018b2:	f240 80d7 	bls.w	8001a64 <_ZN4Menu16onClickListienerEv+0x234>
 80018b6:	8afb      	ldrh	r3, [r7, #22]
 80018b8:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 80018bc:	f080 80d2 	bcs.w	8001a64 <_ZN4Menu16onClickListienerEv+0x234>
				&& ((strDisplayCoordinate.x > 20)
 80018c0:	8abb      	ldrh	r3, [r7, #20]
 80018c2:	2b14      	cmp	r3, #20
 80018c4:	f240 80ce 	bls.w	8001a64 <_ZN4Menu16onClickListienerEv+0x234>
						&& (strDisplayCoordinate.x < 220))) {
 80018c8:	8abb      	ldrh	r3, [r7, #20]
 80018ca:	2bdb      	cmp	r3, #219	; 0xdb
 80018cc:	f200 80ca 	bhi.w	8001a64 <_ZN4Menu16onClickListienerEv+0x234>
			setCurrentMenu(settingsScreen);
 80018d0:	2102      	movs	r1, #2
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f7ff ff9c 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}

		break;
 80018d8:	e0c4      	b.n	8001a64 <_ZN4Menu16onClickListienerEv+0x234>
	case singlePlayerOptionsScreen:
		if (((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130))
 80018da:	8afb      	ldrh	r3, [r7, #22]
 80018dc:	2b50      	cmp	r3, #80	; 0x50
 80018de:	d90c      	bls.n	80018fa <_ZN4Menu16onClickListienerEv+0xca>
 80018e0:	8afb      	ldrh	r3, [r7, #22]
 80018e2:	2b81      	cmp	r3, #129	; 0x81
 80018e4:	d809      	bhi.n	80018fa <_ZN4Menu16onClickListienerEv+0xca>
				&& ((strDisplayCoordinate.x > 20)
 80018e6:	8abb      	ldrh	r3, [r7, #20]
 80018e8:	2b14      	cmp	r3, #20
 80018ea:	d906      	bls.n	80018fa <_ZN4Menu16onClickListienerEv+0xca>
						&& (strDisplayCoordinate.x < 220))) {
 80018ec:	8abb      	ldrh	r3, [r7, #20]
 80018ee:	2bdb      	cmp	r3, #219	; 0xdb
 80018f0:	d803      	bhi.n	80018fa <_ZN4Menu16onClickListienerEv+0xca>
			setCurrentMenu(vsBotGame);
 80018f2:	2103      	movs	r1, #3
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff ff8b 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 160) && (strDisplayCoordinate.y < 210))
 80018fa:	8afb      	ldrh	r3, [r7, #22]
 80018fc:	2ba0      	cmp	r3, #160	; 0xa0
 80018fe:	d90c      	bls.n	800191a <_ZN4Menu16onClickListienerEv+0xea>
 8001900:	8afb      	ldrh	r3, [r7, #22]
 8001902:	2bd1      	cmp	r3, #209	; 0xd1
 8001904:	d809      	bhi.n	800191a <_ZN4Menu16onClickListienerEv+0xea>
				&& ((strDisplayCoordinate.x > 20)
 8001906:	8abb      	ldrh	r3, [r7, #20]
 8001908:	2b14      	cmp	r3, #20
 800190a:	d906      	bls.n	800191a <_ZN4Menu16onClickListienerEv+0xea>
						&& (strDisplayCoordinate.x < 220))) {
 800190c:	8abb      	ldrh	r3, [r7, #20]
 800190e:	2bdb      	cmp	r3, #219	; 0xdb
 8001910:	d803      	bhi.n	800191a <_ZN4Menu16onClickListienerEv+0xea>
			setCurrentMenu(vsWallGame);
 8001912:	2104      	movs	r1, #4
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff ff7b 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 240) && (strDisplayCoordinate.y < 290))
 800191a:	8afb      	ldrh	r3, [r7, #22]
 800191c:	2bf0      	cmp	r3, #240	; 0xf0
 800191e:	f240 80a3 	bls.w	8001a68 <_ZN4Menu16onClickListienerEv+0x238>
 8001922:	8afb      	ldrh	r3, [r7, #22]
 8001924:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8001928:	f080 809e 	bcs.w	8001a68 <_ZN4Menu16onClickListienerEv+0x238>
				&& ((strDisplayCoordinate.x > 20)
 800192c:	8abb      	ldrh	r3, [r7, #20]
 800192e:	2b14      	cmp	r3, #20
 8001930:	f240 809a 	bls.w	8001a68 <_ZN4Menu16onClickListienerEv+0x238>
						&& (strDisplayCoordinate.x < 220))) {
 8001934:	8abb      	ldrh	r3, [r7, #20]
 8001936:	2bdb      	cmp	r3, #219	; 0xdb
 8001938:	f200 8096 	bhi.w	8001a68 <_ZN4Menu16onClickListienerEv+0x238>
			setCurrentMenu(homeScreen);
 800193c:	2100      	movs	r1, #0
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ff66 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}
		break;
 8001944:	e090      	b.n	8001a68 <_ZN4Menu16onClickListienerEv+0x238>
	case settingsScreen:
		char resultsDisplay[10];

		//Victory Condition button listener
		if (((strDisplayCoordinate.y > 10) && (strDisplayCoordinate.y < 60))
 8001946:	8afb      	ldrh	r3, [r7, #22]
 8001948:	2b0a      	cmp	r3, #10
 800194a:	d925      	bls.n	8001998 <_ZN4Menu16onClickListienerEv+0x168>
 800194c:	8afb      	ldrh	r3, [r7, #22]
 800194e:	2b3b      	cmp	r3, #59	; 0x3b
 8001950:	d822      	bhi.n	8001998 <_ZN4Menu16onClickListienerEv+0x168>
				&& ((strDisplayCoordinate.x > 20)
 8001952:	8abb      	ldrh	r3, [r7, #20]
 8001954:	2b14      	cmp	r3, #20
 8001956:	d91f      	bls.n	8001998 <_ZN4Menu16onClickListienerEv+0x168>
						&& (strDisplayCoordinate.x < 220))) {
 8001958:	8abb      	ldrh	r3, [r7, #20]
 800195a:	2bdb      	cmp	r3, #219	; 0xdb
 800195c:	d81c      	bhi.n	8001998 <_ZN4Menu16onClickListienerEv+0x168>
			settings.setPointsNeeded();
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3308      	adds	r3, #8
 8001962:	4618      	mov	r0, r3
 8001964:	f000 fdc6 	bl	80024f4 <_ZN8Settings15setPointsNeededEv>
			sprintf(resultsDisplay, "%d", settings.getPointsNeeded());
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3308      	adds	r3, #8
 800196c:	4618      	mov	r0, r3
 800196e:	f000 fdd7 	bl	8002520 <_ZN8Settings15getPointsNeededEv>
 8001972:	4602      	mov	r2, r0
 8001974:	f107 0308 	add.w	r3, r7, #8
 8001978:	493f      	ldr	r1, [pc, #252]	; (8001a78 <_ZN4Menu16onClickListienerEv+0x248>)
 800197a:	4618      	mov	r0, r3
 800197c:	f005 f96a 	bl	8006c54 <siprintf>
			LCD_DrawString(180, 30, "   ");
 8001980:	4a3e      	ldr	r2, [pc, #248]	; (8001a7c <_ZN4Menu16onClickListienerEv+0x24c>)
 8001982:	211e      	movs	r1, #30
 8001984:	20b4      	movs	r0, #180	; 0xb4
 8001986:	f001 f98f 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
			LCD_DrawString(180, 30, resultsDisplay);
 800198a:	f107 0308 	add.w	r3, r7, #8
 800198e:	461a      	mov	r2, r3
 8001990:	211e      	movs	r1, #30
 8001992:	20b4      	movs	r0, #180	; 0xb4
 8001994:	f001 f988 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		}

		//Ball Speed Up Rate button listener
		if (((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130))
 8001998:	8afb      	ldrh	r3, [r7, #22]
 800199a:	2b50      	cmp	r3, #80	; 0x50
 800199c:	d925      	bls.n	80019ea <_ZN4Menu16onClickListienerEv+0x1ba>
 800199e:	8afb      	ldrh	r3, [r7, #22]
 80019a0:	2b81      	cmp	r3, #129	; 0x81
 80019a2:	d822      	bhi.n	80019ea <_ZN4Menu16onClickListienerEv+0x1ba>
				&& ((strDisplayCoordinate.x > 20)
 80019a4:	8abb      	ldrh	r3, [r7, #20]
 80019a6:	2b14      	cmp	r3, #20
 80019a8:	d91f      	bls.n	80019ea <_ZN4Menu16onClickListienerEv+0x1ba>
						&& (strDisplayCoordinate.x < 220))) {
 80019aa:	8abb      	ldrh	r3, [r7, #20]
 80019ac:	2bdb      	cmp	r3, #219	; 0xdb
 80019ae:	d81c      	bhi.n	80019ea <_ZN4Menu16onClickListienerEv+0x1ba>
			settings.setBallSpeedIncreaseRate();
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3308      	adds	r3, #8
 80019b4:	4618      	mov	r0, r3
 80019b6:	f000 fdbe 	bl	8002536 <_ZN8Settings24setBallSpeedIncreaseRateEv>
			sprintf(resultsDisplay, "%d",
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	3308      	adds	r3, #8
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 fdcf 	bl	8002562 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 80019c4:	4602      	mov	r2, r0
 80019c6:	f107 0308 	add.w	r3, r7, #8
 80019ca:	492b      	ldr	r1, [pc, #172]	; (8001a78 <_ZN4Menu16onClickListienerEv+0x248>)
 80019cc:	4618      	mov	r0, r3
 80019ce:	f005 f941 	bl	8006c54 <siprintf>
					settings.getBallSpeedIncreaseRate());
			LCD_DrawString(180, 100, "    ");
 80019d2:	4a2b      	ldr	r2, [pc, #172]	; (8001a80 <_ZN4Menu16onClickListienerEv+0x250>)
 80019d4:	2164      	movs	r1, #100	; 0x64
 80019d6:	20b4      	movs	r0, #180	; 0xb4
 80019d8:	f001 f966 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
			LCD_DrawString(180, 100, resultsDisplay);
 80019dc:	f107 0308 	add.w	r3, r7, #8
 80019e0:	461a      	mov	r2, r3
 80019e2:	2164      	movs	r1, #100	; 0x64
 80019e4:	20b4      	movs	r0, #180	; 0xb4
 80019e6:	f001 f95f 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
		}

		// Knockback button listener
		if (((strDisplayCoordinate.y > 160) && (strDisplayCoordinate.y < 210))
 80019ea:	8afb      	ldrh	r3, [r7, #22]
 80019ec:	2ba0      	cmp	r3, #160	; 0xa0
 80019ee:	d925      	bls.n	8001a3c <_ZN4Menu16onClickListienerEv+0x20c>
 80019f0:	8afb      	ldrh	r3, [r7, #22]
 80019f2:	2bd1      	cmp	r3, #209	; 0xd1
 80019f4:	d822      	bhi.n	8001a3c <_ZN4Menu16onClickListienerEv+0x20c>
				&& ((strDisplayCoordinate.x > 20)
 80019f6:	8abb      	ldrh	r3, [r7, #20]
 80019f8:	2b14      	cmp	r3, #20
 80019fa:	d91f      	bls.n	8001a3c <_ZN4Menu16onClickListienerEv+0x20c>
						&& (strDisplayCoordinate.x < 220))) {
 80019fc:	8abb      	ldrh	r3, [r7, #20]
 80019fe:	2bdb      	cmp	r3, #219	; 0xdb
 8001a00:	d81c      	bhi.n	8001a3c <_ZN4Menu16onClickListienerEv+0x20c>
			settings.setKnockback();
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	3308      	adds	r3, #8
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 fdb6 	bl	8002578 <_ZN8Settings12setKnockbackEv>
			LCD_DrawString(180, 180, "   ");
 8001a0c:	4a1b      	ldr	r2, [pc, #108]	; (8001a7c <_ZN4Menu16onClickListienerEv+0x24c>)
 8001a0e:	21b4      	movs	r1, #180	; 0xb4
 8001a10:	20b4      	movs	r0, #180	; 0xb4
 8001a12:	f001 f949 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
			if (settings.getKnockback()) {
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	3308      	adds	r3, #8
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 fdbc 	bl	8002598 <_ZN8Settings12getKnockbackEv>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d005      	beq.n	8001a32 <_ZN4Menu16onClickListienerEv+0x202>
				LCD_DrawString(180, 180, "ON");
 8001a26:	4a17      	ldr	r2, [pc, #92]	; (8001a84 <_ZN4Menu16onClickListienerEv+0x254>)
 8001a28:	21b4      	movs	r1, #180	; 0xb4
 8001a2a:	20b4      	movs	r0, #180	; 0xb4
 8001a2c:	f001 f93c 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
 8001a30:	e004      	b.n	8001a3c <_ZN4Menu16onClickListienerEv+0x20c>
			} else {
				LCD_DrawString(180, 180, "OFF");
 8001a32:	4a15      	ldr	r2, [pc, #84]	; (8001a88 <_ZN4Menu16onClickListienerEv+0x258>)
 8001a34:	21b4      	movs	r1, #180	; 0xb4
 8001a36:	20b4      	movs	r0, #180	; 0xb4
 8001a38:	f001 f936 	bl	8002ca8 <_Z14LCD_DrawStringttPKc>
			}
		}

		// Back button listener
		if (((strDisplayCoordinate.y > 240) && (strDisplayCoordinate.y < 290))
 8001a3c:	8afb      	ldrh	r3, [r7, #22]
 8001a3e:	2bf0      	cmp	r3, #240	; 0xf0
 8001a40:	d914      	bls.n	8001a6c <_ZN4Menu16onClickListienerEv+0x23c>
 8001a42:	8afb      	ldrh	r3, [r7, #22]
 8001a44:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8001a48:	d210      	bcs.n	8001a6c <_ZN4Menu16onClickListienerEv+0x23c>
				&& ((strDisplayCoordinate.x > 20)
 8001a4a:	8abb      	ldrh	r3, [r7, #20]
 8001a4c:	2b14      	cmp	r3, #20
 8001a4e:	d90d      	bls.n	8001a6c <_ZN4Menu16onClickListienerEv+0x23c>
						&& (strDisplayCoordinate.x < 220))) {
 8001a50:	8abb      	ldrh	r3, [r7, #20]
 8001a52:	2bdb      	cmp	r3, #219	; 0xdb
 8001a54:	d80a      	bhi.n	8001a6c <_ZN4Menu16onClickListienerEv+0x23c>
			setCurrentMenu(homeScreen);
 8001a56:	2100      	movs	r1, #0
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff fed9 	bl	8001810 <_ZN4Menu14setCurrentMenuEi>
		}
		break;
 8001a5e:	e005      	b.n	8001a6c <_ZN4Menu16onClickListienerEv+0x23c>
		return;
 8001a60:	bf00      	nop
 8001a62:	e004      	b.n	8001a6e <_ZN4Menu16onClickListienerEv+0x23e>
		break;
 8001a64:	bf00      	nop
 8001a66:	e002      	b.n	8001a6e <_ZN4Menu16onClickListienerEv+0x23e>
		break;
 8001a68:	bf00      	nop
 8001a6a:	e000      	b.n	8001a6e <_ZN4Menu16onClickListienerEv+0x23e>
		break;
 8001a6c:	bf00      	nop
	default:
		;
	}
}
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000008 	.word	0x20000008
 8001a78:	08007408 	.word	0x08007408
 8001a7c:	08007434 	.word	0x08007434
 8001a80:	08007438 	.word	0x08007438
 8001a84:	0800742c 	.word	0x0800742c
 8001a88:	08007430 	.word	0x08007430

08001a8c <_ZN4MenuD1Ev>:
Menu::~Menu() {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	4a06      	ldr	r2, [pc, #24]	; (8001ab0 <_ZN4MenuD1Ev+0x24>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	3308      	adds	r3, #8
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 fd86 	bl	80025b0 <_ZN8SettingsD1Ev>
}
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	08007468 	.word	0x08007468

08001ab4 <_ZN4MenuD0Ev>:
Menu::~Menu() {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
}
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ffe5 	bl	8001a8c <_ZN4MenuD1Ev>
 8001ac2:	2118      	movs	r1, #24
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f004 ff9b 	bl	8006a00 <_ZdlPvj>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_ZN6PlayerC1Ei>:
#include <Player.h>
#include "lcd.h"


Player::Player(int playerNumber) :
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
		score(playerNumber) {
 8001ade:	4a0f      	ldr	r2, [pc, #60]	; (8001b1c <_ZN6PlayerC1Ei+0x48>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3314      	adds	r3, #20
 8001ae8:	6839      	ldr	r1, [r7, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f894 	bl	8001c18 <_ZN5ScoreC1Ei>
	this->playerNumber = playerNumber;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	605a      	str	r2, [r3, #4]
	resetX();
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 f812 	bl	8001b20 <_ZN6Player6resetXEv>
	if (playerNumber == Player::player1) {
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d104      	bne.n	8001b0c <_ZN6PlayerC1Ei+0x38>
		y = player1YAxis;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	e002      	b.n	8001b12 <_ZN6PlayerC1Ei+0x3e>
	} else {
		y = player2YAxis - playerHeight; // - height to get top left pixel
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	220f      	movs	r2, #15
 8001b10:	60da      	str	r2, [r3, #12]
	}
}
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	08007478 	.word	0x08007478

08001b20 <_ZN6Player6resetXEv>:
void Player::resetX(){
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	x = (LCD_DispWindow_COLUMN/2)-(playerWidith/2); // center position
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2262      	movs	r2, #98	; 0x62
 8001b2c:	609a      	str	r2, [r3, #8]
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <_ZN6Player4setXEi>:
int Player::getPlayerNumber() {
	return playerNumber;
}
void Player::setX(int x) {
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
	this->x = x;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	609a      	str	r2, [r3, #8]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr

08001b52 <_ZN6Player4getXEv>:
int Player::getX() {
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
	return x;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <_ZN6Player4getYEv>:
void Player::setY(int y) {
	this->y = y;
}
int Player::getY() {
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	return y;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr

08001b7e <_ZN6Player20setADC_HandleTypeDefEP19__ADC_HandleTypeDef>:
void Player::setADC_HandleTypeDef(ADC_HandleTypeDef *hadc){
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	6039      	str	r1, [r7, #0]
	this->hadc = hadc;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	611a      	str	r2, [r3, #16]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <_ZN6Player11findAndSetXEv>:
void Player::findAndSetX(){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	int ADCValueInt;
		HAL_ADC_Start(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f002 fc2f 	bl	8004408 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(hadc, 1000);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fcd6 	bl	8004564 <HAL_ADC_PollForConversion>
		playerNumber;
		ADCValueInt = HAL_ADC_GetValue(hadc);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f002 fdd7 	bl	8004770 <HAL_ADC_GetValue>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	60fb      	str	r3, [r7, #12]
		ADCValueInt;
		//TODO this->x = ADCValueInt; // Change the value of x to wallWidith to (LCD_DispWindow_COLUMN-wallWidith-playerWidith)
		//In more human language, The x=3 means player is touching the left wall. x=192 means player is touching the right wall.
		//The goal is to translate ADCValueInt into a value between 3 to 192.
}
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <_ZN6PlayerD1Ev>:
Player::~Player() {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	4a06      	ldr	r2, [pc, #24]	; (8001bf4 <_ZN6PlayerD1Ev+0x24>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3314      	adds	r3, #20
 8001be2:	4618      	mov	r0, r3
 8001be4:	f000 fc4e 	bl	8002484 <_ZN5ScoreD1Ev>
}
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	08007478 	.word	0x08007478

08001bf8 <_ZN6PlayerD0Ev>:
Player::~Player() {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
}
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff ffe5 	bl	8001bd0 <_ZN6PlayerD1Ev>
 8001c06:	2120      	movs	r1, #32
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f004 fef9 	bl	8006a00 <_ZdlPvj>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_ZN5ScoreC1Ei>:
#include <Score.h>
#include "main.h"
#include <Player.h>
Score::Score(int playerNumber) {
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
 8001c22:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <_ZN5ScoreC1Ei+0x28>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	this->playerNumber = playerNumber;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	609a      	str	r2, [r3, #8]
	point = 0;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	605a      	str	r2, [r3, #4]
}
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr
 8001c40:	08007488 	.word	0x08007488

08001c44 <_ZN5Score8getPointEv>:
int Score::getPoint() {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	return point;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr
	...

08001c5c <_ZN5Score12displayPointEv>:
void Score::displayPoint() {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
	if (playerNumber == Player::player1) {
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f040 81af 	bne.w	8001fcc <_ZN5Score12displayPointEv+0x370>
		switch (point) {
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b09      	cmp	r3, #9
 8001c74:	f200 8180 	bhi.w	8001f78 <_ZN5Score12displayPointEv+0x31c>
 8001c78:	a201      	add	r2, pc, #4	; (adr r2, 8001c80 <_ZN5Score12displayPointEv+0x24>)
 8001c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7e:	bf00      	nop
 8001c80:	08001ca9 	.word	0x08001ca9
 8001c84:	08001cf1 	.word	0x08001cf1
 8001c88:	08001d39 	.word	0x08001d39
 8001c8c:	08001d81 	.word	0x08001d81
 8001c90:	08001dc9 	.word	0x08001dc9
 8001c94:	08001e11 	.word	0x08001e11
 8001c98:	08001e59 	.word	0x08001e59
 8001c9c:	08001ea1 	.word	0x08001ea1
 8001ca0:	08001ee9 	.word	0x08001ee9
 8001ca4:	08001f31 	.word	0x08001f31
		case 0:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2120      	movs	r1, #32
 8001cac:	48c4      	ldr	r0, [pc, #784]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001cae:	f003 fa66 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2110      	movs	r1, #16
 8001cb6:	48c3      	ldr	r0, [pc, #780]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001cb8:	f003 fa61 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2110      	movs	r1, #16
 8001cc0:	48c1      	ldr	r0, [pc, #772]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001cc2:	f003 fa5c 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2120      	movs	r1, #32
 8001cca:	48bf      	ldr	r0, [pc, #764]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001ccc:	f003 fa57 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2180      	movs	r1, #128	; 0x80
 8001cd4:	48bc      	ldr	r0, [pc, #752]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001cd6:	f003 fa52 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2140      	movs	r1, #64	; 0x40
 8001cde:	48b8      	ldr	r0, [pc, #736]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001ce0:	f003 fa4d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	2140      	movs	r1, #64	; 0x40
 8001ce8:	48b7      	ldr	r0, [pc, #732]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001cea:	f003 fa48 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001cee:	e350      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 1:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	2120      	movs	r1, #32
 8001cf4:	48b2      	ldr	r0, [pc, #712]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001cf6:	f003 fa42 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2110      	movs	r1, #16
 8001cfe:	48b1      	ldr	r0, [pc, #708]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001d00:	f003 fa3d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2110      	movs	r1, #16
 8001d08:	48af      	ldr	r0, [pc, #700]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d0a:	f003 fa38 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8001d0e:	2201      	movs	r2, #1
 8001d10:	2120      	movs	r1, #32
 8001d12:	48ad      	ldr	r0, [pc, #692]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d14:	f003 fa33 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001d18:	2201      	movs	r2, #1
 8001d1a:	2180      	movs	r1, #128	; 0x80
 8001d1c:	48aa      	ldr	r0, [pc, #680]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d1e:	f003 fa2e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8001d22:	2201      	movs	r2, #1
 8001d24:	2140      	movs	r1, #64	; 0x40
 8001d26:	48a6      	ldr	r0, [pc, #664]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001d28:	f003 fa29 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	2140      	movs	r1, #64	; 0x40
 8001d30:	48a5      	ldr	r0, [pc, #660]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d32:	f003 fa24 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001d36:	e32c      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 2:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2120      	movs	r1, #32
 8001d3c:	48a0      	ldr	r0, [pc, #640]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001d3e:	f003 fa1e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2110      	movs	r1, #16
 8001d46:	489f      	ldr	r0, [pc, #636]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001d48:	f003 fa19 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	2110      	movs	r1, #16
 8001d50:	489d      	ldr	r0, [pc, #628]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d52:	f003 fa14 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2120      	movs	r1, #32
 8001d5a:	489b      	ldr	r0, [pc, #620]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d5c:	f003 fa0f 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8001d60:	2200      	movs	r2, #0
 8001d62:	2180      	movs	r1, #128	; 0x80
 8001d64:	4898      	ldr	r0, [pc, #608]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d66:	f003 fa0a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	2140      	movs	r1, #64	; 0x40
 8001d6e:	4894      	ldr	r0, [pc, #592]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001d70:	f003 fa05 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001d74:	2200      	movs	r2, #0
 8001d76:	2140      	movs	r1, #64	; 0x40
 8001d78:	4893      	ldr	r0, [pc, #588]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d7a:	f003 fa00 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001d7e:	e308      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 3:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001d80:	2200      	movs	r2, #0
 8001d82:	2120      	movs	r1, #32
 8001d84:	488e      	ldr	r0, [pc, #568]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001d86:	f003 f9fa 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2110      	movs	r1, #16
 8001d8e:	488d      	ldr	r0, [pc, #564]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001d90:	f003 f9f5 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2110      	movs	r1, #16
 8001d98:	488b      	ldr	r0, [pc, #556]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001d9a:	f003 f9f0 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2120      	movs	r1, #32
 8001da2:	4889      	ldr	r0, [pc, #548]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001da4:	f003 f9eb 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001da8:	2201      	movs	r2, #1
 8001daa:	2180      	movs	r1, #128	; 0x80
 8001dac:	4886      	ldr	r0, [pc, #536]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001dae:	f003 f9e6 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8001db2:	2201      	movs	r2, #1
 8001db4:	2140      	movs	r1, #64	; 0x40
 8001db6:	4882      	ldr	r0, [pc, #520]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001db8:	f003 f9e1 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2140      	movs	r1, #64	; 0x40
 8001dc0:	4881      	ldr	r0, [pc, #516]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001dc2:	f003 f9dc 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001dc6:	e2e4      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 4:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8001dc8:	2201      	movs	r2, #1
 8001dca:	2120      	movs	r1, #32
 8001dcc:	487c      	ldr	r0, [pc, #496]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001dce:	f003 f9d6 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2110      	movs	r1, #16
 8001dd6:	487b      	ldr	r0, [pc, #492]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001dd8:	f003 f9d1 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2110      	movs	r1, #16
 8001de0:	4879      	ldr	r0, [pc, #484]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001de2:	f003 f9cc 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8001de6:	2201      	movs	r2, #1
 8001de8:	2120      	movs	r1, #32
 8001dea:	4877      	ldr	r0, [pc, #476]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001dec:	f003 f9c7 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001df0:	2201      	movs	r2, #1
 8001df2:	2180      	movs	r1, #128	; 0x80
 8001df4:	4874      	ldr	r0, [pc, #464]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001df6:	f003 f9c2 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2140      	movs	r1, #64	; 0x40
 8001dfe:	4870      	ldr	r0, [pc, #448]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001e00:	f003 f9bd 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001e04:	2200      	movs	r2, #0
 8001e06:	2140      	movs	r1, #64	; 0x40
 8001e08:	486f      	ldr	r0, [pc, #444]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e0a:	f003 f9b8 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001e0e:	e2c0      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 5:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001e10:	2200      	movs	r2, #0
 8001e12:	2120      	movs	r1, #32
 8001e14:	486a      	ldr	r0, [pc, #424]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001e16:	f003 f9b2 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	2110      	movs	r1, #16
 8001e1e:	4869      	ldr	r0, [pc, #420]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001e20:	f003 f9ad 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001e24:	2200      	movs	r2, #0
 8001e26:	2110      	movs	r1, #16
 8001e28:	4867      	ldr	r0, [pc, #412]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e2a:	f003 f9a8 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2120      	movs	r1, #32
 8001e32:	4865      	ldr	r0, [pc, #404]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e34:	f003 f9a3 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001e38:	2201      	movs	r2, #1
 8001e3a:	2180      	movs	r1, #128	; 0x80
 8001e3c:	4862      	ldr	r0, [pc, #392]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e3e:	f003 f99e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2140      	movs	r1, #64	; 0x40
 8001e46:	485e      	ldr	r0, [pc, #376]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001e48:	f003 f999 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2140      	movs	r1, #64	; 0x40
 8001e50:	485d      	ldr	r0, [pc, #372]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e52:	f003 f994 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001e56:	e29c      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 6:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2120      	movs	r1, #32
 8001e5c:	4858      	ldr	r0, [pc, #352]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001e5e:	f003 f98e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8001e62:	2201      	movs	r2, #1
 8001e64:	2110      	movs	r1, #16
 8001e66:	4857      	ldr	r0, [pc, #348]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001e68:	f003 f989 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2110      	movs	r1, #16
 8001e70:	4855      	ldr	r0, [pc, #340]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e72:	f003 f984 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2120      	movs	r1, #32
 8001e7a:	4853      	ldr	r0, [pc, #332]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e7c:	f003 f97f 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8001e80:	2200      	movs	r2, #0
 8001e82:	2180      	movs	r1, #128	; 0x80
 8001e84:	4850      	ldr	r0, [pc, #320]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e86:	f003 f97a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2140      	movs	r1, #64	; 0x40
 8001e8e:	484c      	ldr	r0, [pc, #304]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001e90:	f003 f975 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2140      	movs	r1, #64	; 0x40
 8001e98:	484b      	ldr	r0, [pc, #300]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001e9a:	f003 f970 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001e9e:	e278      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 7:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2120      	movs	r1, #32
 8001ea4:	4846      	ldr	r0, [pc, #280]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001ea6:	f003 f96a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2110      	movs	r1, #16
 8001eae:	4845      	ldr	r0, [pc, #276]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001eb0:	f003 f965 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2110      	movs	r1, #16
 8001eb8:	4843      	ldr	r0, [pc, #268]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001eba:	f003 f960 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	2120      	movs	r1, #32
 8001ec2:	4841      	ldr	r0, [pc, #260]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001ec4:	f003 f95b 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2180      	movs	r1, #128	; 0x80
 8001ecc:	483e      	ldr	r0, [pc, #248]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001ece:	f003 f956 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	2140      	movs	r1, #64	; 0x40
 8001ed6:	483a      	ldr	r0, [pc, #232]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001ed8:	f003 f951 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8001edc:	2201      	movs	r2, #1
 8001ede:	2140      	movs	r1, #64	; 0x40
 8001ee0:	4839      	ldr	r0, [pc, #228]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001ee2:	f003 f94c 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001ee6:	e254      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 8:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2120      	movs	r1, #32
 8001eec:	4834      	ldr	r0, [pc, #208]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001eee:	f003 f946 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2110      	movs	r1, #16
 8001ef6:	4833      	ldr	r0, [pc, #204]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001ef8:	f003 f941 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001efc:	2200      	movs	r2, #0
 8001efe:	2110      	movs	r1, #16
 8001f00:	4831      	ldr	r0, [pc, #196]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f02:	f003 f93c 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2120      	movs	r1, #32
 8001f0a:	482f      	ldr	r0, [pc, #188]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f0c:	f003 f937 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2180      	movs	r1, #128	; 0x80
 8001f14:	482c      	ldr	r0, [pc, #176]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f16:	f003 f932 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2140      	movs	r1, #64	; 0x40
 8001f1e:	4828      	ldr	r0, [pc, #160]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001f20:	f003 f92d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2140      	movs	r1, #64	; 0x40
 8001f28:	4827      	ldr	r0, [pc, #156]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f2a:	f003 f928 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001f2e:	e230      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		case 9:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8001f30:	2200      	movs	r2, #0
 8001f32:	2120      	movs	r1, #32
 8001f34:	4822      	ldr	r0, [pc, #136]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001f36:	f003 f922 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2110      	movs	r1, #16
 8001f3e:	4821      	ldr	r0, [pc, #132]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001f40:	f003 f91d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2110      	movs	r1, #16
 8001f48:	481f      	ldr	r0, [pc, #124]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f4a:	f003 f918 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2120      	movs	r1, #32
 8001f52:	481d      	ldr	r0, [pc, #116]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f54:	f003 f913 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	2180      	movs	r1, #128	; 0x80
 8001f5c:	481a      	ldr	r0, [pc, #104]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f5e:	f003 f90e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2140      	movs	r1, #64	; 0x40
 8001f66:	4816      	ldr	r0, [pc, #88]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001f68:	f003 f909 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2140      	movs	r1, #64	; 0x40
 8001f70:	4815      	ldr	r0, [pc, #84]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f72:	f003 f904 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8001f76:	e20c      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
		default:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	2120      	movs	r1, #32
 8001f7c:	4810      	ldr	r0, [pc, #64]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001f7e:	f003 f8fe 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	2110      	movs	r1, #16
 8001f86:	480f      	ldr	r0, [pc, #60]	; (8001fc4 <_ZN5Score12displayPointEv+0x368>)
 8001f88:	f003 f8f9 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	2110      	movs	r1, #16
 8001f90:	480d      	ldr	r0, [pc, #52]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f92:	f003 f8f4 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8001f96:	2201      	movs	r2, #1
 8001f98:	2120      	movs	r1, #32
 8001f9a:	480b      	ldr	r0, [pc, #44]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001f9c:	f003 f8ef 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	2180      	movs	r1, #128	; 0x80
 8001fa4:	4808      	ldr	r0, [pc, #32]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001fa6:	f003 f8ea 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8001faa:	2201      	movs	r2, #1
 8001fac:	2140      	movs	r1, #64	; 0x40
 8001fae:	4804      	ldr	r0, [pc, #16]	; (8001fc0 <_ZN5Score12displayPointEv+0x364>)
 8001fb0:	f003 f8e5 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	2140      	movs	r1, #64	; 0x40
 8001fb8:	4803      	ldr	r0, [pc, #12]	; (8001fc8 <_ZN5Score12displayPointEv+0x36c>)
 8001fba:	f003 f8e0 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
		}
	}
}
 8001fbe:	e1e8      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
 8001fc0:	40011800 	.word	0x40011800
 8001fc4:	40011000 	.word	0x40011000
 8001fc8:	40010800 	.word	0x40010800
		switch (point) {
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	2b09      	cmp	r3, #9
 8001fd2:	f200 81b5 	bhi.w	8002340 <_ZN5Score12displayPointEv+0x6e4>
 8001fd6:	a201      	add	r2, pc, #4	; (adr r2, 8001fdc <_ZN5Score12displayPointEv+0x380>)
 8001fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fdc:	08002005 	.word	0x08002005
 8001fe0:	08002057 	.word	0x08002057
 8001fe4:	080020a9 	.word	0x080020a9
 8001fe8:	080020fb 	.word	0x080020fb
 8001fec:	0800214d 	.word	0x0800214d
 8001ff0:	0800219f 	.word	0x0800219f
 8001ff4:	080021f1 	.word	0x080021f1
 8001ff8:	08002243 	.word	0x08002243
 8001ffc:	08002295 	.word	0x08002295
 8002000:	080022e7 	.word	0x080022e7
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8002004:	2200      	movs	r2, #0
 8002006:	2140      	movs	r1, #64	; 0x40
 8002008:	48cb      	ldr	r0, [pc, #812]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 800200a:	f003 f8b8 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002014:	48c9      	ldr	r0, [pc, #804]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002016:	f003 f8b2 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800201a:	2200      	movs	r2, #0
 800201c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002020:	48c6      	ldr	r0, [pc, #792]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002022:	f003 f8ac 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8002026:	2200      	movs	r2, #0
 8002028:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800202c:	48c3      	ldr	r0, [pc, #780]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800202e:	f003 f8a6 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8002032:	2200      	movs	r2, #0
 8002034:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002038:	48c0      	ldr	r0, [pc, #768]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800203a:	f003 f8a0 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	2180      	movs	r1, #128	; 0x80
 8002042:	48bd      	ldr	r0, [pc, #756]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002044:	f003 f89b 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8002048:	2201      	movs	r2, #1
 800204a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800204e:	48bb      	ldr	r0, [pc, #748]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002050:	f003 f895 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8002054:	e19d      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 8002056:	2201      	movs	r2, #1
 8002058:	2140      	movs	r1, #64	; 0x40
 800205a:	48b7      	ldr	r0, [pc, #732]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 800205c:	f003 f88f 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002060:	2200      	movs	r2, #0
 8002062:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002066:	48b5      	ldr	r0, [pc, #724]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002068:	f003 f889 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800206c:	2200      	movs	r2, #0
 800206e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002072:	48b2      	ldr	r0, [pc, #712]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002074:	f003 f883 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002078:	2201      	movs	r2, #1
 800207a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800207e:	48af      	ldr	r0, [pc, #700]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002080:	f003 f87d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002084:	2201      	movs	r2, #1
 8002086:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800208a:	48ac      	ldr	r0, [pc, #688]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800208c:	f003 f877 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8002090:	2201      	movs	r2, #1
 8002092:	2180      	movs	r1, #128	; 0x80
 8002094:	48a8      	ldr	r0, [pc, #672]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002096:	f003 f872 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800209a:	2201      	movs	r2, #1
 800209c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020a0:	48a6      	ldr	r0, [pc, #664]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80020a2:	f003 f86c 	bl	800517e <HAL_GPIO_WritePin>
			break;
 80020a6:	e174      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80020a8:	2200      	movs	r2, #0
 80020aa:	2140      	movs	r1, #64	; 0x40
 80020ac:	48a2      	ldr	r0, [pc, #648]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80020ae:	f003 f866 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80020b2:	2200      	movs	r2, #0
 80020b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020b8:	48a0      	ldr	r0, [pc, #640]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80020ba:	f003 f860 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 80020be:	2201      	movs	r2, #1
 80020c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020c4:	489d      	ldr	r0, [pc, #628]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80020c6:	f003 f85a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80020ca:	2200      	movs	r2, #0
 80020cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020d0:	489a      	ldr	r0, [pc, #616]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80020d2:	f003 f854 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80020d6:	2200      	movs	r2, #0
 80020d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020dc:	4897      	ldr	r0, [pc, #604]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80020de:	f003 f84e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 80020e2:	2201      	movs	r2, #1
 80020e4:	2180      	movs	r1, #128	; 0x80
 80020e6:	4894      	ldr	r0, [pc, #592]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80020e8:	f003 f849 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80020ec:	2200      	movs	r2, #0
 80020ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020f2:	4892      	ldr	r0, [pc, #584]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80020f4:	f003 f843 	bl	800517e <HAL_GPIO_WritePin>
			break;
 80020f8:	e14b      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2140      	movs	r1, #64	; 0x40
 80020fe:	488e      	ldr	r0, [pc, #568]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002100:	f003 f83d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002104:	2200      	movs	r2, #0
 8002106:	f44f 7180 	mov.w	r1, #256	; 0x100
 800210a:	488c      	ldr	r0, [pc, #560]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800210c:	f003 f837 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002110:	2200      	movs	r2, #0
 8002112:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002116:	4889      	ldr	r0, [pc, #548]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002118:	f003 f831 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800211c:	2200      	movs	r2, #0
 800211e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002122:	4886      	ldr	r0, [pc, #536]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002124:	f003 f82b 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002128:	2201      	movs	r2, #1
 800212a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212e:	4883      	ldr	r0, [pc, #524]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002130:	f003 f825 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8002134:	2201      	movs	r2, #1
 8002136:	2180      	movs	r1, #128	; 0x80
 8002138:	487f      	ldr	r0, [pc, #508]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 800213a:	f003 f820 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002144:	487d      	ldr	r0, [pc, #500]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002146:	f003 f81a 	bl	800517e <HAL_GPIO_WritePin>
			break;
 800214a:	e122      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 800214c:	2201      	movs	r2, #1
 800214e:	2140      	movs	r1, #64	; 0x40
 8002150:	4879      	ldr	r0, [pc, #484]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002152:	f003 f814 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002156:	2200      	movs	r2, #0
 8002158:	f44f 7180 	mov.w	r1, #256	; 0x100
 800215c:	4877      	ldr	r0, [pc, #476]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800215e:	f003 f80e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002162:	2200      	movs	r2, #0
 8002164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002168:	4874      	ldr	r0, [pc, #464]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800216a:	f003 f808 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 800216e:	2201      	movs	r2, #1
 8002170:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002174:	4871      	ldr	r0, [pc, #452]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002176:	f003 f802 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800217a:	2201      	movs	r2, #1
 800217c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002180:	486e      	ldr	r0, [pc, #440]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002182:	f002 fffc 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8002186:	2200      	movs	r2, #0
 8002188:	2180      	movs	r1, #128	; 0x80
 800218a:	486b      	ldr	r0, [pc, #428]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 800218c:	f002 fff7 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8002190:	2200      	movs	r2, #0
 8002192:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002196:	4869      	ldr	r0, [pc, #420]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002198:	f002 fff1 	bl	800517e <HAL_GPIO_WritePin>
			break;
 800219c:	e0f9      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800219e:	2200      	movs	r2, #0
 80021a0:	2140      	movs	r1, #64	; 0x40
 80021a2:	4865      	ldr	r0, [pc, #404]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80021a4:	f002 ffeb 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 80021a8:	2201      	movs	r2, #1
 80021aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ae:	4863      	ldr	r0, [pc, #396]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80021b0:	f002 ffe5 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80021b4:	2200      	movs	r2, #0
 80021b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021ba:	4860      	ldr	r0, [pc, #384]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80021bc:	f002 ffdf 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80021c0:	2200      	movs	r2, #0
 80021c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021c6:	485d      	ldr	r0, [pc, #372]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80021c8:	f002 ffd9 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80021cc:	2201      	movs	r2, #1
 80021ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021d2:	485a      	ldr	r0, [pc, #360]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80021d4:	f002 ffd3 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80021d8:	2200      	movs	r2, #0
 80021da:	2180      	movs	r1, #128	; 0x80
 80021dc:	4856      	ldr	r0, [pc, #344]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80021de:	f002 ffce 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80021e2:	2200      	movs	r2, #0
 80021e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021e8:	4854      	ldr	r0, [pc, #336]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80021ea:	f002 ffc8 	bl	800517e <HAL_GPIO_WritePin>
			break;
 80021ee:	e0d0      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80021f0:	2200      	movs	r2, #0
 80021f2:	2140      	movs	r1, #64	; 0x40
 80021f4:	4850      	ldr	r0, [pc, #320]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80021f6:	f002 ffc2 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 80021fa:	2201      	movs	r2, #1
 80021fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002200:	484e      	ldr	r0, [pc, #312]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002202:	f002 ffbc 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002206:	2200      	movs	r2, #0
 8002208:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800220c:	484b      	ldr	r0, [pc, #300]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800220e:	f002 ffb6 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8002212:	2200      	movs	r2, #0
 8002214:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002218:	4848      	ldr	r0, [pc, #288]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800221a:	f002 ffb0 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 800221e:	2200      	movs	r2, #0
 8002220:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002224:	4845      	ldr	r0, [pc, #276]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002226:	f002 ffaa 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800222a:	2200      	movs	r2, #0
 800222c:	2180      	movs	r1, #128	; 0x80
 800222e:	4842      	ldr	r0, [pc, #264]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002230:	f002 ffa5 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8002234:	2200      	movs	r2, #0
 8002236:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800223a:	4840      	ldr	r0, [pc, #256]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800223c:	f002 ff9f 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8002240:	e0a7      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	2140      	movs	r1, #64	; 0x40
 8002246:	483c      	ldr	r0, [pc, #240]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002248:	f002 ff99 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800224c:	2200      	movs	r2, #0
 800224e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002252:	483a      	ldr	r0, [pc, #232]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002254:	f002 ff93 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002258:	2200      	movs	r2, #0
 800225a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800225e:	4837      	ldr	r0, [pc, #220]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002260:	f002 ff8d 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002264:	2201      	movs	r2, #1
 8002266:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800226a:	4834      	ldr	r0, [pc, #208]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800226c:	f002 ff87 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002270:	2201      	movs	r2, #1
 8002272:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002276:	4831      	ldr	r0, [pc, #196]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002278:	f002 ff81 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 800227c:	2201      	movs	r2, #1
 800227e:	2180      	movs	r1, #128	; 0x80
 8002280:	482d      	ldr	r0, [pc, #180]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002282:	f002 ff7c 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8002286:	2201      	movs	r2, #1
 8002288:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800228c:	482b      	ldr	r0, [pc, #172]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800228e:	f002 ff76 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8002292:	e07e      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8002294:	2200      	movs	r2, #0
 8002296:	2140      	movs	r1, #64	; 0x40
 8002298:	4827      	ldr	r0, [pc, #156]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 800229a:	f002 ff70 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800229e:	2200      	movs	r2, #0
 80022a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a4:	4825      	ldr	r0, [pc, #148]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80022a6:	f002 ff6a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80022aa:	2200      	movs	r2, #0
 80022ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b0:	4822      	ldr	r0, [pc, #136]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80022b2:	f002 ff64 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022bc:	481f      	ldr	r0, [pc, #124]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80022be:	f002 ff5e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022c8:	481c      	ldr	r0, [pc, #112]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80022ca:	f002 ff58 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2180      	movs	r1, #128	; 0x80
 80022d2:	4819      	ldr	r0, [pc, #100]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80022d4:	f002 ff53 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80022d8:	2200      	movs	r2, #0
 80022da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022de:	4817      	ldr	r0, [pc, #92]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80022e0:	f002 ff4d 	bl	800517e <HAL_GPIO_WritePin>
			break;
 80022e4:	e055      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80022e6:	2200      	movs	r2, #0
 80022e8:	2140      	movs	r1, #64	; 0x40
 80022ea:	4813      	ldr	r0, [pc, #76]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 80022ec:	f002 ff47 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80022f0:	2200      	movs	r2, #0
 80022f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022f6:	4811      	ldr	r0, [pc, #68]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 80022f8:	f002 ff41 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80022fc:	2200      	movs	r2, #0
 80022fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002302:	480e      	ldr	r0, [pc, #56]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002304:	f002 ff3b 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8002308:	2200      	movs	r2, #0
 800230a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800230e:	480b      	ldr	r0, [pc, #44]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002310:	f002 ff35 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002314:	2201      	movs	r2, #1
 8002316:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800231a:	4808      	ldr	r0, [pc, #32]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 800231c:	f002 ff2f 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	2180      	movs	r1, #128	; 0x80
 8002324:	4804      	ldr	r0, [pc, #16]	; (8002338 <_ZN5Score12displayPointEv+0x6dc>)
 8002326:	f002 ff2a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800232a:	2200      	movs	r2, #0
 800232c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002330:	4802      	ldr	r0, [pc, #8]	; (800233c <_ZN5Score12displayPointEv+0x6e0>)
 8002332:	f002 ff24 	bl	800517e <HAL_GPIO_WritePin>
			break;
 8002336:	e02c      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
 8002338:	40011000 	.word	0x40011000
 800233c:	40010c00 	.word	0x40010c00
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 8002340:	2201      	movs	r2, #1
 8002342:	2140      	movs	r1, #64	; 0x40
 8002344:	4815      	ldr	r0, [pc, #84]	; (800239c <_ZN5Score12displayPointEv+0x740>)
 8002346:	f002 ff1a 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 800234a:	2201      	movs	r2, #1
 800234c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002350:	4813      	ldr	r0, [pc, #76]	; (80023a0 <_ZN5Score12displayPointEv+0x744>)
 8002352:	f002 ff14 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 8002356:	2201      	movs	r2, #1
 8002358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800235c:	4810      	ldr	r0, [pc, #64]	; (80023a0 <_ZN5Score12displayPointEv+0x744>)
 800235e:	f002 ff0e 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002362:	2201      	movs	r2, #1
 8002364:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002368:	480d      	ldr	r0, [pc, #52]	; (80023a0 <_ZN5Score12displayPointEv+0x744>)
 800236a:	f002 ff08 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800236e:	2201      	movs	r2, #1
 8002370:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002374:	480a      	ldr	r0, [pc, #40]	; (80023a0 <_ZN5Score12displayPointEv+0x744>)
 8002376:	f002 ff02 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 800237a:	2201      	movs	r2, #1
 800237c:	2180      	movs	r1, #128	; 0x80
 800237e:	4807      	ldr	r0, [pc, #28]	; (800239c <_ZN5Score12displayPointEv+0x740>)
 8002380:	f002 fefd 	bl	800517e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8002384:	2201      	movs	r2, #1
 8002386:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800238a:	4805      	ldr	r0, [pc, #20]	; (80023a0 <_ZN5Score12displayPointEv+0x744>)
 800238c:	f002 fef7 	bl	800517e <HAL_GPIO_WritePin>
}
 8002390:	e7ff      	b.n	8002392 <_ZN5Score12displayPointEv+0x736>
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40011000 	.word	0x40011000
 80023a0:	40010c00 	.word	0x40010c00

080023a4 <_ZN5Score8setPointEi>:
void Score::setPoint(int point) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
	this->point = point;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	605a      	str	r2, [r3, #4]
	displayPoint();
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff fc51 	bl	8001c5c <_ZN5Score12displayPointEv>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <_ZN5Score14turnOffDisplayEv>:

void Score::turnOffDisplay() {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
	if (playerNumber == Player::player1) {
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d123      	bne.n	800241c <_ZN5Score14turnOffDisplayEv+0x58>
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 80023d4:	2201      	movs	r2, #1
 80023d6:	2120      	movs	r1, #32
 80023d8:	4826      	ldr	r0, [pc, #152]	; (8002474 <_ZN5Score14turnOffDisplayEv+0xb0>)
 80023da:	f002 fed0 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 80023de:	2201      	movs	r2, #1
 80023e0:	2110      	movs	r1, #16
 80023e2:	4825      	ldr	r0, [pc, #148]	; (8002478 <_ZN5Score14turnOffDisplayEv+0xb4>)
 80023e4:	f002 fecb 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 80023e8:	2201      	movs	r2, #1
 80023ea:	2110      	movs	r1, #16
 80023ec:	4823      	ldr	r0, [pc, #140]	; (800247c <_ZN5Score14turnOffDisplayEv+0xb8>)
 80023ee:	f002 fec6 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80023f2:	2201      	movs	r2, #1
 80023f4:	2120      	movs	r1, #32
 80023f6:	4821      	ldr	r0, [pc, #132]	; (800247c <_ZN5Score14turnOffDisplayEv+0xb8>)
 80023f8:	f002 fec1 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80023fc:	2201      	movs	r2, #1
 80023fe:	2180      	movs	r1, #128	; 0x80
 8002400:	481e      	ldr	r0, [pc, #120]	; (800247c <_ZN5Score14turnOffDisplayEv+0xb8>)
 8002402:	f002 febc 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8002406:	2201      	movs	r2, #1
 8002408:	2140      	movs	r1, #64	; 0x40
 800240a:	481a      	ldr	r0, [pc, #104]	; (8002474 <_ZN5Score14turnOffDisplayEv+0xb0>)
 800240c:	f002 feb7 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8002410:	2201      	movs	r2, #1
 8002412:	2140      	movs	r1, #64	; 0x40
 8002414:	4819      	ldr	r0, [pc, #100]	; (800247c <_ZN5Score14turnOffDisplayEv+0xb8>)
 8002416:	f002 feb2 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
	}
}
 800241a:	e027      	b.n	800246c <_ZN5Score14turnOffDisplayEv+0xa8>
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 800241c:	2201      	movs	r2, #1
 800241e:	2140      	movs	r1, #64	; 0x40
 8002420:	4815      	ldr	r0, [pc, #84]	; (8002478 <_ZN5Score14turnOffDisplayEv+0xb4>)
 8002422:	f002 feac 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 8002426:	2201      	movs	r2, #1
 8002428:	f44f 7180 	mov.w	r1, #256	; 0x100
 800242c:	4814      	ldr	r0, [pc, #80]	; (8002480 <_ZN5Score14turnOffDisplayEv+0xbc>)
 800242e:	f002 fea6 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 8002432:	2201      	movs	r2, #1
 8002434:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002438:	4811      	ldr	r0, [pc, #68]	; (8002480 <_ZN5Score14turnOffDisplayEv+0xbc>)
 800243a:	f002 fea0 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 800243e:	2201      	movs	r2, #1
 8002440:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002444:	480e      	ldr	r0, [pc, #56]	; (8002480 <_ZN5Score14turnOffDisplayEv+0xbc>)
 8002446:	f002 fe9a 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800244a:	2201      	movs	r2, #1
 800244c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002450:	480b      	ldr	r0, [pc, #44]	; (8002480 <_ZN5Score14turnOffDisplayEv+0xbc>)
 8002452:	f002 fe94 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8002456:	2201      	movs	r2, #1
 8002458:	2180      	movs	r1, #128	; 0x80
 800245a:	4807      	ldr	r0, [pc, #28]	; (8002478 <_ZN5Score14turnOffDisplayEv+0xb4>)
 800245c:	f002 fe8f 	bl	800517e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8002460:	2201      	movs	r2, #1
 8002462:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002466:	4806      	ldr	r0, [pc, #24]	; (8002480 <_ZN5Score14turnOffDisplayEv+0xbc>)
 8002468:	f002 fe89 	bl	800517e <HAL_GPIO_WritePin>
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40011800 	.word	0x40011800
 8002478:	40011000 	.word	0x40011000
 800247c:	40010800 	.word	0x40010800
 8002480:	40010c00 	.word	0x40010c00

08002484 <_ZN5ScoreD1Ev>:

void Score::endGame() {
	//TODO end game

}
Score::~Score() {
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <_ZN5ScoreD1Ev+0x1c>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	601a      	str	r2, [r3, #0]
}
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4618      	mov	r0, r3
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	08007488 	.word	0x08007488

080024a4 <_ZN5ScoreD0Ev>:
Score::~Score() {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
}
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff ffe9 	bl	8002484 <_ZN5ScoreD1Ev>
 80024b2:	210c      	movs	r1, #12
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f004 faa3 	bl	8006a00 <_ZdlPvj>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4618      	mov	r0, r3
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <_ZN8SettingsC1Ev>:
#include <Settings.h>

Settings::Settings() {
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <_ZN8SettingsC1Ev+0x2c>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	601a      	str	r2, [r3, #0]
	pointsNeeded = 2;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2202      	movs	r2, #2
 80024d6:	605a      	str	r2, [r3, #4]
	ballSpeedIncreaseRate = 1;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	609a      	str	r2, [r3, #8]
	knockback = true;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	731a      	strb	r2, [r3, #12]
}
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4618      	mov	r0, r3
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	08007498 	.word	0x08007498

080024f4 <_ZN8Settings15setPointsNeededEv>:

void Settings::setPointsNeeded(){
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	if(pointsNeeded<9){
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b08      	cmp	r3, #8
 8002502:	dc05      	bgt.n	8002510 <_ZN8Settings15setPointsNeededEv+0x1c>
		pointsNeeded++;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	1c5a      	adds	r2, r3, #1
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	605a      	str	r2, [r3, #4]
	}else{
		pointsNeeded = 2;
	}
}
 800250e:	e002      	b.n	8002516 <_ZN8Settings15setPointsNeededEv+0x22>
		pointsNeeded = 2;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2202      	movs	r2, #2
 8002514:	605a      	str	r2, [r3, #4]
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr

08002520 <_ZN8Settings15getPointsNeededEv>:
int Settings::getPointsNeeded(){
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
	return pointsNeeded;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
}
 800252c:	4618      	mov	r0, r3
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr

08002536 <_ZN8Settings24setBallSpeedIncreaseRateEv>:
void Settings::setBallSpeedIncreaseRate(){
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
	if(ballSpeedIncreaseRate < 10){
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	2b09      	cmp	r3, #9
 8002544:	dc05      	bgt.n	8002552 <_ZN8Settings24setBallSpeedIncreaseRateEv+0x1c>
		ballSpeedIncreaseRate++;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	609a      	str	r2, [r3, #8]
	}else{
		ballSpeedIncreaseRate =1;
	}
}
 8002550:	e002      	b.n	8002558 <_ZN8Settings24setBallSpeedIncreaseRateEv+0x22>
		ballSpeedIncreaseRate =1;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2201      	movs	r2, #1
 8002556:	609a      	str	r2, [r3, #8]
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr

08002562 <_ZN8Settings24getBallSpeedIncreaseRateEv>:
int Settings::getBallSpeedIncreaseRate(){
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
	return ballSpeedIncreaseRate;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
}
 800256e:	4618      	mov	r0, r3
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr

08002578 <_ZN8Settings12setKnockbackEv>:
void Settings::setKnockback(){
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	knockback = !knockback;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	7b1b      	ldrb	r3, [r3, #12]
 8002584:	f083 0301 	eor.w	r3, r3, #1
 8002588:	b2da      	uxtb	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	731a      	strb	r2, [r3, #12]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr

08002598 <_ZN8Settings12getKnockbackEv>:
bool Settings::getKnockback(){
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	return knockback;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7b1b      	ldrb	r3, [r3, #12]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr
	...

080025b0 <_ZN8SettingsD1Ev>:
Settings::~Settings() {}
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	4a04      	ldr	r2, [pc, #16]	; (80025cc <_ZN8SettingsD1Ev+0x1c>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	08007498 	.word	0x08007498

080025d0 <_ZN8SettingsD0Ev>:
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff ffe9 	bl	80025b0 <_ZN8SettingsD1Ev>
 80025de:	2110      	movs	r1, #16
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f004 fa0d 	bl	8006a00 <_ZdlPvj>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4618      	mov	r0, r3
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <_Z5Delaym>:

void LCD_REG_Config(void);
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);
uint16_t LCD_Read_PixelData(void);

void Delay( __IO uint32_t nCount) {
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	bf14      	ite	ne
 80025fe:	2301      	movne	r3, #1
 8002600:	2300      	moveq	r3, #0
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b00      	cmp	r3, #0
 8002606:	d003      	beq.n	8002610 <_Z5Delaym+0x20>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3b01      	subs	r3, #1
 800260c:	607b      	str	r3, [r7, #4]
 800260e:	e7f3      	b.n	80025f8 <_Z5Delaym+0x8>
		;
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr

0800261a <_Z8LCD_INITv>:

void LCD_INIT(void) {
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);
 8002620:	2001      	movs	r0, #1
 8002622:	f000 f829 	bl	8002678 <_Z19LCD_BackLed_Control15FunctionalState>
	LCD_Rst();
 8002626:	f000 f80f 	bl	8002648 <_Z7LCD_Rstv>
	LCD_REG_Config();
 800262a:	f000 f85f 	bl	80026ec <_Z14LCD_REG_Configv>
	LCD_Clear(0, 0, 240, 320, BACKGROUND);
 800262e:	2300      	movs	r3, #0
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002636:	22f0      	movs	r2, #240	; 0xf0
 8002638:	2100      	movs	r1, #0
 800263a:	2000      	movs	r0, #0
 800263c:	f000 f9e6 	bl	8002a0c <_Z9LCD_Clearttttt>
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <_Z7LCD_Rstv>:

void LCD_Rst(void) {
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800264c:	2200      	movs	r2, #0
 800264e:	2102      	movs	r1, #2
 8002650:	4807      	ldr	r0, [pc, #28]	; (8002670 <_Z7LCD_Rstv+0x28>)
 8002652:	f002 fd94 	bl	800517e <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8002656:	4807      	ldr	r0, [pc, #28]	; (8002674 <_Z7LCD_Rstv+0x2c>)
 8002658:	f7ff ffca 	bl	80025f0 <_Z5Delaym>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800265c:	2201      	movs	r2, #1
 800265e:	2102      	movs	r1, #2
 8002660:	4803      	ldr	r0, [pc, #12]	; (8002670 <_Z7LCD_Rstv+0x28>)
 8002662:	f002 fd8c 	bl	800517e <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8002666:	4803      	ldr	r0, [pc, #12]	; (8002674 <_Z7LCD_Rstv+0x2c>)
 8002668:	f7ff ffc2 	bl	80025f0 <_Z5Delaym>
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40011800 	.word	0x40011800
 8002674:	0002bffc 	.word	0x0002bffc

08002678 <_Z19LCD_BackLed_Control15FunctionalState>:

void LCD_BackLed_Control(FunctionalState enumState) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]
	if (enumState)
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <_Z19LCD_BackLed_Control15FunctionalState+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 8002688:	2200      	movs	r2, #0
 800268a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800268e:	4807      	ldr	r0, [pc, #28]	; (80026ac <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8002690:	f002 fd75 	bl	800517e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 8002694:	e005      	b.n	80026a2 <_Z19LCD_BackLed_Control15FunctionalState+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 8002696:	2201      	movs	r2, #1
 8002698:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800269c:	4803      	ldr	r0, [pc, #12]	; (80026ac <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 800269e:	f002 fd6e 	bl	800517e <HAL_GPIO_WritePin>
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40011400 	.word	0x40011400

080026b0 <_Z13LCD_Write_Cmdt>:

void LCD_Write_Cmd(uint16_t usCmd) {
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	80fb      	strh	r3, [r7, #6]
	*( __IO uint16_t*) ( FSMC_Addr_LCD_CMD) = usCmd;
 80026ba:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80026be:	88fb      	ldrh	r3, [r7, #6]
 80026c0:	8013      	strh	r3, [r2, #0]
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr

080026cc <_Z14LCD_Write_Datat>:

void LCD_Write_Data(uint16_t usData) {
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	80fb      	strh	r3, [r7, #6]
	*( __IO uint16_t*) ( FSMC_Addr_LCD_DATA) = usData;
 80026d6:	4a04      	ldr	r2, [pc, #16]	; (80026e8 <_Z14LCD_Write_Datat+0x1c>)
 80026d8:	88fb      	ldrh	r3, [r7, #6]
 80026da:	8013      	strh	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	60020000 	.word	0x60020000

080026ec <_Z14LCD_REG_Configv>:

uint16_t LCD_Read_Data(void) {
	return (*( __IO uint16_t*) ( FSMC_Addr_LCD_DATA));
}

void LCD_REG_Config(void) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xCF);
 80026f0:	20cf      	movs	r0, #207	; 0xcf
 80026f2:	f7ff ffdd 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f7ff ffe8 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x81);
 80026fc:	2081      	movs	r0, #129	; 0x81
 80026fe:	f7ff ffe5 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x30);
 8002702:	2030      	movs	r0, #48	; 0x30
 8002704:	f7ff ffe2 	bl	80026cc <_Z14LCD_Write_Datat>

	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xED);
 8002708:	20ed      	movs	r0, #237	; 0xed
 800270a:	f7ff ffd1 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x64);
 800270e:	2064      	movs	r0, #100	; 0x64
 8002710:	f7ff ffdc 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x03);
 8002714:	2003      	movs	r0, #3
 8002716:	f7ff ffd9 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x12);
 800271a:	2012      	movs	r0, #18
 800271c:	f7ff ffd6 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x81);
 8002720:	2081      	movs	r0, #129	; 0x81
 8002722:	f7ff ffd3 	bl	80026cc <_Z14LCD_Write_Datat>

	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xE8);
 8002726:	20e8      	movs	r0, #232	; 0xe8
 8002728:	f7ff ffc2 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x85);
 800272c:	2085      	movs	r0, #133	; 0x85
 800272e:	f7ff ffcd 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x10);
 8002732:	2010      	movs	r0, #16
 8002734:	f7ff ffca 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x78);
 8002738:	2078      	movs	r0, #120	; 0x78
 800273a:	f7ff ffc7 	bl	80026cc <_Z14LCD_Write_Datat>

	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xCB);
 800273e:	20cb      	movs	r0, #203	; 0xcb
 8002740:	f7ff ffb6 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x39);
 8002744:	2039      	movs	r0, #57	; 0x39
 8002746:	f7ff ffc1 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x2C);
 800274a:	202c      	movs	r0, #44	; 0x2c
 800274c:	f7ff ffbe 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002750:	2000      	movs	r0, #0
 8002752:	f7ff ffbb 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x34);
 8002756:	2034      	movs	r0, #52	; 0x34
 8002758:	f7ff ffb8 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x02);
 800275c:	2002      	movs	r0, #2
 800275e:	f7ff ffb5 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xF7);
 8002762:	20f7      	movs	r0, #247	; 0xf7
 8002764:	f7ff ffa4 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x20);
 8002768:	2020      	movs	r0, #32
 800276a:	f7ff ffaf 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xEA);
 800276e:	20ea      	movs	r0, #234	; 0xea
 8002770:	f7ff ff9e 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002774:	2000      	movs	r0, #0
 8002776:	f7ff ffa9 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 800277a:	2000      	movs	r0, #0
 800277c:	f7ff ffa6 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xB1);
 8002780:	20b1      	movs	r0, #177	; 0xb1
 8002782:	f7ff ff95 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002786:	2000      	movs	r0, #0
 8002788:	f7ff ffa0 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x1B);
 800278c:	201b      	movs	r0, #27
 800278e:	f7ff ff9d 	bl	80026cc <_Z14LCD_Write_Datat>

	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xB6);
 8002792:	20b6      	movs	r0, #182	; 0xb6
 8002794:	f7ff ff8c 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x0A);
 8002798:	200a      	movs	r0, #10
 800279a:	f7ff ff97 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0xA2);
 800279e:	20a2      	movs	r0, #162	; 0xa2
 80027a0:	f7ff ff94 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xC0);
 80027a4:	20c0      	movs	r0, #192	; 0xc0
 80027a6:	f7ff ff83 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x35);
 80027aa:	2035      	movs	r0, #53	; 0x35
 80027ac:	f7ff ff8e 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xC1);
 80027b0:	20c1      	movs	r0, #193	; 0xc1
 80027b2:	f7ff ff7d 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x11);
 80027b6:	2011      	movs	r0, #17
 80027b8:	f7ff ff88 	bl	80026cc <_Z14LCD_Write_Datat>

	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd(0xC5);
 80027bc:	20c5      	movs	r0, #197	; 0xc5
 80027be:	f7ff ff77 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x45);
 80027c2:	2045      	movs	r0, #69	; 0x45
 80027c4:	f7ff ff82 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x45);
 80027c8:	2045      	movs	r0, #69	; 0x45
 80027ca:	f7ff ff7f 	bl	80026cc <_Z14LCD_Write_Datat>

	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd(0xC7);
 80027ce:	20c7      	movs	r0, #199	; 0xc7
 80027d0:	f7ff ff6e 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0xA2);
 80027d4:	20a2      	movs	r0, #162	; 0xa2
 80027d6:	f7ff ff79 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Enable 3G (F2h) */
	LCD_Write_Cmd(0xF2);
 80027da:	20f2      	movs	r0, #242	; 0xf2
 80027dc:	f7ff ff68 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 80027e0:	2000      	movs	r0, #0
 80027e2:	f7ff ff73 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Gamma Set (26h) */
	LCD_Write_Cmd(0x26);
 80027e6:	2026      	movs	r0, #38	; 0x26
 80027e8:	f7ff ff62 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x01);
 80027ec:	2001      	movs	r0, #1
 80027ee:	f7ff ff6d 	bl	80026cc <_Z14LCD_Write_Datat>
	DEBUG_DELAY ();

	/* Positive Gamma Correction */
	LCD_Write_Cmd(0xE0); //Set Gamma
 80027f2:	20e0      	movs	r0, #224	; 0xe0
 80027f4:	f7ff ff5c 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x0F);
 80027f8:	200f      	movs	r0, #15
 80027fa:	f7ff ff67 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x26);
 80027fe:	2026      	movs	r0, #38	; 0x26
 8002800:	f7ff ff64 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x24);
 8002804:	2024      	movs	r0, #36	; 0x24
 8002806:	f7ff ff61 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0B);
 800280a:	200b      	movs	r0, #11
 800280c:	f7ff ff5e 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0E);
 8002810:	200e      	movs	r0, #14
 8002812:	f7ff ff5b 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x09);
 8002816:	2009      	movs	r0, #9
 8002818:	f7ff ff58 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x54);
 800281c:	2054      	movs	r0, #84	; 0x54
 800281e:	f7ff ff55 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0xA8);
 8002822:	20a8      	movs	r0, #168	; 0xa8
 8002824:	f7ff ff52 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x46);
 8002828:	2046      	movs	r0, #70	; 0x46
 800282a:	f7ff ff4f 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0C);
 800282e:	200c      	movs	r0, #12
 8002830:	f7ff ff4c 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x17);
 8002834:	2017      	movs	r0, #23
 8002836:	f7ff ff49 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x09);
 800283a:	2009      	movs	r0, #9
 800283c:	f7ff ff46 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0F);
 8002840:	200f      	movs	r0, #15
 8002842:	f7ff ff43 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x07);
 8002846:	2007      	movs	r0, #7
 8002848:	f7ff ff40 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 800284c:	2000      	movs	r0, #0
 800284e:	f7ff ff3d 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd(0XE1); //Set Gamma
 8002852:	20e1      	movs	r0, #225	; 0xe1
 8002854:	f7ff ff2c 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002858:	2000      	movs	r0, #0
 800285a:	f7ff ff37 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x19);
 800285e:	2019      	movs	r0, #25
 8002860:	f7ff ff34 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x1B);
 8002864:	201b      	movs	r0, #27
 8002866:	f7ff ff31 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x04);
 800286a:	2004      	movs	r0, #4
 800286c:	f7ff ff2e 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x10);
 8002870:	2010      	movs	r0, #16
 8002872:	f7ff ff2b 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x07);
 8002876:	2007      	movs	r0, #7
 8002878:	f7ff ff28 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x2A);
 800287c:	202a      	movs	r0, #42	; 0x2a
 800287e:	f7ff ff25 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x47);
 8002882:	2047      	movs	r0, #71	; 0x47
 8002884:	f7ff ff22 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x39);
 8002888:	2039      	movs	r0, #57	; 0x39
 800288a:	f7ff ff1f 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x03);
 800288e:	2003      	movs	r0, #3
 8002890:	f7ff ff1c 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x06);
 8002894:	2006      	movs	r0, #6
 8002896:	f7ff ff19 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x06);
 800289a:	2006      	movs	r0, #6
 800289c:	f7ff ff16 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x30);
 80028a0:	2030      	movs	r0, #48	; 0x30
 80028a2:	f7ff ff13 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x38);
 80028a6:	2038      	movs	r0, #56	; 0x38
 80028a8:	f7ff ff10 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0F);
 80028ac:	200f      	movs	r0, #15
 80028ae:	f7ff ff0d 	bl	80026cc <_Z14LCD_Write_Datat>

	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0x36);
 80028b2:	2036      	movs	r0, #54	; 0x36
 80028b4:	f7ff fefc 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0xC8);  // Version 1
 80028b8:	20c8      	movs	r0, #200	; 0xc8
 80028ba:	f7ff ff07 	bl	80026cc <_Z14LCD_Write_Datat>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();

	/* column address control set */
	LCD_Write_Cmd( CMD_Set_COLUMN);
 80028be:	202a      	movs	r0, #42	; 0x2a
 80028c0:	f7ff fef6 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 80028c4:	2000      	movs	r0, #0
 80028c6:	f7ff ff01 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 80028ca:	2000      	movs	r0, #0
 80028cc:	f7ff fefe 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7ff fefb 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0xEF);
 80028d6:	20ef      	movs	r0, #239	; 0xef
 80028d8:	f7ff fef8 	bl	80026cc <_Z14LCD_Write_Datat>

	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd( CMD_Set_PAGE);
 80028dc:	202b      	movs	r0, #43	; 0x2b
 80028de:	f7ff fee7 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7ff fef2 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 80028e8:	2000      	movs	r0, #0
 80028ea:	f7ff feef 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x01);
 80028ee:	2001      	movs	r0, #1
 80028f0:	f7ff feec 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x3F);
 80028f4:	203f      	movs	r0, #63	; 0x3f
 80028f6:	f7ff fee9 	bl	80026cc <_Z14LCD_Write_Datat>

	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0x3a);
 80028fa:	203a      	movs	r0, #58	; 0x3a
 80028fc:	f7ff fed8 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x55);
 8002900:	2055      	movs	r0, #85	; 0x55
 8002902:	f7ff fee3 	bl	80026cc <_Z14LCD_Write_Datat>

	/* Sleep Out (11h)  */
	LCD_Write_Cmd(0x11);
 8002906:	2011      	movs	r0, #17
 8002908:	f7ff fed2 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	Delay(0xAFFf << 2);
 800290c:	4803      	ldr	r0, [pc, #12]	; (800291c <_Z14LCD_REG_Configv+0x230>)
 800290e:	f7ff fe6f 	bl	80025f0 <_Z5Delaym>
	DEBUG_DELAY ();

	/* Display ON (29h) */
	LCD_Write_Cmd(0x29);
 8002912:	2029      	movs	r0, #41	; 0x29
 8002914:	f7ff fecc 	bl	80026b0 <_Z13LCD_Write_Cmdt>

}
 8002918:	bf00      	nop
 800291a:	bd80      	pop	{r7, pc}
 800291c:	0002bffc 	.word	0x0002bffc

08002920 <_Z14LCD_OpenWindowtttt>:

void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth,
		uint16_t usHeight) {
 8002920:	b590      	push	{r4, r7, lr}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4604      	mov	r4, r0
 8002928:	4608      	mov	r0, r1
 800292a:	4611      	mov	r1, r2
 800292c:	461a      	mov	r2, r3
 800292e:	4623      	mov	r3, r4
 8002930:	80fb      	strh	r3, [r7, #6]
 8002932:	4603      	mov	r3, r0
 8002934:	80bb      	strh	r3, [r7, #4]
 8002936:	460b      	mov	r3, r1
 8002938:	807b      	strh	r3, [r7, #2]
 800293a:	4613      	mov	r3, r2
 800293c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd( CMD_Set_COLUMN);
 800293e:	202a      	movs	r0, #42	; 0x2a
 8002940:	f7ff feb6 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(usCOLUMN >> 8);
 8002944:	88fb      	ldrh	r3, [r7, #6]
 8002946:	0a1b      	lsrs	r3, r3, #8
 8002948:	b29b      	uxth	r3, r3
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff febe 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(usCOLUMN & 0xff);
 8002950:	88fb      	ldrh	r3, [r7, #6]
 8002952:	b2db      	uxtb	r3, r3
 8002954:	b29b      	uxth	r3, r3
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff feb8 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 800295c:	88fa      	ldrh	r2, [r7, #6]
 800295e:	887b      	ldrh	r3, [r7, #2]
 8002960:	4413      	add	r3, r2
 8002962:	3b01      	subs	r3, #1
 8002964:	121b      	asrs	r3, r3, #8
 8002966:	b29b      	uxth	r3, r3
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff feaf 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 800296e:	88fa      	ldrh	r2, [r7, #6]
 8002970:	887b      	ldrh	r3, [r7, #2]
 8002972:	4413      	add	r3, r2
 8002974:	b29b      	uxth	r3, r3
 8002976:	3b01      	subs	r3, #1
 8002978:	b29b      	uxth	r3, r3
 800297a:	b2db      	uxtb	r3, r3
 800297c:	b29b      	uxth	r3, r3
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff fea4 	bl	80026cc <_Z14LCD_Write_Datat>

	LCD_Write_Cmd( CMD_Set_PAGE);
 8002984:	202b      	movs	r0, #43	; 0x2b
 8002986:	f7ff fe93 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(usPAGE >> 8);
 800298a:	88bb      	ldrh	r3, [r7, #4]
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	b29b      	uxth	r3, r3
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fe9b 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data(usPAGE & 0xff);
 8002996:	88bb      	ldrh	r3, [r7, #4]
 8002998:	b2db      	uxtb	r3, r3
 800299a:	b29b      	uxth	r3, r3
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fe95 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 80029a2:	88ba      	ldrh	r2, [r7, #4]
 80029a4:	883b      	ldrh	r3, [r7, #0]
 80029a6:	4413      	add	r3, r2
 80029a8:	3b01      	subs	r3, #1
 80029aa:	121b      	asrs	r3, r3, #8
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fe8c 	bl	80026cc <_Z14LCD_Write_Datat>
	LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 80029b4:	88ba      	ldrh	r2, [r7, #4]
 80029b6:	883b      	ldrh	r3, [r7, #0]
 80029b8:	4413      	add	r3, r2
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29b      	uxth	r3, r3
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fe81 	bl	80026cc <_Z14LCD_Write_Datat>

}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd90      	pop	{r4, r7, pc}

080029d2 <_Z13LCD_FillColormt>:

void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b084      	sub	sp, #16
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	460b      	mov	r3, r1
 80029dc:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]

	/* memory write */
	LCD_Write_Cmd( CMD_SetPixel);
 80029e2:	202c      	movs	r0, #44	; 0x2c
 80029e4:	f7ff fe64 	bl	80026b0 <_Z13LCD_Write_Cmdt>

	for (i = 0; i < usPoint; i++)
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d207      	bcs.n	8002a04 <_Z13LCD_FillColormt+0x32>
		LCD_Write_Data(usColor);
 80029f4:	887b      	ldrh	r3, [r7, #2]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fe68 	bl	80026cc <_Z14LCD_Write_Datat>
	for (i = 0; i < usPoint; i++)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	3301      	adds	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	e7f3      	b.n	80029ec <_Z13LCD_FillColormt+0x1a>

}
 8002a04:	bf00      	nop
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <_Z9LCD_Clearttttt>:

void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth,
		uint16_t usHeight, uint16_t usColor) {
 8002a0c:	b590      	push	{r4, r7, lr}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4604      	mov	r4, r0
 8002a14:	4608      	mov	r0, r1
 8002a16:	4611      	mov	r1, r2
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4623      	mov	r3, r4
 8002a1c:	80fb      	strh	r3, [r7, #6]
 8002a1e:	4603      	mov	r3, r0
 8002a20:	80bb      	strh	r3, [r7, #4]
 8002a22:	460b      	mov	r3, r1
 8002a24:	807b      	strh	r3, [r7, #2]
 8002a26:	4613      	mov	r3, r2
 8002a28:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 8002a2a:	883b      	ldrh	r3, [r7, #0]
 8002a2c:	887a      	ldrh	r2, [r7, #2]
 8002a2e:	88b9      	ldrh	r1, [r7, #4]
 8002a30:	88f8      	ldrh	r0, [r7, #6]
 8002a32:	f7ff ff75 	bl	8002920 <_Z14LCD_OpenWindowtttt>
	LCD_FillColor(usWidth * usHeight, usColor);
 8002a36:	887b      	ldrh	r3, [r7, #2]
 8002a38:	883a      	ldrh	r2, [r7, #0]
 8002a3a:	fb02 f303 	mul.w	r3, r2, r3
 8002a3e:	461a      	mov	r2, r3
 8002a40:	8b3b      	ldrh	r3, [r7, #24]
 8002a42:	4619      	mov	r1, r3
 8002a44:	4610      	mov	r0, r2
 8002a46:	f7ff ffc4 	bl	80029d2 <_Z13LCD_FillColormt>

}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd90      	pop	{r4, r7, pc}

08002a52 <_Z12LCD_DrawLinettttt>:
	return usPixelData;

}

void LCD_DrawLine(uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2,
		uint16_t usColor) {
 8002a52:	b590      	push	{r4, r7, lr}
 8002a54:	b08d      	sub	sp, #52	; 0x34
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	4604      	mov	r4, r0
 8002a5a:	4608      	mov	r0, r1
 8002a5c:	4611      	mov	r1, r2
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4623      	mov	r3, r4
 8002a62:	80fb      	strh	r3, [r7, #6]
 8002a64:	4603      	mov	r3, r0
 8002a66:	80bb      	strh	r3, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	807b      	strh	r3, [r7, #2]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	803b      	strh	r3, [r7, #0]
	uint16_t us;
	uint16_t usC_Current, usP_Current;

	int32_t lError_C = 0, lError_P = 0, lDelta_C, lDelta_P, lDistance;
 8002a70:	2300      	movs	r3, #0
 8002a72:	627b      	str	r3, [r7, #36]	; 0x24
 8002a74:	2300      	movs	r3, #0
 8002a76:	623b      	str	r3, [r7, #32]
	int32_t lIncrease_C, lIncrease_P;

	lDelta_C = usC2 - usC1;
 8002a78:	887a      	ldrh	r2, [r7, #2]
 8002a7a:	88fb      	ldrh	r3, [r7, #6]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	61fb      	str	r3, [r7, #28]
	lDelta_P = usP2 - usP1;
 8002a80:	883a      	ldrh	r2, [r7, #0]
 8002a82:	88bb      	ldrh	r3, [r7, #4]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	61bb      	str	r3, [r7, #24]

	usC_Current = usC1;
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	85bb      	strh	r3, [r7, #44]	; 0x2c
	usP_Current = usP1;
 8002a8c:	88bb      	ldrh	r3, [r7, #4]
 8002a8e:	857b      	strh	r3, [r7, #42]	; 0x2a

	if (lDelta_C > 0)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	dd02      	ble.n	8002a9c <_Z12LCD_DrawLinettttt+0x4a>
		lIncrease_C = 1;
 8002a96:	2301      	movs	r3, #1
 8002a98:	613b      	str	r3, [r7, #16]
 8002a9a:	e00b      	b.n	8002ab4 <_Z12LCD_DrawLinettttt+0x62>

	else if (lDelta_C == 0)
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d102      	bne.n	8002aa8 <_Z12LCD_DrawLinettttt+0x56>
		lIncrease_C = 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	e005      	b.n	8002ab4 <_Z12LCD_DrawLinettttt+0x62>

	else {
		lIncrease_C = -1;
 8002aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8002aac:	613b      	str	r3, [r7, #16]
		lDelta_C = -lDelta_C;
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	425b      	negs	r3, r3
 8002ab2:	61fb      	str	r3, [r7, #28]
	}

	if (lDelta_P > 0)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	dd02      	ble.n	8002ac0 <_Z12LCD_DrawLinettttt+0x6e>
		lIncrease_P = 1;
 8002aba:	2301      	movs	r3, #1
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	e00b      	b.n	8002ad8 <_Z12LCD_DrawLinettttt+0x86>

	else if (lDelta_P == 0)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d102      	bne.n	8002acc <_Z12LCD_DrawLinettttt+0x7a>
		lIncrease_P = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	e005      	b.n	8002ad8 <_Z12LCD_DrawLinettttt+0x86>
	else {
		lIncrease_P = -1;
 8002acc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad0:	60fb      	str	r3, [r7, #12]
		lDelta_P = -lDelta_P;
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	425b      	negs	r3, r3
 8002ad6:	61bb      	str	r3, [r7, #24]
	}

	if (lDelta_C > lDelta_P)
 8002ad8:	69fa      	ldr	r2, [r7, #28]
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	dd02      	ble.n	8002ae6 <_Z12LCD_DrawLinettttt+0x94>
		lDistance = lDelta_C;
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	e001      	b.n	8002aea <_Z12LCD_DrawLinettttt+0x98>

	else
		lDistance = lDelta_P;
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	617b      	str	r3, [r7, #20]

	for (us = 0; us <= lDistance + 1; us++) {
 8002aea:	2300      	movs	r3, #0
 8002aec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002aee:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	3301      	adds	r3, #1
 8002af4:	429a      	cmp	r2, r3
 8002af6:	dc2c      	bgt.n	8002b52 <_Z12LCD_DrawLinettttt+0x100>
		LCD_DrawDot(usC_Current, usP_Current, usColor);
 8002af8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8002afc:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8002afe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 f8ff 	bl	8002d04 <_Z11LCD_DrawDotttt>

		lError_C += lDelta_C;
 8002b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	627b      	str	r3, [r7, #36]	; 0x24
		lError_P += lDelta_P;
 8002b0e:	6a3a      	ldr	r2, [r7, #32]
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	4413      	add	r3, r2
 8002b14:	623b      	str	r3, [r7, #32]

		if (lError_C > lDistance) {
 8002b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	dd08      	ble.n	8002b30 <_Z12LCD_DrawLinettttt+0xde>
			lError_C -= lDistance;
 8002b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
			usC_Current += lIncrease_C;
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002b2c:	4413      	add	r3, r2
 8002b2e:	85bb      	strh	r3, [r7, #44]	; 0x2c
		}

		if (lError_P > lDistance) {
 8002b30:	6a3a      	ldr	r2, [r7, #32]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	dd08      	ble.n	8002b4a <_Z12LCD_DrawLinettttt+0xf8>
			lError_P -= lDistance;
 8002b38:	6a3a      	ldr	r2, [r7, #32]
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	623b      	str	r3, [r7, #32]
			usP_Current += lIncrease_P;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002b46:	4413      	add	r3, r2
 8002b48:	857b      	strh	r3, [r7, #42]	; 0x2a
	for (us = 0; us <= lDistance + 1; us++) {
 8002b4a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002b50:	e7cd      	b.n	8002aee <_Z12LCD_DrawLinettttt+0x9c>
		}

	}

}
 8002b52:	bf00      	nop
 8002b54:	3734      	adds	r7, #52	; 0x34
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd90      	pop	{r4, r7, pc}

08002b5a <_Z22LCD_DrawEmptyRectanglettttt>:
void LCD_DrawEmptyRectangle(uint16_t usC1, uint16_t usP1, uint16_t usC2,
		uint16_t usP2, uint16_t usColor) {
 8002b5a:	b590      	push	{r4, r7, lr}
 8002b5c:	b087      	sub	sp, #28
 8002b5e:	af02      	add	r7, sp, #8
 8002b60:	4604      	mov	r4, r0
 8002b62:	4608      	mov	r0, r1
 8002b64:	4611      	mov	r1, r2
 8002b66:	461a      	mov	r2, r3
 8002b68:	4623      	mov	r3, r4
 8002b6a:	80fb      	strh	r3, [r7, #6]
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	80bb      	strh	r3, [r7, #4]
 8002b70:	460b      	mov	r3, r1
 8002b72:	807b      	strh	r3, [r7, #2]
 8002b74:	4613      	mov	r3, r2
 8002b76:	803b      	strh	r3, [r7, #0]
	for (int i = 0; i <= 3; i++) {
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2b03      	cmp	r3, #3
 8002b80:	dc47      	bgt.n	8002c12 <_Z22LCD_DrawEmptyRectanglettttt+0xb8>
		LCD_DrawLine(usC1, usP1 + i, usC2, usP1 + i, usColor);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	88bb      	ldrh	r3, [r7, #4]
 8002b88:	4413      	add	r3, r2
 8002b8a:	b299      	uxth	r1, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	88bb      	ldrh	r3, [r7, #4]
 8002b92:	4413      	add	r3, r2
 8002b94:	b29c      	uxth	r4, r3
 8002b96:	887a      	ldrh	r2, [r7, #2]
 8002b98:	88f8      	ldrh	r0, [r7, #6]
 8002b9a:	8c3b      	ldrh	r3, [r7, #32]
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	4623      	mov	r3, r4
 8002ba0:	f7ff ff57 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		LCD_DrawLine(usC1, usP2 + i, usC2, usP2 + i, usColor);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	883b      	ldrh	r3, [r7, #0]
 8002baa:	4413      	add	r3, r2
 8002bac:	b299      	uxth	r1, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	883b      	ldrh	r3, [r7, #0]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	b29c      	uxth	r4, r3
 8002bb8:	887a      	ldrh	r2, [r7, #2]
 8002bba:	88f8      	ldrh	r0, [r7, #6]
 8002bbc:	8c3b      	ldrh	r3, [r7, #32]
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	4623      	mov	r3, r4
 8002bc2:	f7ff ff46 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		LCD_DrawLine(usC1 + i, usP1, usC1 + i, usP2, usColor);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	88fb      	ldrh	r3, [r7, #6]
 8002bcc:	4413      	add	r3, r2
 8002bce:	b298      	uxth	r0, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	88fb      	ldrh	r3, [r7, #6]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	883c      	ldrh	r4, [r7, #0]
 8002bdc:	88b9      	ldrh	r1, [r7, #4]
 8002bde:	8c3b      	ldrh	r3, [r7, #32]
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	4623      	mov	r3, r4
 8002be4:	f7ff ff35 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		LCD_DrawLine(usC2 - i, usP1, usC2 - i, usP2, usColor);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	887a      	ldrh	r2, [r7, #2]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	b298      	uxth	r0, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	887a      	ldrh	r2, [r7, #2]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	883c      	ldrh	r4, [r7, #0]
 8002bfe:	88b9      	ldrh	r1, [r7, #4]
 8002c00:	8c3b      	ldrh	r3, [r7, #32]
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	4623      	mov	r3, r4
 8002c06:	f7ff ff24 	bl	8002a52 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i <= 3; i++) {
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	e7b4      	b.n	8002b7c <_Z22LCD_DrawEmptyRectanglettttt+0x22>
	}
}
 8002c12:	bf00      	nop
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd90      	pop	{r4, r7, pc}
	...

08002c1c <_Z12LCD_DrawCharttc>:

void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	80fb      	strh	r3, [r7, #6]
 8002c26:	460b      	mov	r3, r1
 8002c28:	80bb      	strh	r3, [r7, #4]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 8002c2e:	78fb      	ldrb	r3, [r7, #3]
 8002c30:	3b20      	subs	r3, #32
 8002c32:	733b      	strb	r3, [r7, #12]

	LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 8002c34:	88b9      	ldrh	r1, [r7, #4]
 8002c36:	88f8      	ldrh	r0, [r7, #6]
 8002c38:	2310      	movs	r3, #16
 8002c3a:	2208      	movs	r2, #8
 8002c3c:	f7ff fe70 	bl	8002920 <_Z14LCD_OpenWindowtttt>

	LCD_Write_Cmd( CMD_SetPixel);
 8002c40:	202c      	movs	r0, #44	; 0x2c
 8002c42:	f7ff fd35 	bl	80026b0 <_Z13LCD_Write_Cmdt>

	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8002c46:	2300      	movs	r3, #0
 8002c48:	73bb      	strb	r3, [r7, #14]
 8002c4a:	7bbb      	ldrb	r3, [r7, #14]
 8002c4c:	2b0f      	cmp	r3, #15
 8002c4e:	d824      	bhi.n	8002c9a <_Z12LCD_DrawCharttc+0x7e>
		ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8002c50:	7b3a      	ldrb	r2, [r7, #12]
 8002c52:	7bbb      	ldrb	r3, [r7, #14]
 8002c54:	4913      	ldr	r1, [pc, #76]	; (8002ca4 <_Z12LCD_DrawCharttc+0x88>)
 8002c56:	0112      	lsls	r2, r2, #4
 8002c58:	440a      	add	r2, r1
 8002c5a:	4413      	add	r3, r2
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	73fb      	strb	r3, [r7, #15]

		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8002c60:	2300      	movs	r3, #0
 8002c62:	737b      	strb	r3, [r7, #13]
 8002c64:	7b7b      	ldrb	r3, [r7, #13]
 8002c66:	2b07      	cmp	r3, #7
 8002c68:	d813      	bhi.n	8002c92 <_Z12LCD_DrawCharttc+0x76>
			if (ucTemp & 0x01)
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d004      	beq.n	8002c7e <_Z12LCD_DrawCharttc+0x62>
				LCD_Write_Data( WHITE);
 8002c74:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002c78:	f7ff fd28 	bl	80026cc <_Z14LCD_Write_Datat>
 8002c7c:	e002      	b.n	8002c84 <_Z12LCD_DrawCharttc+0x68>

			else
				LCD_Write_Data( BLACK);
 8002c7e:	2000      	movs	r0, #0
 8002c80:	f7ff fd24 	bl	80026cc <_Z14LCD_Write_Datat>

			ucTemp >>= 1;
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	085b      	lsrs	r3, r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8002c8a:	7b7b      	ldrb	r3, [r7, #13]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	737b      	strb	r3, [r7, #13]
 8002c90:	e7e8      	b.n	8002c64 <_Z12LCD_DrawCharttc+0x48>
	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8002c92:	7bbb      	ldrb	r3, [r7, #14]
 8002c94:	3301      	adds	r3, #1
 8002c96:	73bb      	strb	r3, [r7, #14]
 8002c98:	e7d7      	b.n	8002c4a <_Z12LCD_DrawCharttc+0x2e>

		}

	}

}
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	080074a0 	.word	0x080074a0

08002ca8 <_Z14LCD_DrawStringttPKc>:

void LCD_DrawString(uint16_t usC, uint16_t usP, const char *pStr) {
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	603a      	str	r2, [r7, #0]
 8002cb2:	80fb      	strh	r3, [r7, #6]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	80bb      	strh	r3, [r7, #4]
	while (*pStr != '\0') {
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d01d      	beq.n	8002cfc <_Z14LCD_DrawStringttPKc+0x54>
		if ((usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR)
 8002cc0:	88fb      	ldrh	r3, [r7, #6]
 8002cc2:	2be8      	cmp	r3, #232	; 0xe8
 8002cc4:	d904      	bls.n	8002cd0 <_Z14LCD_DrawStringttPKc+0x28>
				> LCD_DispWindow_COLUMN) {
			usC = LCD_DispWindow_Start_COLUMN;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8002cca:	88bb      	ldrh	r3, [r7, #4]
 8002ccc:	3310      	adds	r3, #16
 8002cce:	80bb      	strh	r3, [r7, #4]
		}

		if ((usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR)
 8002cd0:	88bb      	ldrh	r3, [r7, #4]
 8002cd2:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002cd6:	d903      	bls.n	8002ce0 <_Z14LCD_DrawStringttPKc+0x38>
				> LCD_DispWindow_PAGE) {
			usC = LCD_DispWindow_Start_COLUMN;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	80bb      	strh	r3, [r7, #4]
		}

		LCD_DrawChar(usC, usP, *pStr);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	781a      	ldrb	r2, [r3, #0]
 8002ce4:	88b9      	ldrh	r1, [r7, #4]
 8002ce6:	88fb      	ldrh	r3, [r7, #6]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff97 	bl	8002c1c <_Z12LCD_DrawCharttc>

		pStr++;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	603b      	str	r3, [r7, #0]

		usC += WIDTH_EN_CHAR;
 8002cf4:	88fb      	ldrh	r3, [r7, #6]
 8002cf6:	3308      	adds	r3, #8
 8002cf8:	80fb      	strh	r3, [r7, #6]
	while (*pStr != '\0') {
 8002cfa:	e7dd      	b.n	8002cb8 <_Z14LCD_DrawStringttPKc+0x10>

	}

}
 8002cfc:	bf00      	nop
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <_Z11LCD_DrawDotttt>:

//Task 2
void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	80fb      	strh	r3, [r7, #6]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	80bb      	strh	r3, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	807b      	strh	r3, [r7, #2]
	/*
	 *  Task 2 : Implement the LCD_DrawDot to turn on a particular dot on the LCD.
	 */
	LCD_OpenWindow(usCOLUMN, usPAGE, 1, 1);
 8002d16:	88b9      	ldrh	r1, [r7, #4]
 8002d18:	88f8      	ldrh	r0, [r7, #6]
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f7ff fdff 	bl	8002920 <_Z14LCD_OpenWindowtttt>
	LCD_Write_Cmd( CMD_SetPixel);
 8002d22:	202c      	movs	r0, #44	; 0x2c
 8002d24:	f7ff fcc4 	bl	80026b0 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(usColor);
 8002d28:	887b      	ldrh	r3, [r7, #2]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff fcce 	bl	80026cc <_Z14LCD_Write_Datat>
}
 8002d30:	bf00      	nop
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <_Z12LCD_DrawBallttt>:
		LCD_DrawDot(usC + SR * cos(i), usP + LR * sin(i), usColor);
	}
}

// Input location of the top left pixel of the ball
void LCD_DrawBall(uint16_t usC, uint16_t usP, uint16_t usColor) {
 8002d38:	b590      	push	{r4, r7, lr}
 8002d3a:	b087      	sub	sp, #28
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	4603      	mov	r3, r0
 8002d40:	80fb      	strh	r3, [r7, #6]
 8002d42:	460b      	mov	r3, r1
 8002d44:	80bb      	strh	r3, [r7, #4]
 8002d46:	4613      	mov	r3, r2
 8002d48:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i <= ballWidith; i++) {
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2b05      	cmp	r3, #5
 8002d52:	dc17      	bgt.n	8002d84 <_Z12LCD_DrawBallttt+0x4c>
		LCD_DrawLine(usC, usP + i, usC + ballWidith, usP + i, usColor);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	88bb      	ldrh	r3, [r7, #4]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	b299      	uxth	r1, r3
 8002d5e:	88fb      	ldrh	r3, [r7, #6]
 8002d60:	3305      	adds	r3, #5
 8002d62:	b29c      	uxth	r4, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	88bb      	ldrh	r3, [r7, #4]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	88f8      	ldrh	r0, [r7, #6]
 8002d70:	887b      	ldrh	r3, [r7, #2]
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	4613      	mov	r3, r2
 8002d76:	4622      	mov	r2, r4
 8002d78:	f7ff fe6b 	bl	8002a52 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i <= ballWidith; i++) {
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	e7e4      	b.n	8002d4e <_Z12LCD_DrawBallttt+0x16>
	}
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd90      	pop	{r4, r7, pc}

08002d8c <_Z12LCD_MoveBalltttt>:
// Current location first then new location
void LCD_MoveBall(uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2) {
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af02      	add	r7, sp, #8
 8002d92:	4604      	mov	r4, r0
 8002d94:	4608      	mov	r0, r1
 8002d96:	4611      	mov	r1, r2
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4623      	mov	r3, r4
 8002d9c:	80fb      	strh	r3, [r7, #6]
 8002d9e:	4603      	mov	r3, r0
 8002da0:	80bb      	strh	r3, [r7, #4]
 8002da2:	460b      	mov	r3, r1
 8002da4:	807b      	strh	r3, [r7, #2]
 8002da6:	4613      	mov	r3, r2
 8002da8:	803b      	strh	r3, [r7, #0]
	int xDisplacement = usC1 - usC2;
 8002daa:	88fa      	ldrh	r2, [r7, #6]
 8002dac:	887b      	ldrh	r3, [r7, #2]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	60fb      	str	r3, [r7, #12]
	int yDisplacement = usP1 - usP2;
 8002db2:	88ba      	ldrh	r2, [r7, #4]
 8002db4:	883b      	ldrh	r3, [r7, #0]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	60bb      	str	r3, [r7, #8]
	if(xDisplacement == 0 && yDisplacement == 0){
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d103      	bne.n	8002dc8 <_Z12LCD_MoveBalltttt+0x3c>
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 8085 	beq.w	8002ed2 <_Z12LCD_MoveBalltttt+0x146>
		return;
	}
	if(xDisplacement<0){ // ball moved right
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	da1c      	bge.n	8002e08 <_Z12LCD_MoveBalltttt+0x7c>
		LCD_DrawLine(usC1,usP1,usC1,usP1+ballWidith,BLACK);
 8002dce:	88bb      	ldrh	r3, [r7, #4]
 8002dd0:	3305      	adds	r3, #5
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	88fa      	ldrh	r2, [r7, #6]
 8002dd6:	88b9      	ldrh	r1, [r7, #4]
 8002dd8:	88f8      	ldrh	r0, [r7, #6]
 8002dda:	2400      	movs	r4, #0
 8002ddc:	9400      	str	r4, [sp, #0]
 8002dde:	f7ff fe38 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		usC1++;
 8002de2:	88fb      	ldrh	r3, [r7, #6]
 8002de4:	3301      	adds	r3, #1
 8002de6:	80fb      	strh	r3, [r7, #6]
		LCD_DrawLine(usC1+ballWidith,usP1,usC1+ballWidith,usP1+ballWidith,WHITE);
 8002de8:	88fb      	ldrh	r3, [r7, #6]
 8002dea:	3305      	adds	r3, #5
 8002dec:	b298      	uxth	r0, r3
 8002dee:	88fb      	ldrh	r3, [r7, #6]
 8002df0:	3305      	adds	r3, #5
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	88bb      	ldrh	r3, [r7, #4]
 8002df6:	3305      	adds	r3, #5
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	88b9      	ldrh	r1, [r7, #4]
 8002dfc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002e00:	9400      	str	r4, [sp, #0]
 8002e02:	f7ff fe26 	bl	8002a52 <_Z12LCD_DrawLinettttt>
 8002e06:	e01e      	b.n	8002e46 <_Z12LCD_MoveBalltttt+0xba>
	}else if(xDisplacement>0){ // ball moved left
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	dd1b      	ble.n	8002e46 <_Z12LCD_MoveBalltttt+0xba>
		LCD_DrawLine(usC1+ballWidith,usP1,usC1+ballWidith,usP1+ballWidith,BLACK);
 8002e0e:	88fb      	ldrh	r3, [r7, #6]
 8002e10:	3305      	adds	r3, #5
 8002e12:	b298      	uxth	r0, r3
 8002e14:	88fb      	ldrh	r3, [r7, #6]
 8002e16:	3305      	adds	r3, #5
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	88bb      	ldrh	r3, [r7, #4]
 8002e1c:	3305      	adds	r3, #5
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	88b9      	ldrh	r1, [r7, #4]
 8002e22:	2400      	movs	r4, #0
 8002e24:	9400      	str	r4, [sp, #0]
 8002e26:	f7ff fe14 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		usC1--;
 8002e2a:	88fb      	ldrh	r3, [r7, #6]
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	80fb      	strh	r3, [r7, #6]
		LCD_DrawLine(usC1,usP1,usC1,usP1+ballWidith,WHITE);
 8002e30:	88bb      	ldrh	r3, [r7, #4]
 8002e32:	3305      	adds	r3, #5
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	88fa      	ldrh	r2, [r7, #6]
 8002e38:	88b9      	ldrh	r1, [r7, #4]
 8002e3a:	88f8      	ldrh	r0, [r7, #6]
 8002e3c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002e40:	9400      	str	r4, [sp, #0]
 8002e42:	f7ff fe06 	bl	8002a52 <_Z12LCD_DrawLinettttt>
	}
	if(yDisplacement<0){ // ball moved down
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	da1c      	bge.n	8002e86 <_Z12LCD_MoveBalltttt+0xfa>
		LCD_DrawLine(usC1,usP1,usC1+ballWidith,usP1,BLACK);
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	3305      	adds	r3, #5
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	88bb      	ldrh	r3, [r7, #4]
 8002e54:	88b9      	ldrh	r1, [r7, #4]
 8002e56:	88f8      	ldrh	r0, [r7, #6]
 8002e58:	2400      	movs	r4, #0
 8002e5a:	9400      	str	r4, [sp, #0]
 8002e5c:	f7ff fdf9 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		usP1++;
 8002e60:	88bb      	ldrh	r3, [r7, #4]
 8002e62:	3301      	adds	r3, #1
 8002e64:	80bb      	strh	r3, [r7, #4]
		LCD_DrawLine(usC1,usP1+ballWidith,usC1+ballWidith,usP1+ballWidith,WHITE);
 8002e66:	88bb      	ldrh	r3, [r7, #4]
 8002e68:	3305      	adds	r3, #5
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	88fb      	ldrh	r3, [r7, #6]
 8002e6e:	3305      	adds	r3, #5
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	88bb      	ldrh	r3, [r7, #4]
 8002e74:	3305      	adds	r3, #5
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	88f8      	ldrh	r0, [r7, #6]
 8002e7a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002e7e:	9400      	str	r4, [sp, #0]
 8002e80:	f7ff fde7 	bl	8002a52 <_Z12LCD_DrawLinettttt>
 8002e84:	e01e      	b.n	8002ec4 <_Z12LCD_MoveBalltttt+0x138>
	}else if(yDisplacement>0){ // ball moved up
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	dd1b      	ble.n	8002ec4 <_Z12LCD_MoveBalltttt+0x138>
		LCD_DrawLine(usC1,usP1+ballWidith,usC1+ballWidith,usP1+ballWidith,BLACK);
 8002e8c:	88bb      	ldrh	r3, [r7, #4]
 8002e8e:	3305      	adds	r3, #5
 8002e90:	b299      	uxth	r1, r3
 8002e92:	88fb      	ldrh	r3, [r7, #6]
 8002e94:	3305      	adds	r3, #5
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	88bb      	ldrh	r3, [r7, #4]
 8002e9a:	3305      	adds	r3, #5
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	88f8      	ldrh	r0, [r7, #6]
 8002ea0:	2400      	movs	r4, #0
 8002ea2:	9400      	str	r4, [sp, #0]
 8002ea4:	f7ff fdd5 	bl	8002a52 <_Z12LCD_DrawLinettttt>
		usP1--;
 8002ea8:	88bb      	ldrh	r3, [r7, #4]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	80bb      	strh	r3, [r7, #4]
		LCD_DrawLine(usC1,usP1,usC1+ballWidith,usP1,WHITE);
 8002eae:	88fb      	ldrh	r3, [r7, #6]
 8002eb0:	3305      	adds	r3, #5
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	88bb      	ldrh	r3, [r7, #4]
 8002eb6:	88b9      	ldrh	r1, [r7, #4]
 8002eb8:	88f8      	ldrh	r0, [r7, #6]
 8002eba:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002ebe:	9400      	str	r4, [sp, #0]
 8002ec0:	f7ff fdc7 	bl	8002a52 <_Z12LCD_DrawLinettttt>
	}
	LCD_MoveBall(usC1,usP1,usC2,usP2);
 8002ec4:	883b      	ldrh	r3, [r7, #0]
 8002ec6:	887a      	ldrh	r2, [r7, #2]
 8002ec8:	88b9      	ldrh	r1, [r7, #4]
 8002eca:	88f8      	ldrh	r0, [r7, #6]
 8002ecc:	f7ff ff5e 	bl	8002d8c <_Z12LCD_MoveBalltttt>
 8002ed0:	e000      	b.n	8002ed4 <_Z12LCD_MoveBalltttt+0x148>
		return;
 8002ed2:	bf00      	nop
}
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd90      	pop	{r4, r7, pc}

08002eda <_Z14LCD_DrawPlayerttt>:

void LCD_DrawPlayer(uint16_t usC, uint16_t usP, uint16_t usColor) {
 8002eda:	b590      	push	{r4, r7, lr}
 8002edc:	b087      	sub	sp, #28
 8002ede:	af02      	add	r7, sp, #8
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	80fb      	strh	r3, [r7, #6]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	80bb      	strh	r3, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i <= playerHeight; i++) {
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2b05      	cmp	r3, #5
 8002ef4:	dc17      	bgt.n	8002f26 <_Z14LCD_DrawPlayerttt+0x4c>
		LCD_DrawLine(usC, usP + i, usC + playerWidith, usP + i, usColor);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	88bb      	ldrh	r3, [r7, #4]
 8002efc:	4413      	add	r3, r2
 8002efe:	b299      	uxth	r1, r3
 8002f00:	88fb      	ldrh	r3, [r7, #6]
 8002f02:	332d      	adds	r3, #45	; 0x2d
 8002f04:	b29c      	uxth	r4, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	88bb      	ldrh	r3, [r7, #4]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	88f8      	ldrh	r0, [r7, #6]
 8002f12:	887b      	ldrh	r3, [r7, #2]
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	4613      	mov	r3, r2
 8002f18:	4622      	mov	r2, r4
 8002f1a:	f7ff fd9a 	bl	8002a52 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i <= playerHeight; i++) {
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	3301      	adds	r3, #1
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	e7e4      	b.n	8002ef0 <_Z14LCD_DrawPlayerttt+0x16>
	}
}
 8002f26:	bf00      	nop
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd90      	pop	{r4, r7, pc}

08002f2e <_Z14LCD_MovePlayertttt>:
void LCD_MovePlayer(uint16_t usC1, uint16_t usP1, uint16_t usC2,
		uint16_t usP2) {
 8002f2e:	b590      	push	{r4, r7, lr}
 8002f30:	b089      	sub	sp, #36	; 0x24
 8002f32:	af02      	add	r7, sp, #8
 8002f34:	4604      	mov	r4, r0
 8002f36:	4608      	mov	r0, r1
 8002f38:	4611      	mov	r1, r2
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4623      	mov	r3, r4
 8002f3e:	80fb      	strh	r3, [r7, #6]
 8002f40:	4603      	mov	r3, r0
 8002f42:	80bb      	strh	r3, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	807b      	strh	r3, [r7, #2]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	803b      	strh	r3, [r7, #0]

	int displacement = usC1 - usC2;
 8002f4c:	88fa      	ldrh	r2, [r7, #6]
 8002f4e:	887b      	ldrh	r3, [r7, #2]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	613b      	str	r3, [r7, #16]
	int absDisplacement = abs(displacement);
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bfb8      	it	lt
 8002f5a:	425b      	neglt	r3, r3
 8002f5c:	60fb      	str	r3, [r7, #12]
	if (absDisplacement >= playerWidith) { // whole player display needs to be updated
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b2c      	cmp	r3, #44	; 0x2c
 8002f62:	dd0d      	ble.n	8002f80 <_Z14LCD_MovePlayertttt+0x52>
		LCD_DrawPlayer(usC1, usP1, BLACK);
 8002f64:	88b9      	ldrh	r1, [r7, #4]
 8002f66:	88fb      	ldrh	r3, [r7, #6]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff ffb5 	bl	8002eda <_Z14LCD_DrawPlayerttt>
		LCD_DrawPlayer(usC2, usP2, WHITE);
 8002f70:	8839      	ldrh	r1, [r7, #0]
 8002f72:	887b      	ldrh	r3, [r7, #2]
 8002f74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff ffae 	bl	8002eda <_Z14LCD_DrawPlayerttt>
		return;
 8002f7e:	e063      	b.n	8003048 <_Z14LCD_MovePlayertttt+0x11a>
	}
	for (int i = 0; i < absDisplacement; i++) {
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	da5d      	bge.n	8003048 <_Z14LCD_MovePlayertttt+0x11a>
		if (displacement < 0) { // player moved right
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	da29      	bge.n	8002fe6 <_Z14LCD_MovePlayertttt+0xb8>
			LCD_DrawLine(usC1 + i, usP1, usC1 + i, usP1 + playerHeight, BLACK);
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	88fb      	ldrh	r3, [r7, #6]
 8002f98:	4413      	add	r3, r2
 8002f9a:	b298      	uxth	r0, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	88bb      	ldrh	r3, [r7, #4]
 8002fa8:	3305      	adds	r3, #5
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	88b9      	ldrh	r1, [r7, #4]
 8002fae:	2400      	movs	r4, #0
 8002fb0:	9400      	str	r4, [sp, #0]
 8002fb2:	f7ff fd4e 	bl	8002a52 <_Z12LCD_DrawLinettttt>
			LCD_DrawLine(usC1 + playerWidith + i + 1, usP2,
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	332e      	adds	r3, #46	; 0x2e
 8002fc2:	b298      	uxth	r0, r3
					usC1 + playerWidith + i + 1, usP2 + playerHeight, WHITE);
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	88fb      	ldrh	r3, [r7, #6]
 8002fca:	4413      	add	r3, r2
 8002fcc:	b29b      	uxth	r3, r3
			LCD_DrawLine(usC1 + playerWidith + i + 1, usP2,
 8002fce:	332e      	adds	r3, #46	; 0x2e
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	883b      	ldrh	r3, [r7, #0]
 8002fd4:	3305      	adds	r3, #5
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	8839      	ldrh	r1, [r7, #0]
 8002fda:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002fde:	9400      	str	r4, [sp, #0]
 8002fe0:	f7ff fd37 	bl	8002a52 <_Z12LCD_DrawLinettttt>
 8002fe4:	e02c      	b.n	8003040 <_Z14LCD_MovePlayertttt+0x112>
		} else { // player moved left
			LCD_DrawLine(usC1 + playerWidith - i, usP2, usC1 + playerWidith - i,
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	88fa      	ldrh	r2, [r7, #6]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	332d      	adds	r3, #45	; 0x2d
 8002ff2:	b298      	uxth	r0, r3
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	88fa      	ldrh	r2, [r7, #6]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	332d      	adds	r3, #45	; 0x2d
 8003000:	b29a      	uxth	r2, r3
 8003002:	883b      	ldrh	r3, [r7, #0]
 8003004:	3305      	adds	r3, #5
 8003006:	b29b      	uxth	r3, r3
 8003008:	8839      	ldrh	r1, [r7, #0]
 800300a:	2400      	movs	r4, #0
 800300c:	9400      	str	r4, [sp, #0]
 800300e:	f7ff fd20 	bl	8002a52 <_Z12LCD_DrawLinettttt>
					usP2 + playerHeight, BLACK);
			LCD_DrawLine(usC1 - i - 1, usP1, usC1 - i - 1, usP1 + playerHeight,
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	b29b      	uxth	r3, r3
 8003016:	88fa      	ldrh	r2, [r7, #6]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b298      	uxth	r0, r3
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	b29b      	uxth	r3, r3
 8003024:	88fa      	ldrh	r2, [r7, #6]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	b29b      	uxth	r3, r3
 800302a:	3b01      	subs	r3, #1
 800302c:	b29a      	uxth	r2, r3
 800302e:	88bb      	ldrh	r3, [r7, #4]
 8003030:	3305      	adds	r3, #5
 8003032:	b29b      	uxth	r3, r3
 8003034:	88b9      	ldrh	r1, [r7, #4]
 8003036:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800303a:	9400      	str	r4, [sp, #0]
 800303c:	f7ff fd09 	bl	8002a52 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i < absDisplacement; i++) {
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3301      	adds	r3, #1
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	e79d      	b.n	8002f84 <_Z14LCD_MovePlayertttt+0x56>
					WHITE);
		}
	}
}
 8003048:	371c      	adds	r7, #28
 800304a:	46bd      	mov	sp, r7
 800304c:	bd90      	pop	{r4, r7, pc}

0800304e <_Z11LCD_DrawNetv>:

void LCD_DrawNet() {
 800304e:	b580      	push	{r7, lr}
 8003050:	b082      	sub	sp, #8
 8003052:	af00      	add	r7, sp, #0
	for (int i = 0; i < LCD_DispWindow_COLUMN; i += 5) {
 8003054:	2300      	movs	r3, #0
 8003056:	607b      	str	r3, [r7, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2bef      	cmp	r3, #239	; 0xef
 800305c:	dc0b      	bgt.n	8003076 <_Z11LCD_DrawNetv+0x28>
		LCD_DrawDot(i, LCD_DispWindow_PAGE / 2, WHITE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	b29b      	uxth	r3, r3
 8003062:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003066:	21a0      	movs	r1, #160	; 0xa0
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff fe4b 	bl	8002d04 <_Z11LCD_DrawDotttt>
	for (int i = 0; i < LCD_DispWindow_COLUMN; i += 5) {
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	3305      	adds	r3, #5
 8003072:	607b      	str	r3, [r7, #4]
 8003074:	e7f0      	b.n	8003058 <_Z11LCD_DrawNetv+0xa>
	}
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
	...

08003080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b0a0      	sub	sp, #128	; 0x80
 8003084:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003086:	f001 f84f 	bl	8004128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800308a:	f000 f8a1 	bl	80031d0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800308e:	f000 fa3b 	bl	8003508 <_ZL12MX_GPIO_Initv>
  MX_FSMC_Init();
 8003092:	f000 fb4f 	bl	8003734 <_ZL12MX_FSMC_Initv>
  MX_ADC1_Init();
 8003096:	f000 f907 	bl	80032a8 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 800309a:	f000 f94d 	bl	8003338 <_ZL12MX_ADC2_Initv>
  MX_TIM4_Init();
 800309e:	f000 f993 	bl	80033c8 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */
	macXPT2046_CS_DISABLE();
 80030a2:	2200      	movs	r2, #0
 80030a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030a8:	4842      	ldr	r0, [pc, #264]	; (80031b4 <main+0x134>)
 80030aa:	f002 f868 	bl	800517e <HAL_GPIO_WritePin>
	LCD_INIT();
 80030ae:	f7ff fab4 	bl	800261a <_Z8LCD_INITv>
	HAL_ADCEx_Calibration_Start(&hadc1);
 80030b2:	4841      	ldr	r0, [pc, #260]	; (80031b8 <main+0x138>)
 80030b4:	f001 fcfc 	bl	8004ab0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2);
 80030b8:	4840      	ldr	r0, [pc, #256]	; (80031bc <main+0x13c>)
 80030ba:	f001 fcf9 	bl	8004ab0 <HAL_ADCEx_Calibration_Start>
	int k1Release = 0, k2Release =0;
 80030be:	2300      	movs	r3, #0
 80030c0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80030c2:	2300      	movs	r3, #0
 80030c4:	67bb      	str	r3, [r7, #120]	; 0x78
	Game game;
 80030c6:	463b      	mov	r3, r7
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fd fc81 	bl	80009d0 <_ZN4GameC1Ev>
	game.player[Player::player1].setADC_HandleTypeDef(&hadc1);
 80030ce:	463b      	mov	r3, r7
 80030d0:	3308      	adds	r3, #8
 80030d2:	4939      	ldr	r1, [pc, #228]	; (80031b8 <main+0x138>)
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fe fd52 	bl	8001b7e <_ZN6Player20setADC_HandleTypeDefEP19__ADC_HandleTypeDef>
	game.player[Player::player2].setADC_HandleTypeDef(&hadc2);
 80030da:	463b      	mov	r3, r7
 80030dc:	3328      	adds	r3, #40	; 0x28
 80030de:	4937      	ldr	r1, [pc, #220]	; (80031bc <main+0x13c>)
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7fe fd4c 	bl	8001b7e <_ZN6Player20setADC_HandleTypeDefEP19__ADC_HandleTypeDef>
	// TODO setADC for player2 when that is done
//	HAL_ADC_Start(&hadc1);
//			HAL_ADC_PollForConversion(&hadc1, 1000);
//game.menu.setCurrentMenu(Menu::vsBotGame);
	game.menu.displayCurrentMenu();
 80030e6:	463b      	mov	r3, r7
 80030e8:	3348      	adds	r3, #72	; 0x48
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe f9c2 	bl	8001474 <_ZN4Menu18displayCurrentMenuEv>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	int inputPin;
	while (1) {
		inputPin = HAL_GPIO_ReadPin(GPIOA, player1Touch_Pin);
 80030f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030f4:	4832      	ldr	r0, [pc, #200]	; (80031c0 <main+0x140>)
 80030f6:	f002 f82b 	bl	8005150 <HAL_GPIO_ReadPin>
 80030fa:	4603      	mov	r3, r0
 80030fc:	677b      	str	r3, [r7, #116]	; 0x74
		inputPin;
		if (ucXPT2046_TouchFlag == 1) {
 80030fe:	4b31      	ldr	r3, [pc, #196]	; (80031c4 <main+0x144>)
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b01      	cmp	r3, #1
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d013      	beq.n	800313a <main+0xba>
			if (game.getStart() == false) { // touch functions allowed only when game has not started
 8003112:	463b      	mov	r3, r7
 8003114:	4618      	mov	r0, r3
 8003116:	f7fd fc91 	bl	8000a3c <_ZN4Game8getStartEv>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf0c      	ite	eq
 8003120:	2301      	moveq	r3, #1
 8003122:	2300      	movne	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d004      	beq.n	8003134 <main+0xb4>
				game.menu.onClickListiener();
 800312a:	463b      	mov	r3, r7
 800312c:	3348      	adds	r3, #72	; 0x48
 800312e:	4618      	mov	r0, r3
 8003130:	f7fe fb7e 	bl	8001830 <_ZN4Menu16onClickListienerEv>
			}
			ucXPT2046_TouchFlag = 0;
 8003134:	4b23      	ldr	r3, [pc, #140]	; (80031c4 <main+0x144>)
 8003136:	2200      	movs	r2, #0
 8003138:	701a      	strb	r2, [r3, #0]
		}
		if (k1Flag == 1) { // check if k1 was press and run only 1 time
 800313a:	4b23      	ldr	r3, [pc, #140]	; (80031c8 <main+0x148>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b01      	cmp	r3, #1
 8003142:	bf0c      	ite	eq
 8003144:	2301      	moveq	r3, #1
 8003146:	2300      	movne	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d005      	beq.n	800315a <main+0xda>
			k1Release = 1;
 800314e:	2301      	movs	r3, #1
 8003150:	67fb      	str	r3, [r7, #124]	; 0x7c
			k1Flag = 0;
 8003152:	4b1d      	ldr	r3, [pc, #116]	; (80031c8 <main+0x148>)
 8003154:	2200      	movs	r2, #0
 8003156:	701a      	strb	r2, [r3, #0]
 8003158:	e00b      	b.n	8003172 <main+0xf2>
		} else if (k1Release == 1) {
 800315a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800315c:	2b01      	cmp	r3, #1
 800315e:	d108      	bne.n	8003172 <main+0xf2>
			k1Release = 0;
 8003160:	2300      	movs	r3, #0
 8003162:	67fb      	str	r3, [r7, #124]	; 0x7c
			k1Flag = 0;
 8003164:	4b18      	ldr	r3, [pc, #96]	; (80031c8 <main+0x148>)
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
			game.quit();
 800316a:	463b      	mov	r3, r7
 800316c:	4618      	mov	r0, r3
 800316e:	f7fd fc70 	bl	8000a52 <_ZN4Game4quitEv>
		}
		if (k2Flag == 1) { // check if k2 was press and run only 1 time
 8003172:	4b16      	ldr	r3, [pc, #88]	; (80031cc <main+0x14c>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b01      	cmp	r3, #1
 800317a:	bf0c      	ite	eq
 800317c:	2301      	moveq	r3, #1
 800317e:	2300      	movne	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d005      	beq.n	8003192 <main+0x112>
			k2Release = 1;
 8003186:	2301      	movs	r3, #1
 8003188:	67bb      	str	r3, [r7, #120]	; 0x78
			k2Flag = 0;
 800318a:	4b10      	ldr	r3, [pc, #64]	; (80031cc <main+0x14c>)
 800318c:	2200      	movs	r2, #0
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	e00b      	b.n	80031aa <main+0x12a>
		} else if (k2Release == 1) {
 8003192:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003194:	2b01      	cmp	r3, #1
 8003196:	d108      	bne.n	80031aa <main+0x12a>
			k2Release = 0;
 8003198:	2300      	movs	r3, #0
 800319a:	67bb      	str	r3, [r7, #120]	; 0x78
			k2Flag = 0;
 800319c:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <main+0x14c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	701a      	strb	r2, [r3, #0]
			game.restart();
 80031a2:	463b      	mov	r3, r7
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fd fc8a 	bl	8000abe <_ZN4Game7restartEv>
		}
game.gaming();
 80031aa:	463b      	mov	r3, r7
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fd ffbf 	bl	8001130 <_ZN4Game6gamingEv>
		inputPin = HAL_GPIO_ReadPin(GPIOA, player1Touch_Pin);
 80031b2:	e79d      	b.n	80030f0 <main+0x70>
 80031b4:	40011400 	.word	0x40011400
 80031b8:	200000c0 	.word	0x200000c0
 80031bc:	200000f0 	.word	0x200000f0
 80031c0:	40010800 	.word	0x40010800
 80031c4:	200001b8 	.word	0x200001b8
 80031c8:	200001b9 	.word	0x200001b9
 80031cc:	200001ba 	.word	0x200001ba

080031d0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b096      	sub	sp, #88	; 0x58
 80031d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031da:	2228      	movs	r2, #40	; 0x28
 80031dc:	2100      	movs	r1, #0
 80031de:	4618      	mov	r0, r3
 80031e0:	f003 fc44 	bl	8006a6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031e4:	f107 031c 	add.w	r3, r7, #28
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	605a      	str	r2, [r3, #4]
 80031ee:	609a      	str	r2, [r3, #8]
 80031f0:	60da      	str	r2, [r3, #12]
 80031f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031f4:	1d3b      	adds	r3, r7, #4
 80031f6:	2200      	movs	r2, #0
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	605a      	str	r2, [r3, #4]
 80031fc:	609a      	str	r2, [r3, #8]
 80031fe:	60da      	str	r2, [r3, #12]
 8003200:	611a      	str	r2, [r3, #16]
 8003202:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003204:	2301      	movs	r3, #1
 8003206:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003208:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800320c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800320e:	2300      	movs	r3, #0
 8003210:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003212:	2301      	movs	r3, #1
 8003214:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003216:	2302      	movs	r3, #2
 8003218:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800321a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800321e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003220:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003224:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003226:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800322a:	4618      	mov	r0, r3
 800322c:	f001 ffe2 	bl	80051f4 <HAL_RCC_OscConfig>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	bf14      	ite	ne
 8003236:	2301      	movne	r3, #1
 8003238:	2300      	moveq	r3, #0
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8003240:	f000 fae2 	bl	8003808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003244:	230f      	movs	r3, #15
 8003246:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003248:	2302      	movs	r3, #2
 800324a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800324c:	2300      	movs	r3, #0
 800324e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003250:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003254:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003256:	2300      	movs	r3, #0
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800325a:	f107 031c 	add.w	r3, r7, #28
 800325e:	2102      	movs	r1, #2
 8003260:	4618      	mov	r0, r3
 8003262:	f002 fa49 	bl	80056f8 <HAL_RCC_ClockConfig>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	bf14      	ite	ne
 800326c:	2301      	movne	r3, #1
 800326e:	2300      	moveq	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 8003276:	f000 fac7 	bl	8003808 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800327a:	2302      	movs	r3, #2
 800327c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800327e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003282:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003284:	1d3b      	adds	r3, r7, #4
 8003286:	4618      	mov	r0, r3
 8003288:	f002 fbb0 	bl	80059ec <HAL_RCCEx_PeriphCLKConfig>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	bf14      	ite	ne
 8003292:	2301      	movne	r3, #1
 8003294:	2300      	moveq	r3, #0
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <_Z18SystemClock_Configv+0xd0>
  {
    Error_Handler();
 800329c:	f000 fab4 	bl	8003808 <Error_Handler>
  }
}
 80032a0:	bf00      	nop
 80032a2:	3758      	adds	r7, #88	; 0x58
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80032ae:	1d3b      	adds	r3, r7, #4
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	605a      	str	r2, [r3, #4]
 80032b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80032b8:	4b1d      	ldr	r3, [pc, #116]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032ba:	4a1e      	ldr	r2, [pc, #120]	; (8003334 <_ZL12MX_ADC1_Initv+0x8c>)
 80032bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80032be:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80032c4:	4b1a      	ldr	r3, [pc, #104]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80032ca:	4b19      	ldr	r3, [pc, #100]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80032d0:	4b17      	ldr	r3, [pc, #92]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032d2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80032d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032d8:	4b15      	ldr	r3, [pc, #84]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032da:	2200      	movs	r2, #0
 80032dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80032de:	4b14      	ldr	r3, [pc, #80]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80032e4:	4812      	ldr	r0, [pc, #72]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 80032e6:	f000 ffa5 	bl	8004234 <HAL_ADC_Init>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 80032fa:	f000 fa85 	bl	8003808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80032fe:	2302      	movs	r3, #2
 8003300:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003302:	2301      	movs	r3, #1
 8003304:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800330a:	1d3b      	adds	r3, r7, #4
 800330c:	4619      	mov	r1, r3
 800330e:	4808      	ldr	r0, [pc, #32]	; (8003330 <_ZL12MX_ADC1_Initv+0x88>)
 8003310:	f001 fa3a 	bl	8004788 <HAL_ADC_ConfigChannel>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	bf14      	ite	ne
 800331a:	2301      	movne	r3, #1
 800331c:	2300      	moveq	r3, #0
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8003324:	f000 fa70 	bl	8003808 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003328:	bf00      	nop
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	200000c0 	.word	0x200000c0
 8003334:	40012400 	.word	0x40012400

08003338 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800333e:	1d3b      	adds	r3, r7, #4
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	605a      	str	r2, [r3, #4]
 8003346:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003348:	4b1d      	ldr	r3, [pc, #116]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 800334a:	4a1e      	ldr	r2, [pc, #120]	; (80033c4 <_ZL12MX_ADC2_Initv+0x8c>)
 800334c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800334e:	4b1c      	ldr	r3, [pc, #112]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 8003350:	2200      	movs	r2, #0
 8003352:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003354:	4b1a      	ldr	r3, [pc, #104]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 8003356:	2200      	movs	r2, #0
 8003358:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800335a:	4b19      	ldr	r3, [pc, #100]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 800335c:	2200      	movs	r2, #0
 800335e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003360:	4b17      	ldr	r3, [pc, #92]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 8003362:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003366:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003368:	4b15      	ldr	r3, [pc, #84]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 800336a:	2200      	movs	r2, #0
 800336c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800336e:	4b14      	ldr	r3, [pc, #80]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 8003370:	2201      	movs	r2, #1
 8003372:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003374:	4812      	ldr	r0, [pc, #72]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 8003376:	f000 ff5d 	bl	8004234 <HAL_ADC_Init>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	bf14      	ite	ne
 8003380:	2301      	movne	r3, #1
 8003382:	2300      	moveq	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <_ZL12MX_ADC2_Initv+0x56>
  {
    Error_Handler();
 800338a:	f000 fa3d 	bl	8003808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800338e:	230d      	movs	r3, #13
 8003390:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003392:	2301      	movs	r3, #1
 8003394:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003396:	2300      	movs	r3, #0
 8003398:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800339a:	1d3b      	adds	r3, r7, #4
 800339c:	4619      	mov	r1, r3
 800339e:	4808      	ldr	r0, [pc, #32]	; (80033c0 <_ZL12MX_ADC2_Initv+0x88>)
 80033a0:	f001 f9f2 	bl	8004788 <HAL_ADC_ConfigChannel>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	bf14      	ite	ne
 80033aa:	2301      	movne	r3, #1
 80033ac:	2300      	moveq	r3, #0
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <_ZL12MX_ADC2_Initv+0x80>
  {
    Error_Handler();
 80033b4:	f000 fa28 	bl	8003808 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80033b8:	bf00      	nop
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	200000f0 	.word	0x200000f0
 80033c4:	40012800 	.word	0x40012800

080033c8 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08e      	sub	sp, #56	; 0x38
 80033cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033dc:	f107 0320 	add.w	r3, r7, #32
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033e6:	1d3b      	adds	r3, r7, #4
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
 80033f2:	611a      	str	r2, [r3, #16]
 80033f4:	615a      	str	r2, [r3, #20]
 80033f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80033f8:	4b41      	ldr	r3, [pc, #260]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 80033fa:	4a42      	ldr	r2, [pc, #264]	; (8003504 <_ZL12MX_TIM4_Initv+0x13c>)
 80033fc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80033fe:	4b40      	ldr	r3, [pc, #256]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003400:	2200      	movs	r2, #0
 8003402:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003404:	4b3e      	ldr	r3, [pc, #248]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003406:	2200      	movs	r2, #0
 8003408:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800340a:	4b3d      	ldr	r3, [pc, #244]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 800340c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003410:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003412:	4b3b      	ldr	r3, [pc, #236]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003414:	2200      	movs	r2, #0
 8003416:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003418:	4b39      	ldr	r3, [pc, #228]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 800341a:	2200      	movs	r2, #0
 800341c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800341e:	4838      	ldr	r0, [pc, #224]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003420:	f002 fcbf 	bl	8005da2 <HAL_TIM_Base_Init>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	bf14      	ite	ne
 800342a:	2301      	movne	r3, #1
 800342c:	2300      	moveq	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <_ZL12MX_TIM4_Initv+0x70>
  {
    Error_Handler();
 8003434:	f000 f9e8 	bl	8003808 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003438:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800343c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800343e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003442:	4619      	mov	r1, r3
 8003444:	482e      	ldr	r0, [pc, #184]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003446:	f002 fe15 	bl	8006074 <HAL_TIM_ConfigClockSource>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	bf14      	ite	ne
 8003450:	2301      	movne	r3, #1
 8003452:	2300      	moveq	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <_ZL12MX_TIM4_Initv+0x96>
  {
    Error_Handler();
 800345a:	f000 f9d5 	bl	8003808 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800345e:	4828      	ldr	r0, [pc, #160]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003460:	f002 fcee 	bl	8005e40 <HAL_TIM_PWM_Init>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	bf14      	ite	ne
 800346a:	2301      	movne	r3, #1
 800346c:	2300      	moveq	r3, #0
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <_ZL12MX_TIM4_Initv+0xb0>
  {
    Error_Handler();
 8003474:	f000 f9c8 	bl	8003808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003478:	2300      	movs	r3, #0
 800347a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800347c:	2300      	movs	r3, #0
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003480:	f107 0320 	add.w	r3, r7, #32
 8003484:	4619      	mov	r1, r3
 8003486:	481e      	ldr	r0, [pc, #120]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 8003488:	f003 f978 	bl	800677c <HAL_TIMEx_MasterConfigSynchronization>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	bf14      	ite	ne
 8003492:	2301      	movne	r3, #1
 8003494:	2300      	moveq	r3, #0
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <_ZL12MX_TIM4_Initv+0xd8>
  {
    Error_Handler();
 800349c:	f000 f9b4 	bl	8003808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034a0:	2360      	movs	r3, #96	; 0x60
 80034a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80034a4:	2364      	movs	r3, #100	; 0x64
 80034a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034ac:	2300      	movs	r3, #0
 80034ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	2200      	movs	r2, #0
 80034b4:	4619      	mov	r1, r3
 80034b6:	4812      	ldr	r0, [pc, #72]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 80034b8:	f002 fd1a 	bl	8005ef0 <HAL_TIM_PWM_ConfigChannel>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	bf14      	ite	ne
 80034c2:	2301      	movne	r3, #1
 80034c4:	2300      	moveq	r3, #0
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <_ZL12MX_TIM4_Initv+0x108>
  {
    Error_Handler();
 80034cc:	f000 f99c 	bl	8003808 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034d0:	1d3b      	adds	r3, r7, #4
 80034d2:	2204      	movs	r2, #4
 80034d4:	4619      	mov	r1, r3
 80034d6:	480a      	ldr	r0, [pc, #40]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 80034d8:	f002 fd0a 	bl	8005ef0 <HAL_TIM_PWM_ConfigChannel>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bf14      	ite	ne
 80034e2:	2301      	movne	r3, #1
 80034e4:	2300      	moveq	r3, #0
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <_ZL12MX_TIM4_Initv+0x128>
  {
    Error_Handler();
 80034ec:	f000 f98c 	bl	8003808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80034f0:	4803      	ldr	r0, [pc, #12]	; (8003500 <_ZL12MX_TIM4_Initv+0x138>)
 80034f2:	f000 fa5d 	bl	80039b0 <HAL_TIM_MspPostInit>

}
 80034f6:	bf00      	nop
 80034f8:	3738      	adds	r7, #56	; 0x38
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000120 	.word	0x20000120
 8003504:	40000800 	.word	0x40000800

08003508 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b08a      	sub	sp, #40	; 0x28
 800350c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800350e:	f107 0318 	add.w	r3, r7, #24
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	605a      	str	r2, [r3, #4]
 8003518:	609a      	str	r2, [r3, #8]
 800351a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800351c:	4b7e      	ldr	r3, [pc, #504]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	4a7d      	ldr	r2, [pc, #500]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003526:	6193      	str	r3, [r2, #24]
 8003528:	4b7b      	ldr	r3, [pc, #492]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003534:	4b78      	ldr	r3, [pc, #480]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	4a77      	ldr	r2, [pc, #476]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800353a:	f043 0310 	orr.w	r3, r3, #16
 800353e:	6193      	str	r3, [r2, #24]
 8003540:	4b75      	ldr	r3, [pc, #468]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	f003 0310 	and.w	r3, r3, #16
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800354c:	4b72      	ldr	r3, [pc, #456]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	4a71      	ldr	r2, [pc, #452]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003552:	f043 0304 	orr.w	r3, r3, #4
 8003556:	6193      	str	r3, [r2, #24]
 8003558:	4b6f      	ldr	r3, [pc, #444]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	60fb      	str	r3, [r7, #12]
 8003562:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003564:	4b6c      	ldr	r3, [pc, #432]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	4a6b      	ldr	r2, [pc, #428]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800356a:	f043 0308 	orr.w	r3, r3, #8
 800356e:	6193      	str	r3, [r2, #24]
 8003570:	4b69      	ldr	r3, [pc, #420]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	f003 0308 	and.w	r3, r3, #8
 8003578:	60bb      	str	r3, [r7, #8]
 800357a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800357c:	4b66      	ldr	r3, [pc, #408]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	4a65      	ldr	r2, [pc, #404]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 8003582:	f043 0320 	orr.w	r3, r3, #32
 8003586:	6193      	str	r3, [r2, #24]
 8003588:	4b63      	ldr	r3, [pc, #396]	; (8003718 <_ZL12MX_GPIO_Initv+0x210>)
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	f003 0320 	and.w	r3, r3, #32
 8003590:	607b      	str	r3, [r7, #4]
 8003592:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8003594:	2200      	movs	r2, #0
 8003596:	2107      	movs	r1, #7
 8003598:	4860      	ldr	r0, [pc, #384]	; (800371c <_ZL12MX_GPIO_Initv+0x214>)
 800359a:	f001 fdf0 	bl	800517e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, a1_Pin|f1_Pin, GPIO_PIN_SET);
 800359e:	2201      	movs	r2, #1
 80035a0:	2160      	movs	r1, #96	; 0x60
 80035a2:	485e      	ldr	r0, [pc, #376]	; (800371c <_ZL12MX_GPIO_Initv+0x214>)
 80035a4:	f001 fdeb 	bl	800517e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, c1_Pin|d1_Pin|g1_Pin|e1_Pin, GPIO_PIN_SET);
 80035a8:	2201      	movs	r2, #1
 80035aa:	21f0      	movs	r1, #240	; 0xf0
 80035ac:	485c      	ldr	r0, [pc, #368]	; (8003720 <_ZL12MX_GPIO_Initv+0x218>)
 80035ae:	f001 fde6 	bl	800517e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, b1_Pin|a2_Pin|f2_Pin, GPIO_PIN_SET);
 80035b2:	2201      	movs	r2, #1
 80035b4:	21d0      	movs	r1, #208	; 0xd0
 80035b6:	485b      	ldr	r0, [pc, #364]	; (8003724 <_ZL12MX_GPIO_Initv+0x21c>)
 80035b8:	f001 fde1 	bl	800517e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, c2_Pin|d2_Pin|g2_Pin|e2_Pin
 80035bc:	2201      	movs	r2, #1
 80035be:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 80035c2:	4859      	ldr	r0, [pc, #356]	; (8003728 <_ZL12MX_GPIO_Initv+0x220>)
 80035c4:	f001 fddb 	bl	800517e <HAL_GPIO_WritePin>
                          |b2_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80035c8:	2200      	movs	r2, #0
 80035ca:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80035ce:	4857      	ldr	r0, [pc, #348]	; (800372c <_ZL12MX_GPIO_Initv+0x224>)
 80035d0:	f001 fdd5 	bl	800517e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 a1_Pin f1_Pin PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|a1_Pin|f1_Pin|GPIO_PIN_0
 80035d4:	2367      	movs	r3, #103	; 0x67
 80035d6:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035d8:	2301      	movs	r3, #1
 80035da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035dc:	2300      	movs	r3, #0
 80035de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035e0:	2303      	movs	r3, #3
 80035e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035e4:	f107 0318 	add.w	r3, r7, #24
 80035e8:	4619      	mov	r1, r3
 80035ea:	484c      	ldr	r0, [pc, #304]	; (800371c <_ZL12MX_GPIO_Initv+0x214>)
 80035ec:	f001 fc1c 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80035f0:	2308      	movs	r3, #8
 80035f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035f4:	2300      	movs	r3, #0
 80035f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035f8:	2301      	movs	r3, #1
 80035fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035fc:	f107 0318 	add.w	r3, r7, #24
 8003600:	4619      	mov	r1, r3
 8003602:	4846      	ldr	r0, [pc, #280]	; (800371c <_ZL12MX_GPIO_Initv+0x214>)
 8003604:	f001 fc10 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003608:	2310      	movs	r3, #16
 800360a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800360c:	4b48      	ldr	r3, [pc, #288]	; (8003730 <_ZL12MX_GPIO_Initv+0x228>)
 800360e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003610:	2301      	movs	r3, #1
 8003612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003614:	f107 0318 	add.w	r3, r7, #24
 8003618:	4619      	mov	r1, r3
 800361a:	4840      	ldr	r0, [pc, #256]	; (800371c <_ZL12MX_GPIO_Initv+0x214>)
 800361c:	f001 fc04 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : K2_Pin */
  GPIO_InitStruct.Pin = K2_Pin;
 8003620:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003626:	4b42      	ldr	r3, [pc, #264]	; (8003730 <_ZL12MX_GPIO_Initv+0x228>)
 8003628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362a:	2300      	movs	r3, #0
 800362c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 800362e:	f107 0318 	add.w	r3, r7, #24
 8003632:	4619      	mov	r1, r3
 8003634:	483b      	ldr	r0, [pc, #236]	; (8003724 <_ZL12MX_GPIO_Initv+0x21c>)
 8003636:	f001 fbf7 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : K1_Pin */
  GPIO_InitStruct.Pin = K1_Pin;
 800363a:	2301      	movs	r3, #1
 800363c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800363e:	4b3c      	ldr	r3, [pc, #240]	; (8003730 <_ZL12MX_GPIO_Initv+0x228>)
 8003640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003642:	2300      	movs	r3, #0
 8003644:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K1_GPIO_Port, &GPIO_InitStruct);
 8003646:	f107 0318 	add.w	r3, r7, #24
 800364a:	4619      	mov	r1, r3
 800364c:	4834      	ldr	r0, [pc, #208]	; (8003720 <_ZL12MX_GPIO_Initv+0x218>)
 800364e:	f001 fbeb 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : c1_Pin d1_Pin g1_Pin e1_Pin */
  GPIO_InitStruct.Pin = c1_Pin|d1_Pin|g1_Pin|e1_Pin;
 8003652:	23f0      	movs	r3, #240	; 0xf0
 8003654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003656:	2301      	movs	r3, #1
 8003658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365a:	2300      	movs	r3, #0
 800365c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800365e:	2303      	movs	r3, #3
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003662:	f107 0318 	add.w	r3, r7, #24
 8003666:	4619      	mov	r1, r3
 8003668:	482d      	ldr	r0, [pc, #180]	; (8003720 <_ZL12MX_GPIO_Initv+0x218>)
 800366a:	f001 fbdd 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : b1_Pin a2_Pin f2_Pin */
  GPIO_InitStruct.Pin = b1_Pin|a2_Pin|f2_Pin;
 800366e:	23d0      	movs	r3, #208	; 0xd0
 8003670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003672:	2301      	movs	r3, #1
 8003674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800367a:	2303      	movs	r3, #3
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367e:	f107 0318 	add.w	r3, r7, #24
 8003682:	4619      	mov	r1, r3
 8003684:	4827      	ldr	r0, [pc, #156]	; (8003724 <_ZL12MX_GPIO_Initv+0x21c>)
 8003686:	f001 fbcf 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : c2_Pin d2_Pin g2_Pin e2_Pin
                           b2_Pin */
  GPIO_InitStruct.Pin = c2_Pin|d2_Pin|g2_Pin|e2_Pin
 800368a:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 800368e:	61bb      	str	r3, [r7, #24]
                          |b2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003690:	2301      	movs	r3, #1
 8003692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003694:	2300      	movs	r3, #0
 8003696:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003698:	2303      	movs	r3, #3
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800369c:	f107 0318 	add.w	r3, r7, #24
 80036a0:	4619      	mov	r1, r3
 80036a2:	4821      	ldr	r0, [pc, #132]	; (8003728 <_ZL12MX_GPIO_Initv+0x220>)
 80036a4:	f001 fbc0 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036a8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80036ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ae:	2301      	movs	r3, #1
 80036b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036b6:	2303      	movs	r3, #3
 80036b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036ba:	f107 0318 	add.w	r3, r7, #24
 80036be:	4619      	mov	r1, r3
 80036c0:	481a      	ldr	r0, [pc, #104]	; (800372c <_ZL12MX_GPIO_Initv+0x224>)
 80036c2:	f001 fbb1 	bl	8004e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : player1Touch_Pin */
  GPIO_InitStruct.Pin = player1Touch_Pin;
 80036c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036d0:	2302      	movs	r3, #2
 80036d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(player1Touch_GPIO_Port, &GPIO_InitStruct);
 80036d4:	f107 0318 	add.w	r3, r7, #24
 80036d8:	4619      	mov	r1, r3
 80036da:	4811      	ldr	r0, [pc, #68]	; (8003720 <_ZL12MX_GPIO_Initv+0x218>)
 80036dc:	f001 fba4 	bl	8004e28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80036e0:	2200      	movs	r2, #0
 80036e2:	2100      	movs	r1, #0
 80036e4:	2006      	movs	r0, #6
 80036e6:	f001 fb68 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80036ea:	2006      	movs	r0, #6
 80036ec:	f001 fb81 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80036f0:	2200      	movs	r2, #0
 80036f2:	2100      	movs	r1, #0
 80036f4:	200a      	movs	r0, #10
 80036f6:	f001 fb60 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80036fa:	200a      	movs	r0, #10
 80036fc:	f001 fb79 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003700:	2200      	movs	r2, #0
 8003702:	2100      	movs	r1, #0
 8003704:	2028      	movs	r0, #40	; 0x28
 8003706:	f001 fb58 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800370a:	2028      	movs	r0, #40	; 0x28
 800370c:	f001 fb71 	bl	8004df2 <HAL_NVIC_EnableIRQ>

}
 8003710:	bf00      	nop
 8003712:	3728      	adds	r7, #40	; 0x28
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40021000 	.word	0x40021000
 800371c:	40011800 	.word	0x40011800
 8003720:	40010800 	.word	0x40010800
 8003724:	40011000 	.word	0x40011000
 8003728:	40010c00 	.word	0x40010c00
 800372c:	40011400 	.word	0x40011400
 8003730:	10210000 	.word	0x10210000

08003734 <_ZL12MX_FSMC_Initv>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800373a:	1d3b      	adds	r3, r7, #4
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
 8003740:	605a      	str	r2, [r3, #4]
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	60da      	str	r2, [r3, #12]
 8003746:	611a      	str	r2, [r3, #16]
 8003748:	615a      	str	r2, [r3, #20]
 800374a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800374c:	4b2b      	ldr	r3, [pc, #172]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 800374e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003752:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003754:	4b29      	ldr	r3, [pc, #164]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003756:	4a2a      	ldr	r2, [pc, #168]	; (8003800 <_ZL12MX_FSMC_Initv+0xcc>)
 8003758:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800375a:	4b28      	ldr	r3, [pc, #160]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 800375c:	2200      	movs	r2, #0
 800375e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003760:	4b26      	ldr	r3, [pc, #152]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003762:	2200      	movs	r2, #0
 8003764:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003766:	4b25      	ldr	r3, [pc, #148]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003768:	2200      	movs	r2, #0
 800376a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800376c:	4b23      	ldr	r3, [pc, #140]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 800376e:	2210      	movs	r2, #16
 8003770:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003772:	4b22      	ldr	r3, [pc, #136]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003774:	2200      	movs	r2, #0
 8003776:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003778:	4b20      	ldr	r3, [pc, #128]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 800377a:	2200      	movs	r2, #0
 800377c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800377e:	4b1f      	ldr	r3, [pc, #124]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003780:	2200      	movs	r2, #0
 8003782:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003784:	4b1d      	ldr	r3, [pc, #116]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003786:	2200      	movs	r2, #0
 8003788:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800378a:	4b1c      	ldr	r3, [pc, #112]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 800378c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003790:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003792:	4b1a      	ldr	r3, [pc, #104]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 8003794:	2200      	movs	r2, #0
 8003796:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003798:	4b18      	ldr	r3, [pc, #96]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 800379a:	2200      	movs	r2, #0
 800379c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800379e:	4b17      	ldr	r3, [pc, #92]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80037a4:	4b15      	ldr	r3, [pc, #84]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 80037aa:	230f      	movs	r3, #15
 80037ac:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80037ae:	230f      	movs	r3, #15
 80037b0:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80037b2:	23ff      	movs	r3, #255	; 0xff
 80037b4:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80037b6:	230f      	movs	r3, #15
 80037b8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80037ba:	2310      	movs	r3, #16
 80037bc:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80037be:	2311      	movs	r3, #17
 80037c0:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80037c6:	1d3b      	adds	r3, r7, #4
 80037c8:	2200      	movs	r2, #0
 80037ca:	4619      	mov	r1, r3
 80037cc:	480b      	ldr	r0, [pc, #44]	; (80037fc <_ZL12MX_FSMC_Initv+0xc8>)
 80037ce:	f002 fa9b 	bl	8005d08 <HAL_SRAM_Init>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	bf14      	ite	ne
 80037d8:	2301      	movne	r3, #1
 80037da:	2300      	moveq	r3, #0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <_ZL12MX_FSMC_Initv+0xb2>
  {
    Error_Handler( );
 80037e2:	f000 f811 	bl	8003808 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 80037e6:	4b07      	ldr	r3, [pc, #28]	; (8003804 <_ZL12MX_FSMC_Initv+0xd0>)
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	4a06      	ldr	r2, [pc, #24]	; (8003804 <_ZL12MX_FSMC_Initv+0xd0>)
 80037ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037f0:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80037f2:	bf00      	nop
 80037f4:	3720      	adds	r7, #32
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	20000168 	.word	0x20000168
 8003800:	a0000104 	.word	0xa0000104
 8003804:	40010000 	.word	0x40010000

08003808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800380c:	b672      	cpsid	i
}
 800380e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003810:	e7fe      	b.n	8003810 <Error_Handler+0x8>
	...

08003814 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800381a:	4b15      	ldr	r3, [pc, #84]	; (8003870 <HAL_MspInit+0x5c>)
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	4a14      	ldr	r2, [pc, #80]	; (8003870 <HAL_MspInit+0x5c>)
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	6193      	str	r3, [r2, #24]
 8003826:	4b12      	ldr	r3, [pc, #72]	; (8003870 <HAL_MspInit+0x5c>)
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	60bb      	str	r3, [r7, #8]
 8003830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003832:	4b0f      	ldr	r3, [pc, #60]	; (8003870 <HAL_MspInit+0x5c>)
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	4a0e      	ldr	r2, [pc, #56]	; (8003870 <HAL_MspInit+0x5c>)
 8003838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800383c:	61d3      	str	r3, [r2, #28]
 800383e:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <HAL_MspInit+0x5c>)
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003846:	607b      	str	r3, [r7, #4]
 8003848:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800384a:	4b0a      	ldr	r3, [pc, #40]	; (8003874 <HAL_MspInit+0x60>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	4a04      	ldr	r2, [pc, #16]	; (8003874 <HAL_MspInit+0x60>)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003866:	bf00      	nop
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	40021000 	.word	0x40021000
 8003874:	40010000 	.word	0x40010000

08003878 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08c      	sub	sp, #48	; 0x30
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003880:	f107 0320 	add.w	r3, r7, #32
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	605a      	str	r2, [r3, #4]
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a33      	ldr	r2, [pc, #204]	; (8003960 <HAL_ADC_MspInit+0xe8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d138      	bne.n	800390a <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003898:	4b32      	ldr	r3, [pc, #200]	; (8003964 <HAL_ADC_MspInit+0xec>)
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	4a31      	ldr	r2, [pc, #196]	; (8003964 <HAL_ADC_MspInit+0xec>)
 800389e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038a2:	6193      	str	r3, [r2, #24]
 80038a4:	4b2f      	ldr	r3, [pc, #188]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038ac:	61fb      	str	r3, [r7, #28]
 80038ae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038b0:	4b2c      	ldr	r3, [pc, #176]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	4a2b      	ldr	r2, [pc, #172]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038b6:	f043 0310 	orr.w	r3, r3, #16
 80038ba:	6193      	str	r3, [r2, #24]
 80038bc:	4b29      	ldr	r3, [pc, #164]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	f003 0310 	and.w	r3, r3, #16
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c8:	4b26      	ldr	r3, [pc, #152]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	4a25      	ldr	r2, [pc, #148]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038ce:	f043 0304 	orr.w	r3, r3, #4
 80038d2:	6193      	str	r3, [r2, #24]
 80038d4:	4b23      	ldr	r3, [pc, #140]	; (8003964 <HAL_ADC_MspInit+0xec>)
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	f003 0304 	and.w	r3, r3, #4
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80038e0:	2308      	movs	r3, #8
 80038e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038e4:	2303      	movs	r3, #3
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038e8:	f107 0320 	add.w	r3, r7, #32
 80038ec:	4619      	mov	r1, r3
 80038ee:	481e      	ldr	r0, [pc, #120]	; (8003968 <HAL_ADC_MspInit+0xf0>)
 80038f0:	f001 fa9a 	bl	8004e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80038f4:	2304      	movs	r3, #4
 80038f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038f8:	2303      	movs	r3, #3
 80038fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038fc:	f107 0320 	add.w	r3, r7, #32
 8003900:	4619      	mov	r1, r3
 8003902:	481a      	ldr	r0, [pc, #104]	; (800396c <HAL_ADC_MspInit+0xf4>)
 8003904:	f001 fa90 	bl	8004e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003908:	e026      	b.n	8003958 <HAL_ADC_MspInit+0xe0>
  else if(hadc->Instance==ADC2)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a18      	ldr	r2, [pc, #96]	; (8003970 <HAL_ADC_MspInit+0xf8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d121      	bne.n	8003958 <HAL_ADC_MspInit+0xe0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003914:	4b13      	ldr	r3, [pc, #76]	; (8003964 <HAL_ADC_MspInit+0xec>)
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	4a12      	ldr	r2, [pc, #72]	; (8003964 <HAL_ADC_MspInit+0xec>)
 800391a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800391e:	6193      	str	r3, [r2, #24]
 8003920:	4b10      	ldr	r3, [pc, #64]	; (8003964 <HAL_ADC_MspInit+0xec>)
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800392c:	4b0d      	ldr	r3, [pc, #52]	; (8003964 <HAL_ADC_MspInit+0xec>)
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	4a0c      	ldr	r2, [pc, #48]	; (8003964 <HAL_ADC_MspInit+0xec>)
 8003932:	f043 0310 	orr.w	r3, r3, #16
 8003936:	6193      	str	r3, [r2, #24]
 8003938:	4b0a      	ldr	r3, [pc, #40]	; (8003964 <HAL_ADC_MspInit+0xec>)
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	f003 0310 	and.w	r3, r3, #16
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003944:	2308      	movs	r3, #8
 8003946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003948:	2303      	movs	r3, #3
 800394a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800394c:	f107 0320 	add.w	r3, r7, #32
 8003950:	4619      	mov	r1, r3
 8003952:	4805      	ldr	r0, [pc, #20]	; (8003968 <HAL_ADC_MspInit+0xf0>)
 8003954:	f001 fa68 	bl	8004e28 <HAL_GPIO_Init>
}
 8003958:	bf00      	nop
 800395a:	3730      	adds	r7, #48	; 0x30
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40012400 	.word	0x40012400
 8003964:	40021000 	.word	0x40021000
 8003968:	40011000 	.word	0x40011000
 800396c:	40010800 	.word	0x40010800
 8003970:	40012800 	.word	0x40012800

08003974 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a09      	ldr	r2, [pc, #36]	; (80039a8 <HAL_TIM_Base_MspInit+0x34>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d10b      	bne.n	800399e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003986:	4b09      	ldr	r3, [pc, #36]	; (80039ac <HAL_TIM_Base_MspInit+0x38>)
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	4a08      	ldr	r2, [pc, #32]	; (80039ac <HAL_TIM_Base_MspInit+0x38>)
 800398c:	f043 0304 	orr.w	r3, r3, #4
 8003990:	61d3      	str	r3, [r2, #28]
 8003992:	4b06      	ldr	r3, [pc, #24]	; (80039ac <HAL_TIM_Base_MspInit+0x38>)
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	60fb      	str	r3, [r7, #12]
 800399c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800399e:	bf00      	nop
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr
 80039a8:	40000800 	.word	0x40000800
 80039ac:	40021000 	.word	0x40021000

080039b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b088      	sub	sp, #32
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b8:	f107 0310 	add.w	r3, r7, #16
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	605a      	str	r2, [r3, #4]
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a0f      	ldr	r2, [pc, #60]	; (8003a08 <HAL_TIM_MspPostInit+0x58>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d117      	bne.n	8003a00 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d0:	4b0e      	ldr	r3, [pc, #56]	; (8003a0c <HAL_TIM_MspPostInit+0x5c>)
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	4a0d      	ldr	r2, [pc, #52]	; (8003a0c <HAL_TIM_MspPostInit+0x5c>)
 80039d6:	f043 0308 	orr.w	r3, r3, #8
 80039da:	6193      	str	r3, [r2, #24]
 80039dc:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <HAL_TIM_MspPostInit+0x5c>)
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	f003 0308 	and.w	r3, r3, #8
 80039e4:	60fb      	str	r3, [r7, #12]
 80039e6:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80039e8:	23c0      	movs	r3, #192	; 0xc0
 80039ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ec:	2302      	movs	r3, #2
 80039ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f0:	2302      	movs	r3, #2
 80039f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f4:	f107 0310 	add.w	r3, r7, #16
 80039f8:	4619      	mov	r1, r3
 80039fa:	4805      	ldr	r0, [pc, #20]	; (8003a10 <HAL_TIM_MspPostInit+0x60>)
 80039fc:	f001 fa14 	bl	8004e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003a00:	bf00      	nop
 8003a02:	3720      	adds	r7, #32
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40000800 	.word	0x40000800
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40010c00 	.word	0x40010c00

08003a14 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003a1a:	f107 0308 	add.w	r3, r7, #8
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	605a      	str	r2, [r3, #4]
 8003a24:	609a      	str	r2, [r3, #8]
 8003a26:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8003a28:	4b18      	ldr	r3, [pc, #96]	; (8003a8c <HAL_FSMC_MspInit+0x78>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d129      	bne.n	8003a84 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8003a30:	4b16      	ldr	r3, [pc, #88]	; (8003a8c <HAL_FSMC_MspInit+0x78>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003a36:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <HAL_FSMC_MspInit+0x7c>)
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	4a15      	ldr	r2, [pc, #84]	; (8003a90 <HAL_FSMC_MspInit+0x7c>)
 8003a3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a40:	6153      	str	r3, [r2, #20]
 8003a42:	4b13      	ldr	r3, [pc, #76]	; (8003a90 <HAL_FSMC_MspInit+0x7c>)
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003a4e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003a52:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a54:	2302      	movs	r3, #2
 8003a56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a5c:	f107 0308 	add.w	r3, r7, #8
 8003a60:	4619      	mov	r1, r3
 8003a62:	480c      	ldr	r0, [pc, #48]	; (8003a94 <HAL_FSMC_MspInit+0x80>)
 8003a64:	f001 f9e0 	bl	8004e28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003a68:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8003a6c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a6e:	2302      	movs	r3, #2
 8003a70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a72:	2303      	movs	r3, #3
 8003a74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a76:	f107 0308 	add.w	r3, r7, #8
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4806      	ldr	r0, [pc, #24]	; (8003a98 <HAL_FSMC_MspInit+0x84>)
 8003a7e:	f001 f9d3 	bl	8004e28 <HAL_GPIO_Init>
 8003a82:	e000      	b.n	8003a86 <HAL_FSMC_MspInit+0x72>
    return;
 8003a84:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	200001b0 	.word	0x200001b0
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40011800 	.word	0x40011800
 8003a98:	40011400 	.word	0x40011400

08003a9c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8003aa4:	f7ff ffb6 	bl	8003a14 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ab4:	e7fe      	b.n	8003ab4 <NMI_Handler+0x4>

08003ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aba:	e7fe      	b.n	8003aba <HardFault_Handler+0x4>

08003abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ac0:	e7fe      	b.n	8003ac0 <MemManage_Handler+0x4>

08003ac2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ac6:	e7fe      	b.n	8003ac6 <BusFault_Handler+0x4>

08003ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003acc:	e7fe      	b.n	8003acc <UsageFault_Handler+0x4>

08003ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ad2:	bf00      	nop
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bc80      	pop	{r7}
 8003ad8:	4770      	bx	lr

08003ada <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ada:	b480      	push	{r7}
 8003adc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ade:	bf00      	nop
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr

08003ae6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aea:	bf00      	nop
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr

08003af2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003af6:	f000 fb5d 	bl	80041b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003afa:	bf00      	nop
 8003afc:	bd80      	pop	{r7, pc}
	...

08003b00 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
//	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0) != RESET){
			k1Flag = 1;
 8003b04:	4b03      	ldr	r3, [pc, #12]	; (8003b14 <EXTI0_IRQHandler+0x14>)
 8003b06:	2201      	movs	r2, #1
 8003b08:	701a      	strb	r2, [r3, #0]
//			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
//			HAL_GPIO_EXTI_Callback(GPIO_PIN_0);
//	}

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(K1_Pin);
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	f001 fb50 	bl	80051b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	200001b9 	.word	0x200001b9

08003b18 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 8003b1c:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <EXTI4_IRQHandler+0x2c>)
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	f003 0310 	and.w	r3, r3, #16
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d008      	beq.n	8003b3a <EXTI4_IRQHandler+0x22>
	  {
			  ucXPT2046_TouchFlag = 1;
 8003b28:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <EXTI4_IRQHandler+0x30>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]

	    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8003b2e:	4b05      	ldr	r3, [pc, #20]	; (8003b44 <EXTI4_IRQHandler+0x2c>)
 8003b30:	2210      	movs	r2, #16
 8003b32:	615a      	str	r2, [r3, #20]
	    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8003b34:	2010      	movs	r0, #16
 8003b36:	f001 fb53 	bl	80051e0 <HAL_GPIO_EXTI_Callback>
	  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003b3a:	2010      	movs	r0, #16
 8003b3c:	f001 fb38 	bl	80051b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003b40:	bf00      	nop
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	40010400 	.word	0x40010400
 8003b48:	200001b8 	.word	0x200001b8

08003b4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	k2Flag = 1;
 8003b50:	4b04      	ldr	r3, [pc, #16]	; (8003b64 <EXTI15_10_IRQHandler+0x18>)
 8003b52:	2201      	movs	r2, #1
 8003b54:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(K2_Pin);
 8003b56:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003b5a:	f001 fb29 	bl	80051b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003b5e:	bf00      	nop
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	200001ba 	.word	0x200001ba

08003b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b70:	4a14      	ldr	r2, [pc, #80]	; (8003bc4 <_sbrk+0x5c>)
 8003b72:	4b15      	ldr	r3, [pc, #84]	; (8003bc8 <_sbrk+0x60>)
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b7c:	4b13      	ldr	r3, [pc, #76]	; (8003bcc <_sbrk+0x64>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b84:	4b11      	ldr	r3, [pc, #68]	; (8003bcc <_sbrk+0x64>)
 8003b86:	4a12      	ldr	r2, [pc, #72]	; (8003bd0 <_sbrk+0x68>)
 8003b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b8a:	4b10      	ldr	r3, [pc, #64]	; (8003bcc <_sbrk+0x64>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d207      	bcs.n	8003ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b98:	f002 ff36 	bl	8006a08 <__errno>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	220c      	movs	r2, #12
 8003ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba6:	e009      	b.n	8003bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <_sbrk+0x64>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bae:	4b07      	ldr	r3, [pc, #28]	; (8003bcc <_sbrk+0x64>)
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	4a05      	ldr	r2, [pc, #20]	; (8003bcc <_sbrk+0x64>)
 8003bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bba:	68fb      	ldr	r3, [r7, #12]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20010000 	.word	0x20010000
 8003bc8:	00000400 	.word	0x00000400
 8003bcc:	200001b4 	.word	0x200001b4
 8003bd0:	200001d0 	.word	0x200001d0

08003bd4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bd8:	bf00      	nop
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bc80      	pop	{r7}
 8003bde:	4770      	bx	lr

08003be0 <_ZL15XPT2046_DelayUSm>:
volatile uint8_t ucXPT2046_TouchFlag = 0;
volatile uint8_t k1Flag = 0;
volatile uint8_t k2Flag = 0;
	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 8003be8:	2300      	movs	r3, #0
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	bf34      	ite	cc
 8003bf4:	2301      	movcc	r3, #1
 8003bf6:	2300      	movcs	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d010      	beq.n	8003c20 <_ZL15XPT2046_DelayUSm+0x40>
	{
		uint8_t uc = 12;     
 8003bfe:	230c      	movs	r3, #12
 8003c00:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 8003c02:	7afb      	ldrb	r3, [r7, #11]
 8003c04:	1e5a      	subs	r2, r3, #1
 8003c06:	72fa      	strb	r2, [r7, #11]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf14      	ite	ne
 8003c0c:	2301      	movne	r3, #1
 8003c0e:	2300      	moveq	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d000      	beq.n	8003c18 <_ZL15XPT2046_DelayUSm+0x38>
 8003c16:	e7f4      	b.n	8003c02 <_ZL15XPT2046_DelayUSm+0x22>
	for ( i = 0; i < ulCount; i ++ )
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	e7e5      	b.n	8003bec <_ZL15XPT2046_DelayUSm+0xc>

	}
	
}
 8003c20:	bf00      	nop
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr
	...

08003c2c <_ZL16XPT2046_WriteCMDh>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	4603      	mov	r3, r0
 8003c34:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 8003c36:	2200      	movs	r2, #0
 8003c38:	2104      	movs	r1, #4
 8003c3a:	481d      	ldr	r0, [pc, #116]	; (8003cb0 <_ZL16XPT2046_WriteCMDh+0x84>)
 8003c3c:	f001 fa9f 	bl	800517e <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8003c40:	2200      	movs	r2, #0
 8003c42:	2101      	movs	r1, #1
 8003c44:	481a      	ldr	r0, [pc, #104]	; (8003cb0 <_ZL16XPT2046_WriteCMDh+0x84>)
 8003c46:	f001 fa9a 	bl	800517e <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	73fb      	strb	r3, [r7, #15]
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	2b07      	cmp	r3, #7
 8003c52:	d828      	bhi.n	8003ca6 <_ZL16XPT2046_WriteCMDh+0x7a>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8003c54:	79fa      	ldrb	r2, [r7, #7]
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	f1c3 0307 	rsb	r3, r3, #7
 8003c5c:	fa42 f303 	asr.w	r3, r2, r3
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <_ZL16XPT2046_WriteCMDh+0x48>
 8003c68:	2201      	movs	r2, #1
 8003c6a:	2104      	movs	r1, #4
 8003c6c:	4810      	ldr	r0, [pc, #64]	; (8003cb0 <_ZL16XPT2046_WriteCMDh+0x84>)
 8003c6e:	f001 fa86 	bl	800517e <HAL_GPIO_WritePin>
 8003c72:	e004      	b.n	8003c7e <_ZL16XPT2046_WriteCMDh+0x52>
 8003c74:	2200      	movs	r2, #0
 8003c76:	2104      	movs	r1, #4
 8003c78:	480d      	ldr	r0, [pc, #52]	; (8003cb0 <_ZL16XPT2046_WriteCMDh+0x84>)
 8003c7a:	f001 fa80 	bl	800517e <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 8003c7e:	2005      	movs	r0, #5
 8003c80:	f7ff ffae 	bl	8003be0 <_ZL15XPT2046_DelayUSm>
		
		macXPT2046_CLK_HIGH();
 8003c84:	2201      	movs	r2, #1
 8003c86:	2101      	movs	r1, #1
 8003c88:	4809      	ldr	r0, [pc, #36]	; (8003cb0 <_ZL16XPT2046_WriteCMDh+0x84>)
 8003c8a:	f001 fa78 	bl	800517e <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 8003c8e:	2005      	movs	r0, #5
 8003c90:	f7ff ffa6 	bl	8003be0 <_ZL15XPT2046_DelayUSm>

		macXPT2046_CLK_LOW();
 8003c94:	2200      	movs	r2, #0
 8003c96:	2101      	movs	r1, #1
 8003c98:	4805      	ldr	r0, [pc, #20]	; (8003cb0 <_ZL16XPT2046_WriteCMDh+0x84>)
 8003c9a:	f001 fa70 	bl	800517e <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	73fb      	strb	r3, [r7, #15]
 8003ca4:	e7d3      	b.n	8003c4e <_ZL16XPT2046_WriteCMDh+0x22>
	}
	
}
 8003ca6:	bf00      	nop
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40011800 	.word	0x40011800

08003cb4 <_ZL15XPT2046_ReadCMDv>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2104      	movs	r1, #4
 8003cc2:	4819      	ldr	r0, [pc, #100]	; (8003d28 <_ZL15XPT2046_ReadCMDv+0x74>)
 8003cc4:	f001 fa5b 	bl	800517e <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8003cc8:	2201      	movs	r2, #1
 8003cca:	2101      	movs	r1, #1
 8003ccc:	4816      	ldr	r0, [pc, #88]	; (8003d28 <_ZL15XPT2046_ReadCMDv+0x74>)
 8003cce:	f001 fa56 	bl	800517e <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	71fb      	strb	r3, [r7, #7]
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	2b0b      	cmp	r3, #11
 8003cda:	d81f      	bhi.n	8003d1c <_ZL15XPT2046_ReadCMDv+0x68>
	{
		macXPT2046_CLK_LOW();    
 8003cdc:	2200      	movs	r2, #0
 8003cde:	2101      	movs	r1, #1
 8003ce0:	4811      	ldr	r0, [pc, #68]	; (8003d28 <_ZL15XPT2046_ReadCMDv+0x74>)
 8003ce2:	f001 fa4c 	bl	800517e <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 8003ce6:	2108      	movs	r1, #8
 8003ce8:	480f      	ldr	r0, [pc, #60]	; (8003d28 <_ZL15XPT2046_ReadCMDv+0x74>)
 8003cea:	f001 fa31 	bl	8005150 <HAL_GPIO_ReadPin>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 8003cf2:	887a      	ldrh	r2, [r7, #2]
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	f1c3 030b 	rsb	r3, r3, #11
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	b21a      	sxth	r2, r3
 8003d00:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	b21b      	sxth	r3, r3
 8003d08:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	4806      	ldr	r0, [pc, #24]	; (8003d28 <_ZL15XPT2046_ReadCMDv+0x74>)
 8003d10:	f001 fa35 	bl	800517e <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 8003d14:	79fb      	ldrb	r3, [r7, #7]
 8003d16:	3301      	adds	r3, #1
 8003d18:	71fb      	strb	r3, [r7, #7]
 8003d1a:	e7dc      	b.n	8003cd6 <_ZL15XPT2046_ReadCMDv+0x22>
		
	}
	
	return usBuf;
 8003d1c:	88bb      	ldrh	r3, [r7, #4]

}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40011800 	.word	0x40011800

08003d2c <_ZL15XPT2046_ReadAdch>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 8003d36:	79fb      	ldrb	r3, [r7, #7]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7ff ff77 	bl	8003c2c <_ZL16XPT2046_WriteCMDh>

  return 	XPT2046_ReadCMD ();
 8003d3e:	f7ff ffb9 	bl	8003cb4 <_ZL15XPT2046_ReadCMDv>
 8003d42:	4603      	mov	r3, r0
	
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <_ZL18XPT2046_ReadAdc_XYPsS_>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 8003d56:	2090      	movs	r0, #144	; 0x90
 8003d58:	f7ff ffe8 	bl	8003d2c <_ZL15XPT2046_ReadAdch>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8003d60:	2001      	movs	r0, #1
 8003d62:	f7ff ff3d 	bl	8003be0 <_ZL15XPT2046_DelayUSm>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 8003d66:	20d0      	movs	r0, #208	; 0xd0
 8003d68:	f7ff ffe0 	bl	8003d2c <_ZL15XPT2046_ReadAdch>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	89fa      	ldrh	r2, [r7, #14]
 8003d74:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	89ba      	ldrh	r2, [r7, #12]
 8003d7a:	801a      	strh	r2, [r3, #0]
	
	
}
 8003d7c:	bf00      	nop
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b092      	sub	sp, #72	; 0x48
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 8003d92:	f107 0308 	add.w	r3, r7, #8
 8003d96:	2228      	movs	r2, #40	; 0x28
 8003d98:	2100      	movs	r1, #0
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f002 fe66 	bl	8006a6c <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 8003da0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003da4:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8003da8:	4611      	mov	r1, r2
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff ffce 	bl	8003d4c <_ZL18XPT2046_ReadAdc_XYPsS_>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 8003db0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003db4:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	3348      	adds	r3, #72	; 0x48
 8003dbc:	443b      	add	r3, r7
 8003dbe:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 8003dc2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003dc6:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8003dca:	330a      	adds	r3, #10
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	3348      	adds	r3, #72	; 0x48
 8003dd0:	443b      	add	r3, r7
 8003dd2:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 8003dd6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003dda:	3301      	adds	r3, #1
 8003ddc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 8003de0:	2110      	movs	r1, #16
 8003de2:	4876      	ldr	r0, [pc, #472]	; (8003fbc <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x238>)
 8003de4:	f001 f9b4 	bl	8005150 <HAL_GPIO_ReadPin>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d105      	bne.n	8003dfa <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x76>
 8003dee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003df2:	2b09      	cmp	r3, #9
 8003df4:	d801      	bhi.n	8003dfa <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x76>
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x78>
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d000      	beq.n	8003e02 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x7e>
	do					       				
 8003e00:	e7ce      	b.n	8003da0 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 8003e02:	2110      	movs	r1, #16
 8003e04:	486d      	ldr	r0, [pc, #436]	; (8003fbc <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x238>)
 8003e06:	f001 f9a3 	bl	8005150 <HAL_GPIO_ReadPin>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	bf14      	ite	ne
 8003e10:	2301      	movne	r3, #1
 8003e12:	2300      	moveq	r3, #0
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x9c>
		ucXPT2046_TouchFlag = 0;			
 8003e1a:	4b69      	ldr	r3, [pc, #420]	; (8003fc0 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x23c>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 8003e20:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003e24:	2b0a      	cmp	r3, #10
 8003e26:	f040 80c4 	bne.w	8003fb2 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x22e>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 8003e2a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003e2e:	643b      	str	r3, [r7, #64]	; 0x40
 8003e30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e32:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8003e34:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003e38:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e3c:	637b      	str	r3, [r7, #52]	; 0x34
		
		for ( i = 1; i < 10; i ++ )
 8003e3e:	2301      	movs	r3, #1
 8003e40:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003e44:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e48:	2b09      	cmp	r3, #9
 8003e4a:	d82c      	bhi.n	8003ea6 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x122>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 8003e4c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	3348      	adds	r3, #72	; 0x48
 8003e54:	443b      	add	r3, r7
 8003e56:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	dd08      	ble.n	8003e74 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0xf0>
				lX_Min = sBufferArray [ 0 ] [ i ];
 8003e62:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	3348      	adds	r3, #72	; 0x48
 8003e6a:	443b      	add	r3, r7
 8003e6c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003e70:	643b      	str	r3, [r7, #64]	; 0x40
 8003e72:	e012      	b.n	8003e9a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x116>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 8003e74:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	3348      	adds	r3, #72	; 0x48
 8003e7c:	443b      	add	r3, r7
 8003e7e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003e82:	461a      	mov	r2, r3
 8003e84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e86:	4293      	cmp	r3, r2
 8003e88:	da07      	bge.n	8003e9a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x116>
				lX_Max = sBufferArray [ 0 ] [ i ];
 8003e8a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	3348      	adds	r3, #72	; 0x48
 8003e92:	443b      	add	r3, r7
 8003e94:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003e98:	63fb      	str	r3, [r7, #60]	; 0x3c
		for ( i = 1; i < 10; i ++ )
 8003e9a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003ea4:	e7ce      	b.n	8003e44 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0xc0>

		}
		
		for ( i = 1; i < 10; i ++ )
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003eac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003eb0:	2b09      	cmp	r3, #9
 8003eb2:	d830      	bhi.n	8003f16 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x192>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 8003eb4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003eb8:	330a      	adds	r3, #10
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	3348      	adds	r3, #72	; 0x48
 8003ebe:	443b      	add	r3, r7
 8003ec0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	dd09      	ble.n	8003ee0 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x15c>
				lY_Min = sBufferArray [ 1 ] [ i ];
 8003ecc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003ed0:	330a      	adds	r3, #10
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	3348      	adds	r3, #72	; 0x48
 8003ed6:	443b      	add	r3, r7
 8003ed8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003edc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ede:	e014      	b.n	8003f0a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x186>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 8003ee0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003ee4:	330a      	adds	r3, #10
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	3348      	adds	r3, #72	; 0x48
 8003eea:	443b      	add	r3, r7
 8003eec:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	da08      	bge.n	8003f0a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x186>
				lY_Max = sBufferArray [ 1 ] [ i ];
 8003ef8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003efc:	330a      	adds	r3, #10
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	3348      	adds	r3, #72	; 0x48
 8003f02:	443b      	add	r3, r7
 8003f04:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003f08:	637b      	str	r3, [r7, #52]	; 0x34
		for ( i = 1; i < 10; i ++ )
 8003f0a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003f0e:	3301      	adds	r3, #1
 8003f10:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003f14:	e7ca      	b.n	8003eac <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x128>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8003f16:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f20:	4413      	add	r3, r2
 8003f22:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003f26:	4413      	add	r3, r2
 8003f28:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003f32:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8003f34:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8003f38:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8003f3a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003f3e:	4413      	add	r3, r2
 8003f40:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003f44:	4413      	add	r3, r2
 8003f46:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8003f50:	441a      	add	r2, r3
 8003f52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f54:	1ad2      	subs	r2, r2, r3
 8003f56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8003f62:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003f66:	461a      	mov	r2, r3
 8003f68:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003f72:	4413      	add	r3, r2
 8003f74:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8003f78:	4413      	add	r3, r2
 8003f7a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8003f7e:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8003f80:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8003f84:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8003f86:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8003f8a:	4413      	add	r3, r2
 8003f8c:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8003f90:	4413      	add	r3, r2
 8003f92:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8003f96:	4413      	add	r3, r2
 8003f98:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8003f9c:	441a      	add	r2, r3
 8003f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa0:	1ad2      	subs	r2, r2, r3
 8003fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x230>
		

	}   
	
	
	return 0;    
 8003fb2:	2300      	movs	r3, #0
	
	
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3748      	adds	r7, #72	; 0x48
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40011800 	.word	0x40011800
 8003fc0:	200001b8 	.word	0x200001b8

08003fc4 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara>:
//}

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 8003fc4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 8003fd4:	f107 0308 	add.w	r3, r7, #8
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff fed3 	bl	8003d84 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d06e      	beq.n	80040cc <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara+0x108>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003ff4:	893b      	ldrh	r3, [r7, #8]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fc fb90 	bl	800071c <__aeabi_i2d>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4620      	mov	r0, r4
 8004002:	4629      	mov	r1, r5
 8004004:	f7fc f90e 	bl	8000224 <__aeabi_dmul>
 8004008:	4602      	mov	r2, r0
 800400a:	460b      	mov	r3, r1
 800400c:	4690      	mov	r8, r2
 800400e:	4699      	mov	r9, r3
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004016:	897b      	ldrh	r3, [r7, #10]
 8004018:	4618      	mov	r0, r3
 800401a:	f7fc fb7f 	bl	800071c <__aeabi_i2d>
 800401e:	4602      	mov	r2, r0
 8004020:	460b      	mov	r3, r1
 8004022:	4620      	mov	r0, r4
 8004024:	4629      	mov	r1, r5
 8004026:	f7fc f8fd 	bl	8000224 <__aeabi_dmul>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4640      	mov	r0, r8
 8004030:	4649      	mov	r1, r9
 8004032:	f7fc fa27 	bl	8000484 <__adddf3>
 8004036:	4602      	mov	r2, r0
 8004038:	460b      	mov	r3, r1
 800403a:	4610      	mov	r0, r2
 800403c:	4619      	mov	r1, r3
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004044:	f7fc fa1e 	bl	8000484 <__adddf3>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4610      	mov	r0, r2
 800404e:	4619      	mov	r1, r3
 8004050:	f7fc fc56 	bl	8000900 <__aeabi_d2uiz>
 8004054:	4603      	mov	r3, r0
 8004056:	b29a      	uxth	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004062:	893b      	ldrh	r3, [r7, #8]
 8004064:	4618      	mov	r0, r3
 8004066:	f7fc fb59 	bl	800071c <__aeabi_i2d>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4620      	mov	r0, r4
 8004070:	4629      	mov	r1, r5
 8004072:	f7fc f8d7 	bl	8000224 <__aeabi_dmul>
 8004076:	4602      	mov	r2, r0
 8004078:	460b      	mov	r3, r1
 800407a:	4690      	mov	r8, r2
 800407c:	4699      	mov	r9, r3
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8004084:	897b      	ldrh	r3, [r7, #10]
 8004086:	4618      	mov	r0, r3
 8004088:	f7fc fb48 	bl	800071c <__aeabi_i2d>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4620      	mov	r0, r4
 8004092:	4629      	mov	r1, r5
 8004094:	f7fc f8c6 	bl	8000224 <__aeabi_dmul>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4640      	mov	r0, r8
 800409e:	4649      	mov	r1, r9
 80040a0:	f7fc f9f0 	bl	8000484 <__adddf3>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4610      	mov	r0, r2
 80040aa:	4619      	mov	r1, r3
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80040b2:	f7fc f9e7 	bl	8000484 <__adddf3>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4610      	mov	r0, r2
 80040bc:	4619      	mov	r1, r3
 80040be:	f7fc fc1f 	bl	8000900 <__aeabi_d2uiz>
 80040c2:	4603      	mov	r3, r0
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	805a      	strh	r2, [r3, #2]
 80040ca:	e001      	b.n	80040d0 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara+0x10c>

  }
	 
	else ucRet = 0;            
 80040cc:	2300      	movs	r3, #0
 80040ce:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 80040d0:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080040dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80040dc:	f7ff fd7a 	bl	8003bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040e0:	480b      	ldr	r0, [pc, #44]	; (8004110 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80040e2:	490c      	ldr	r1, [pc, #48]	; (8004114 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80040e4:	4a0c      	ldr	r2, [pc, #48]	; (8004118 <LoopFillZerobss+0x16>)
  movs r3, #0
 80040e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040e8:	e002      	b.n	80040f0 <LoopCopyDataInit>

080040ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040ee:	3304      	adds	r3, #4

080040f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040f4:	d3f9      	bcc.n	80040ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040f6:	4a09      	ldr	r2, [pc, #36]	; (800411c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80040f8:	4c09      	ldr	r4, [pc, #36]	; (8004120 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80040fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040fc:	e001      	b.n	8004102 <LoopFillZerobss>

080040fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004100:	3204      	adds	r2, #4

08004102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004104:	d3fb      	bcc.n	80040fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004106:	f002 fc85 	bl	8006a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800410a:	f7fe ffb9 	bl	8003080 <main>
  bx lr
 800410e:	4770      	bx	lr
  ldr r0, =_sdata
 8004110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004114:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8004118:	08007b0c 	.word	0x08007b0c
  ldr r2, =_sbss
 800411c:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8004120:	200001d0 	.word	0x200001d0

08004124 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004124:	e7fe      	b.n	8004124 <ADC1_2_IRQHandler>
	...

08004128 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800412c:	4b08      	ldr	r3, [pc, #32]	; (8004150 <HAL_Init+0x28>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a07      	ldr	r2, [pc, #28]	; (8004150 <HAL_Init+0x28>)
 8004132:	f043 0310 	orr.w	r3, r3, #16
 8004136:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004138:	2003      	movs	r0, #3
 800413a:	f000 fe33 	bl	8004da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800413e:	200f      	movs	r0, #15
 8004140:	f000 f808 	bl	8004154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004144:	f7ff fb66 	bl	8003814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40022000 	.word	0x40022000

08004154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800415c:	4b12      	ldr	r3, [pc, #72]	; (80041a8 <HAL_InitTick+0x54>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	4b12      	ldr	r3, [pc, #72]	; (80041ac <HAL_InitTick+0x58>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4619      	mov	r1, r3
 8004166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800416a:	fbb3 f3f1 	udiv	r3, r3, r1
 800416e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fe4b 	bl	8004e0e <HAL_SYSTICK_Config>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e00e      	b.n	80041a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b0f      	cmp	r3, #15
 8004186:	d80a      	bhi.n	800419e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004188:	2200      	movs	r2, #0
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	f04f 30ff 	mov.w	r0, #4294967295
 8004190:	f000 fe13 	bl	8004dba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004194:	4a06      	ldr	r2, [pc, #24]	; (80041b0 <HAL_InitTick+0x5c>)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	e000      	b.n	80041a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	20000000 	.word	0x20000000
 80041ac:	2000003c 	.word	0x2000003c
 80041b0:	20000038 	.word	0x20000038

080041b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041b8:	4b05      	ldr	r3, [pc, #20]	; (80041d0 <HAL_IncTick+0x1c>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	4b05      	ldr	r3, [pc, #20]	; (80041d4 <HAL_IncTick+0x20>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4413      	add	r3, r2
 80041c4:	4a03      	ldr	r2, [pc, #12]	; (80041d4 <HAL_IncTick+0x20>)
 80041c6:	6013      	str	r3, [r2, #0]
}
 80041c8:	bf00      	nop
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr
 80041d0:	2000003c 	.word	0x2000003c
 80041d4:	200001bc 	.word	0x200001bc

080041d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
  return uwTick;
 80041dc:	4b02      	ldr	r3, [pc, #8]	; (80041e8 <HAL_GetTick+0x10>)
 80041de:	681b      	ldr	r3, [r3, #0]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bc80      	pop	{r7}
 80041e6:	4770      	bx	lr
 80041e8:	200001bc 	.word	0x200001bc

080041ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041f4:	f7ff fff0 	bl	80041d8 <HAL_GetTick>
 80041f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004204:	d005      	beq.n	8004212 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004206:	4b0a      	ldr	r3, [pc, #40]	; (8004230 <HAL_Delay+0x44>)
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	461a      	mov	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4413      	add	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004212:	bf00      	nop
 8004214:	f7ff ffe0 	bl	80041d8 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	429a      	cmp	r2, r3
 8004222:	d8f7      	bhi.n	8004214 <HAL_Delay+0x28>
  {
  }
}
 8004224:	bf00      	nop
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	2000003c 	.word	0x2000003c

08004234 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e0ce      	b.n	80043f4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004260:	2b00      	cmp	r3, #0
 8004262:	d109      	bne.n	8004278 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff fb00 	bl	8003878 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fbd7 	bl	8004a2c <ADC_ConversionStop_Disable>
 800427e:	4603      	mov	r3, r0
 8004280:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004286:	f003 0310 	and.w	r3, r3, #16
 800428a:	2b00      	cmp	r3, #0
 800428c:	f040 80a9 	bne.w	80043e2 <HAL_ADC_Init+0x1ae>
 8004290:	7dfb      	ldrb	r3, [r7, #23]
 8004292:	2b00      	cmp	r3, #0
 8004294:	f040 80a5 	bne.w	80043e2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042a0:	f023 0302 	bic.w	r3, r3, #2
 80042a4:	f043 0202 	orr.w	r2, r3, #2
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4951      	ldr	r1, [pc, #324]	; (80043fc <HAL_ADC_Init+0x1c8>)
 80042b6:	428b      	cmp	r3, r1
 80042b8:	d10a      	bne.n	80042d0 <HAL_ADC_Init+0x9c>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80042c2:	d002      	beq.n	80042ca <HAL_ADC_Init+0x96>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	e004      	b.n	80042d4 <HAL_ADC_Init+0xa0>
 80042ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80042ce:	e001      	b.n	80042d4 <HAL_ADC_Init+0xa0>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80042d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	7b1b      	ldrb	r3, [r3, #12]
 80042da:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80042dc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042ec:	d003      	beq.n	80042f6 <HAL_ADC_Init+0xc2>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d102      	bne.n	80042fc <HAL_ADC_Init+0xc8>
 80042f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042fa:	e000      	b.n	80042fe <HAL_ADC_Init+0xca>
 80042fc:	2300      	movs	r3, #0
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	7d1b      	ldrb	r3, [r3, #20]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d119      	bne.n	8004340 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	7b1b      	ldrb	r3, [r3, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d109      	bne.n	8004328 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	3b01      	subs	r3, #1
 800431a:	035a      	lsls	r2, r3, #13
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4313      	orrs	r3, r2
 8004320:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	e00b      	b.n	8004340 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432c:	f043 0220 	orr.w	r2, r3, #32
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004338:	f043 0201 	orr.w	r2, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	430a      	orrs	r2, r1
 8004352:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	4b29      	ldr	r3, [pc, #164]	; (8004400 <HAL_ADC_Init+0x1cc>)
 800435c:	4013      	ands	r3, r2
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	6812      	ldr	r2, [r2, #0]
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	430b      	orrs	r3, r1
 8004366:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004370:	d003      	beq.n	800437a <HAL_ADC_Init+0x146>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d104      	bne.n	8004384 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	3b01      	subs	r3, #1
 8004380:	051b      	lsls	r3, r3, #20
 8004382:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	430a      	orrs	r2, r1
 8004396:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	4b19      	ldr	r3, [pc, #100]	; (8004404 <HAL_ADC_Init+0x1d0>)
 80043a0:	4013      	ands	r3, r2
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d10b      	bne.n	80043c0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b2:	f023 0303 	bic.w	r3, r3, #3
 80043b6:	f043 0201 	orr.w	r2, r3, #1
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80043be:	e018      	b.n	80043f2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c4:	f023 0312 	bic.w	r3, r3, #18
 80043c8:	f043 0210 	orr.w	r2, r3, #16
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d4:	f043 0201 	orr.w	r2, r3, #1
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80043e0:	e007      	b.n	80043f2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e6:	f043 0210 	orr.w	r2, r3, #16
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80043f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40013c00 	.word	0x40013c00
 8004400:	ffe1f7fd 	.word	0xffe1f7fd
 8004404:	ff1f0efe 	.word	0xff1f0efe

08004408 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800441a:	2b01      	cmp	r3, #1
 800441c:	d101      	bne.n	8004422 <HAL_ADC_Start+0x1a>
 800441e:	2302      	movs	r3, #2
 8004420:	e098      	b.n	8004554 <HAL_ADC_Start+0x14c>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 faa4 	bl	8004978 <ADC_Enable>
 8004430:	4603      	mov	r3, r0
 8004432:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b00      	cmp	r3, #0
 8004438:	f040 8087 	bne.w	800454a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004444:	f023 0301 	bic.w	r3, r3, #1
 8004448:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a41      	ldr	r2, [pc, #260]	; (800455c <HAL_ADC_Start+0x154>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d105      	bne.n	8004466 <HAL_ADC_Start+0x5e>
 800445a:	4b41      	ldr	r3, [pc, #260]	; (8004560 <HAL_ADC_Start+0x158>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d115      	bne.n	8004492 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800446a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800447c:	2b00      	cmp	r3, #0
 800447e:	d026      	beq.n	80044ce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004484:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004488:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004490:	e01d      	b.n	80044ce <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004496:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a2f      	ldr	r2, [pc, #188]	; (8004560 <HAL_ADC_Start+0x158>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d004      	beq.n	80044b2 <HAL_ADC_Start+0xaa>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a2b      	ldr	r2, [pc, #172]	; (800455c <HAL_ADC_Start+0x154>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d10d      	bne.n	80044ce <HAL_ADC_Start+0xc6>
 80044b2:	4b2b      	ldr	r3, [pc, #172]	; (8004560 <HAL_ADC_Start+0x158>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d007      	beq.n	80044ce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80044c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d006      	beq.n	80044e8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044de:	f023 0206 	bic.w	r2, r3, #6
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80044e6:	e002      	b.n	80044ee <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f06f 0202 	mvn.w	r2, #2
 80044fe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800450a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800450e:	d113      	bne.n	8004538 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004514:	4a11      	ldr	r2, [pc, #68]	; (800455c <HAL_ADC_Start+0x154>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d105      	bne.n	8004526 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800451a:	4b11      	ldr	r3, [pc, #68]	; (8004560 <HAL_ADC_Start+0x158>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004522:	2b00      	cmp	r3, #0
 8004524:	d108      	bne.n	8004538 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004534:	609a      	str	r2, [r3, #8]
 8004536:	e00c      	b.n	8004552 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689a      	ldr	r2, [r3, #8]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004546:	609a      	str	r2, [r3, #8]
 8004548:	e003      	b.n	8004552 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004552:	7bfb      	ldrb	r3, [r7, #15]
}
 8004554:	4618      	mov	r0, r3
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40012800 	.word	0x40012800
 8004560:	40012400 	.word	0x40012400

08004564 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004564:	b590      	push	{r4, r7, lr}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800456e:	2300      	movs	r3, #0
 8004570:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004572:	2300      	movs	r3, #0
 8004574:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800457a:	f7ff fe2d 	bl	80041d8 <HAL_GetTick>
 800457e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00b      	beq.n	80045a6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004592:	f043 0220 	orr.w	r2, r3, #32
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e0d3      	b.n	800474e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d131      	bne.n	8004618 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d12a      	bne.n	8004618 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80045c2:	e021      	b.n	8004608 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ca:	d01d      	beq.n	8004608 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <HAL_ADC_PollForConversion+0x7e>
 80045d2:	f7ff fe01 	bl	80041d8 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d212      	bcs.n	8004608 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10b      	bne.n	8004608 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f4:	f043 0204 	orr.w	r2, r3, #4
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e0a2      	b.n	800474e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0d6      	beq.n	80045c4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004616:	e070      	b.n	80046fa <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004618:	4b4f      	ldr	r3, [pc, #316]	; (8004758 <HAL_ADC_PollForConversion+0x1f4>)
 800461a:	681c      	ldr	r4, [r3, #0]
 800461c:	2002      	movs	r0, #2
 800461e:	f001 fa9b 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 8004622:	4603      	mov	r3, r0
 8004624:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6919      	ldr	r1, [r3, #16]
 800462e:	4b4b      	ldr	r3, [pc, #300]	; (800475c <HAL_ADC_PollForConversion+0x1f8>)
 8004630:	400b      	ands	r3, r1
 8004632:	2b00      	cmp	r3, #0
 8004634:	d118      	bne.n	8004668 <HAL_ADC_PollForConversion+0x104>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68d9      	ldr	r1, [r3, #12]
 800463c:	4b48      	ldr	r3, [pc, #288]	; (8004760 <HAL_ADC_PollForConversion+0x1fc>)
 800463e:	400b      	ands	r3, r1
 8004640:	2b00      	cmp	r3, #0
 8004642:	d111      	bne.n	8004668 <HAL_ADC_PollForConversion+0x104>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6919      	ldr	r1, [r3, #16]
 800464a:	4b46      	ldr	r3, [pc, #280]	; (8004764 <HAL_ADC_PollForConversion+0x200>)
 800464c:	400b      	ands	r3, r1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d108      	bne.n	8004664 <HAL_ADC_PollForConversion+0x100>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68d9      	ldr	r1, [r3, #12]
 8004658:	4b43      	ldr	r3, [pc, #268]	; (8004768 <HAL_ADC_PollForConversion+0x204>)
 800465a:	400b      	ands	r3, r1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_ADC_PollForConversion+0x100>
 8004660:	2314      	movs	r3, #20
 8004662:	e020      	b.n	80046a6 <HAL_ADC_PollForConversion+0x142>
 8004664:	2329      	movs	r3, #41	; 0x29
 8004666:	e01e      	b.n	80046a6 <HAL_ADC_PollForConversion+0x142>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6919      	ldr	r1, [r3, #16]
 800466e:	4b3d      	ldr	r3, [pc, #244]	; (8004764 <HAL_ADC_PollForConversion+0x200>)
 8004670:	400b      	ands	r3, r1
 8004672:	2b00      	cmp	r3, #0
 8004674:	d106      	bne.n	8004684 <HAL_ADC_PollForConversion+0x120>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68d9      	ldr	r1, [r3, #12]
 800467c:	4b3a      	ldr	r3, [pc, #232]	; (8004768 <HAL_ADC_PollForConversion+0x204>)
 800467e:	400b      	ands	r3, r1
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00d      	beq.n	80046a0 <HAL_ADC_PollForConversion+0x13c>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6919      	ldr	r1, [r3, #16]
 800468a:	4b38      	ldr	r3, [pc, #224]	; (800476c <HAL_ADC_PollForConversion+0x208>)
 800468c:	400b      	ands	r3, r1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d108      	bne.n	80046a4 <HAL_ADC_PollForConversion+0x140>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68d9      	ldr	r1, [r3, #12]
 8004698:	4b34      	ldr	r3, [pc, #208]	; (800476c <HAL_ADC_PollForConversion+0x208>)
 800469a:	400b      	ands	r3, r1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_ADC_PollForConversion+0x140>
 80046a0:	2354      	movs	r3, #84	; 0x54
 80046a2:	e000      	b.n	80046a6 <HAL_ADC_PollForConversion+0x142>
 80046a4:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80046ac:	e021      	b.n	80046f2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d01a      	beq.n	80046ec <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d007      	beq.n	80046cc <HAL_ADC_PollForConversion+0x168>
 80046bc:	f7ff fd8c 	bl	80041d8 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d20f      	bcs.n	80046ec <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d90b      	bls.n	80046ec <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d8:	f043 0204 	orr.w	r2, r3, #4
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e030      	b.n	800474e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	3301      	adds	r3, #1
 80046f0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d8d9      	bhi.n	80046ae <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f06f 0212 	mvn.w	r2, #18
 8004702:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004708:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800471a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800471e:	d115      	bne.n	800474c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004724:	2b00      	cmp	r3, #0
 8004726:	d111      	bne.n	800474c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004738:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d105      	bne.n	800474c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004744:	f043 0201 	orr.w	r2, r3, #1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	371c      	adds	r7, #28
 8004752:	46bd      	mov	sp, r7
 8004754:	bd90      	pop	{r4, r7, pc}
 8004756:	bf00      	nop
 8004758:	20000000 	.word	0x20000000
 800475c:	24924924 	.word	0x24924924
 8004760:	00924924 	.word	0x00924924
 8004764:	12492492 	.word	0x12492492
 8004768:	00492492 	.word	0x00492492
 800476c:	00249249 	.word	0x00249249

08004770 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d101      	bne.n	80047a8 <HAL_ADC_ConfigChannel+0x20>
 80047a4:	2302      	movs	r3, #2
 80047a6:	e0dc      	b.n	8004962 <HAL_ADC_ConfigChannel+0x1da>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b06      	cmp	r3, #6
 80047b6:	d81c      	bhi.n	80047f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	4613      	mov	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	4413      	add	r3, r2
 80047c8:	3b05      	subs	r3, #5
 80047ca:	221f      	movs	r2, #31
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	43db      	mvns	r3, r3
 80047d2:	4019      	ands	r1, r3
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	6818      	ldr	r0, [r3, #0]
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4413      	add	r3, r2
 80047e2:	3b05      	subs	r3, #5
 80047e4:	fa00 f203 	lsl.w	r2, r0, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	430a      	orrs	r2, r1
 80047ee:	635a      	str	r2, [r3, #52]	; 0x34
 80047f0:	e03c      	b.n	800486c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2b0c      	cmp	r3, #12
 80047f8:	d81c      	bhi.n	8004834 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	4613      	mov	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	3b23      	subs	r3, #35	; 0x23
 800480c:	221f      	movs	r2, #31
 800480e:	fa02 f303 	lsl.w	r3, r2, r3
 8004812:	43db      	mvns	r3, r3
 8004814:	4019      	ands	r1, r3
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	6818      	ldr	r0, [r3, #0]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	4413      	add	r3, r2
 8004824:	3b23      	subs	r3, #35	; 0x23
 8004826:	fa00 f203 	lsl.w	r2, r0, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
 8004832:	e01b      	b.n	800486c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	4613      	mov	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	3b41      	subs	r3, #65	; 0x41
 8004846:	221f      	movs	r2, #31
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	4019      	ands	r1, r3
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	4613      	mov	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4413      	add	r3, r2
 800485e:	3b41      	subs	r3, #65	; 0x41
 8004860:	fa00 f203 	lsl.w	r2, r0, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b09      	cmp	r3, #9
 8004872:	d91c      	bls.n	80048ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68d9      	ldr	r1, [r3, #12]
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	4613      	mov	r3, r2
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4413      	add	r3, r2
 8004884:	3b1e      	subs	r3, #30
 8004886:	2207      	movs	r2, #7
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	43db      	mvns	r3, r3
 800488e:	4019      	ands	r1, r3
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	6898      	ldr	r0, [r3, #8]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4613      	mov	r3, r2
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	4413      	add	r3, r2
 800489e:	3b1e      	subs	r3, #30
 80048a0:	fa00 f203 	lsl.w	r2, r0, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	60da      	str	r2, [r3, #12]
 80048ac:	e019      	b.n	80048e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6919      	ldr	r1, [r3, #16]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	4613      	mov	r3, r2
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	4413      	add	r3, r2
 80048be:	2207      	movs	r2, #7
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	43db      	mvns	r3, r3
 80048c6:	4019      	ands	r1, r3
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	6898      	ldr	r0, [r3, #8]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	4613      	mov	r3, r2
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	4413      	add	r3, r2
 80048d6:	fa00 f203 	lsl.w	r2, r0, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2b10      	cmp	r3, #16
 80048e8:	d003      	beq.n	80048f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80048ee:	2b11      	cmp	r3, #17
 80048f0:	d132      	bne.n	8004958 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1d      	ldr	r2, [pc, #116]	; (800496c <HAL_ADC_ConfigChannel+0x1e4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d125      	bne.n	8004948 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d126      	bne.n	8004958 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689a      	ldr	r2, [r3, #8]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004918:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b10      	cmp	r3, #16
 8004920:	d11a      	bne.n	8004958 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004922:	4b13      	ldr	r3, [pc, #76]	; (8004970 <HAL_ADC_ConfigChannel+0x1e8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a13      	ldr	r2, [pc, #76]	; (8004974 <HAL_ADC_ConfigChannel+0x1ec>)
 8004928:	fba2 2303 	umull	r2, r3, r2, r3
 800492c:	0c9a      	lsrs	r2, r3, #18
 800492e:	4613      	mov	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	4413      	add	r3, r2
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004938:	e002      	b.n	8004940 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	3b01      	subs	r3, #1
 800493e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1f9      	bne.n	800493a <HAL_ADC_ConfigChannel+0x1b2>
 8004946:	e007      	b.n	8004958 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494c:	f043 0220 	orr.w	r2, r3, #32
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004960:	7bfb      	ldrb	r3, [r7, #15]
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr
 800496c:	40012400 	.word	0x40012400
 8004970:	20000000 	.word	0x20000000
 8004974:	431bde83 	.word	0x431bde83

08004978 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004980:	2300      	movs	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b01      	cmp	r3, #1
 8004994:	d040      	beq.n	8004a18 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	689a      	ldr	r2, [r3, #8]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f042 0201 	orr.w	r2, r2, #1
 80049a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80049a6:	4b1f      	ldr	r3, [pc, #124]	; (8004a24 <ADC_Enable+0xac>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a1f      	ldr	r2, [pc, #124]	; (8004a28 <ADC_Enable+0xb0>)
 80049ac:	fba2 2303 	umull	r2, r3, r2, r3
 80049b0:	0c9b      	lsrs	r3, r3, #18
 80049b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80049b4:	e002      	b.n	80049bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	3b01      	subs	r3, #1
 80049ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f9      	bne.n	80049b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80049c2:	f7ff fc09 	bl	80041d8 <HAL_GetTick>
 80049c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80049c8:	e01f      	b.n	8004a0a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80049ca:	f7ff fc05 	bl	80041d8 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d918      	bls.n	8004a0a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d011      	beq.n	8004a0a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ea:	f043 0210 	orr.w	r2, r3, #16
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f6:	f043 0201 	orr.w	r2, r3, #1
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e007      	b.n	8004a1a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d1d8      	bne.n	80049ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	20000000 	.word	0x20000000
 8004a28:	431bde83 	.word	0x431bde83

08004a2c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d12e      	bne.n	8004aa4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689a      	ldr	r2, [r3, #8]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 0201 	bic.w	r2, r2, #1
 8004a54:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a56:	f7ff fbbf 	bl	80041d8 <HAL_GetTick>
 8004a5a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004a5c:	e01b      	b.n	8004a96 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a5e:	f7ff fbbb 	bl	80041d8 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d914      	bls.n	8004a96 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d10d      	bne.n	8004a96 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7e:	f043 0210 	orr.w	r2, r3, #16
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8a:	f043 0201 	orr.w	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e007      	b.n	8004aa6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d0dc      	beq.n	8004a5e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
	...

08004ab0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004ab0:	b590      	push	{r4, r7, lr}
 8004ab2:	b087      	sub	sp, #28
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_ADCEx_Calibration_Start+0x1e>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e097      	b.n	8004bfe <HAL_ADCEx_Calibration_Start+0x14e>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff ffa8 	bl	8004a2c <ADC_ConversionStop_Disable>
 8004adc:	4603      	mov	r3, r0
 8004ade:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7ff ff49 	bl	8004978 <ADC_Enable>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8004aea:	7dfb      	ldrb	r3, [r7, #23]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f040 8081 	bne.w	8004bf4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004afa:	f023 0302 	bic.w	r3, r3, #2
 8004afe:	f043 0202 	orr.w	r2, r3, #2
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004b06:	4b40      	ldr	r3, [pc, #256]	; (8004c08 <HAL_ADCEx_Calibration_Start+0x158>)
 8004b08:	681c      	ldr	r4, [r3, #0]
 8004b0a:	2002      	movs	r0, #2
 8004b0c:	f001 f824 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 8004b10:	4603      	mov	r3, r0
 8004b12:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8004b16:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8004b18:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8004b1a:	e002      	b.n	8004b22 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1f9      	bne.n	8004b1c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	689a      	ldr	r2, [r3, #8]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0208 	orr.w	r2, r2, #8
 8004b36:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004b38:	f7ff fb4e 	bl	80041d8 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004b3e:	e01b      	b.n	8004b78 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004b40:	f7ff fb4a 	bl	80041d8 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b0a      	cmp	r3, #10
 8004b4c:	d914      	bls.n	8004b78 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00d      	beq.n	8004b78 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b60:	f023 0312 	bic.w	r3, r3, #18
 8004b64:	f043 0210 	orr.w	r2, r3, #16
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e042      	b.n	8004bfe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 0308 	and.w	r3, r3, #8
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1dc      	bne.n	8004b40 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f042 0204 	orr.w	r2, r2, #4
 8004b94:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004b96:	f7ff fb1f 	bl	80041d8 <HAL_GetTick>
 8004b9a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004b9c:	e01b      	b.n	8004bd6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004b9e:	f7ff fb1b 	bl	80041d8 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b0a      	cmp	r3, #10
 8004baa:	d914      	bls.n	8004bd6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00d      	beq.n	8004bd6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bbe:	f023 0312 	bic.w	r3, r3, #18
 8004bc2:	f043 0210 	orr.w	r2, r3, #16
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e013      	b.n	8004bfe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 0304 	and.w	r3, r3, #4
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1dc      	bne.n	8004b9e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be8:	f023 0303 	bic.w	r3, r3, #3
 8004bec:	f043 0201 	orr.w	r2, r3, #1
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004bfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd90      	pop	{r4, r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000000 	.word	0x20000000

08004c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f003 0307 	and.w	r3, r3, #7
 8004c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	; (8004c50 <__NVIC_SetPriorityGrouping+0x44>)
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c28:	4013      	ands	r3, r2
 8004c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c3e:	4a04      	ldr	r2, [pc, #16]	; (8004c50 <__NVIC_SetPriorityGrouping+0x44>)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	60d3      	str	r3, [r2, #12]
}
 8004c44:	bf00      	nop
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bc80      	pop	{r7}
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	e000ed00 	.word	0xe000ed00

08004c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c58:	4b04      	ldr	r3, [pc, #16]	; (8004c6c <__NVIC_GetPriorityGrouping+0x18>)
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	0a1b      	lsrs	r3, r3, #8
 8004c5e:	f003 0307 	and.w	r3, r3, #7
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	e000ed00 	.word	0xe000ed00

08004c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	4603      	mov	r3, r0
 8004c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	db0b      	blt.n	8004c9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c82:	79fb      	ldrb	r3, [r7, #7]
 8004c84:	f003 021f 	and.w	r2, r3, #31
 8004c88:	4906      	ldr	r1, [pc, #24]	; (8004ca4 <__NVIC_EnableIRQ+0x34>)
 8004c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	2001      	movs	r0, #1
 8004c92:	fa00 f202 	lsl.w	r2, r0, r2
 8004c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bc80      	pop	{r7}
 8004ca2:	4770      	bx	lr
 8004ca4:	e000e100 	.word	0xe000e100

08004ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	6039      	str	r1, [r7, #0]
 8004cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	db0a      	blt.n	8004cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	b2da      	uxtb	r2, r3
 8004cc0:	490c      	ldr	r1, [pc, #48]	; (8004cf4 <__NVIC_SetPriority+0x4c>)
 8004cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc6:	0112      	lsls	r2, r2, #4
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	440b      	add	r3, r1
 8004ccc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cd0:	e00a      	b.n	8004ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	4908      	ldr	r1, [pc, #32]	; (8004cf8 <__NVIC_SetPriority+0x50>)
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	3b04      	subs	r3, #4
 8004ce0:	0112      	lsls	r2, r2, #4
 8004ce2:	b2d2      	uxtb	r2, r2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	761a      	strb	r2, [r3, #24]
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bc80      	pop	{r7}
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	e000e100 	.word	0xe000e100
 8004cf8:	e000ed00 	.word	0xe000ed00

08004cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b089      	sub	sp, #36	; 0x24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f003 0307 	and.w	r3, r3, #7
 8004d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f1c3 0307 	rsb	r3, r3, #7
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	bf28      	it	cs
 8004d1a:	2304      	movcs	r3, #4
 8004d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	3304      	adds	r3, #4
 8004d22:	2b06      	cmp	r3, #6
 8004d24:	d902      	bls.n	8004d2c <NVIC_EncodePriority+0x30>
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	3b03      	subs	r3, #3
 8004d2a:	e000      	b.n	8004d2e <NVIC_EncodePriority+0x32>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d30:	f04f 32ff 	mov.w	r2, #4294967295
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43da      	mvns	r2, r3
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	401a      	ands	r2, r3
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d44:	f04f 31ff 	mov.w	r1, #4294967295
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4e:	43d9      	mvns	r1, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d54:	4313      	orrs	r3, r2
         );
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3724      	adds	r7, #36	; 0x24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bc80      	pop	{r7}
 8004d5e:	4770      	bx	lr

08004d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d70:	d301      	bcc.n	8004d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d72:	2301      	movs	r3, #1
 8004d74:	e00f      	b.n	8004d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d76:	4a0a      	ldr	r2, [pc, #40]	; (8004da0 <SysTick_Config+0x40>)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d7e:	210f      	movs	r1, #15
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	f7ff ff90 	bl	8004ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d88:	4b05      	ldr	r3, [pc, #20]	; (8004da0 <SysTick_Config+0x40>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d8e:	4b04      	ldr	r3, [pc, #16]	; (8004da0 <SysTick_Config+0x40>)
 8004d90:	2207      	movs	r2, #7
 8004d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	e000e010 	.word	0xe000e010

08004da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f7ff ff2d 	bl	8004c0c <__NVIC_SetPriorityGrouping>
}
 8004db2:	bf00      	nop
 8004db4:	3708      	adds	r7, #8
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b086      	sub	sp, #24
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	60b9      	str	r1, [r7, #8]
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004dcc:	f7ff ff42 	bl	8004c54 <__NVIC_GetPriorityGrouping>
 8004dd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	68b9      	ldr	r1, [r7, #8]
 8004dd6:	6978      	ldr	r0, [r7, #20]
 8004dd8:	f7ff ff90 	bl	8004cfc <NVIC_EncodePriority>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004de2:	4611      	mov	r1, r2
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff ff5f 	bl	8004ca8 <__NVIC_SetPriority>
}
 8004dea:	bf00      	nop
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b082      	sub	sp, #8
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	4603      	mov	r3, r0
 8004dfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7ff ff35 	bl	8004c70 <__NVIC_EnableIRQ>
}
 8004e06:	bf00      	nop
 8004e08:	3708      	adds	r7, #8
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7ff ffa2 	bl	8004d60 <SysTick_Config>
 8004e1c:	4603      	mov	r3, r0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
	...

08004e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b08b      	sub	sp, #44	; 0x2c
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e32:	2300      	movs	r3, #0
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004e36:	2300      	movs	r3, #0
 8004e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e3a:	e179      	b.n	8005130 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e40:	fa02 f303 	lsl.w	r3, r2, r3
 8004e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69fa      	ldr	r2, [r7, #28]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	f040 8168 	bne.w	800512a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	4a96      	ldr	r2, [pc, #600]	; (80050b8 <HAL_GPIO_Init+0x290>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d05e      	beq.n	8004f22 <HAL_GPIO_Init+0xfa>
 8004e64:	4a94      	ldr	r2, [pc, #592]	; (80050b8 <HAL_GPIO_Init+0x290>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d875      	bhi.n	8004f56 <HAL_GPIO_Init+0x12e>
 8004e6a:	4a94      	ldr	r2, [pc, #592]	; (80050bc <HAL_GPIO_Init+0x294>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d058      	beq.n	8004f22 <HAL_GPIO_Init+0xfa>
 8004e70:	4a92      	ldr	r2, [pc, #584]	; (80050bc <HAL_GPIO_Init+0x294>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d86f      	bhi.n	8004f56 <HAL_GPIO_Init+0x12e>
 8004e76:	4a92      	ldr	r2, [pc, #584]	; (80050c0 <HAL_GPIO_Init+0x298>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d052      	beq.n	8004f22 <HAL_GPIO_Init+0xfa>
 8004e7c:	4a90      	ldr	r2, [pc, #576]	; (80050c0 <HAL_GPIO_Init+0x298>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d869      	bhi.n	8004f56 <HAL_GPIO_Init+0x12e>
 8004e82:	4a90      	ldr	r2, [pc, #576]	; (80050c4 <HAL_GPIO_Init+0x29c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d04c      	beq.n	8004f22 <HAL_GPIO_Init+0xfa>
 8004e88:	4a8e      	ldr	r2, [pc, #568]	; (80050c4 <HAL_GPIO_Init+0x29c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d863      	bhi.n	8004f56 <HAL_GPIO_Init+0x12e>
 8004e8e:	4a8e      	ldr	r2, [pc, #568]	; (80050c8 <HAL_GPIO_Init+0x2a0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d046      	beq.n	8004f22 <HAL_GPIO_Init+0xfa>
 8004e94:	4a8c      	ldr	r2, [pc, #560]	; (80050c8 <HAL_GPIO_Init+0x2a0>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d85d      	bhi.n	8004f56 <HAL_GPIO_Init+0x12e>
 8004e9a:	2b12      	cmp	r3, #18
 8004e9c:	d82a      	bhi.n	8004ef4 <HAL_GPIO_Init+0xcc>
 8004e9e:	2b12      	cmp	r3, #18
 8004ea0:	d859      	bhi.n	8004f56 <HAL_GPIO_Init+0x12e>
 8004ea2:	a201      	add	r2, pc, #4	; (adr r2, 8004ea8 <HAL_GPIO_Init+0x80>)
 8004ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea8:	08004f23 	.word	0x08004f23
 8004eac:	08004efd 	.word	0x08004efd
 8004eb0:	08004f0f 	.word	0x08004f0f
 8004eb4:	08004f51 	.word	0x08004f51
 8004eb8:	08004f57 	.word	0x08004f57
 8004ebc:	08004f57 	.word	0x08004f57
 8004ec0:	08004f57 	.word	0x08004f57
 8004ec4:	08004f57 	.word	0x08004f57
 8004ec8:	08004f57 	.word	0x08004f57
 8004ecc:	08004f57 	.word	0x08004f57
 8004ed0:	08004f57 	.word	0x08004f57
 8004ed4:	08004f57 	.word	0x08004f57
 8004ed8:	08004f57 	.word	0x08004f57
 8004edc:	08004f57 	.word	0x08004f57
 8004ee0:	08004f57 	.word	0x08004f57
 8004ee4:	08004f57 	.word	0x08004f57
 8004ee8:	08004f57 	.word	0x08004f57
 8004eec:	08004f05 	.word	0x08004f05
 8004ef0:	08004f19 	.word	0x08004f19
 8004ef4:	4a75      	ldr	r2, [pc, #468]	; (80050cc <HAL_GPIO_Init+0x2a4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d013      	beq.n	8004f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004efa:	e02c      	b.n	8004f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	623b      	str	r3, [r7, #32]
          break;
 8004f02:	e029      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	623b      	str	r3, [r7, #32]
          break;
 8004f0c:	e024      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	3308      	adds	r3, #8
 8004f14:	623b      	str	r3, [r7, #32]
          break;
 8004f16:	e01f      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	330c      	adds	r3, #12
 8004f1e:	623b      	str	r3, [r7, #32]
          break;
 8004f20:	e01a      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d102      	bne.n	8004f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004f2a:	2304      	movs	r3, #4
 8004f2c:	623b      	str	r3, [r7, #32]
          break;
 8004f2e:	e013      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d105      	bne.n	8004f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004f38:	2308      	movs	r3, #8
 8004f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	611a      	str	r2, [r3, #16]
          break;
 8004f42:	e009      	b.n	8004f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004f44:	2308      	movs	r3, #8
 8004f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69fa      	ldr	r2, [r7, #28]
 8004f4c:	615a      	str	r2, [r3, #20]
          break;
 8004f4e:	e003      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004f50:	2300      	movs	r3, #0
 8004f52:	623b      	str	r3, [r7, #32]
          break;
 8004f54:	e000      	b.n	8004f58 <HAL_GPIO_Init+0x130>
          break;
 8004f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	2bff      	cmp	r3, #255	; 0xff
 8004f5c:	d801      	bhi.n	8004f62 <HAL_GPIO_Init+0x13a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	e001      	b.n	8004f66 <HAL_GPIO_Init+0x13e>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3304      	adds	r3, #4
 8004f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2bff      	cmp	r3, #255	; 0xff
 8004f6c:	d802      	bhi.n	8004f74 <HAL_GPIO_Init+0x14c>
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	e002      	b.n	8004f7a <HAL_GPIO_Init+0x152>
 8004f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f76:	3b08      	subs	r3, #8
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	210f      	movs	r1, #15
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	fa01 f303 	lsl.w	r3, r1, r3
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	401a      	ands	r2, r3
 8004f8c:	6a39      	ldr	r1, [r7, #32]
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	fa01 f303 	lsl.w	r3, r1, r3
 8004f94:	431a      	orrs	r2, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 80c1 	beq.w	800512a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004fa8:	4b49      	ldr	r3, [pc, #292]	; (80050d0 <HAL_GPIO_Init+0x2a8>)
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	4a48      	ldr	r2, [pc, #288]	; (80050d0 <HAL_GPIO_Init+0x2a8>)
 8004fae:	f043 0301 	orr.w	r3, r3, #1
 8004fb2:	6193      	str	r3, [r2, #24]
 8004fb4:	4b46      	ldr	r3, [pc, #280]	; (80050d0 <HAL_GPIO_Init+0x2a8>)
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	60bb      	str	r3, [r7, #8]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004fc0:	4a44      	ldr	r2, [pc, #272]	; (80050d4 <HAL_GPIO_Init+0x2ac>)
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc4:	089b      	lsrs	r3, r3, #2
 8004fc6:	3302      	adds	r3, #2
 8004fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd0:	f003 0303 	and.w	r3, r3, #3
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	220f      	movs	r2, #15
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a3c      	ldr	r2, [pc, #240]	; (80050d8 <HAL_GPIO_Init+0x2b0>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d01f      	beq.n	800502c <HAL_GPIO_Init+0x204>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a3b      	ldr	r2, [pc, #236]	; (80050dc <HAL_GPIO_Init+0x2b4>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d019      	beq.n	8005028 <HAL_GPIO_Init+0x200>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a3a      	ldr	r2, [pc, #232]	; (80050e0 <HAL_GPIO_Init+0x2b8>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d013      	beq.n	8005024 <HAL_GPIO_Init+0x1fc>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a39      	ldr	r2, [pc, #228]	; (80050e4 <HAL_GPIO_Init+0x2bc>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d00d      	beq.n	8005020 <HAL_GPIO_Init+0x1f8>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a38      	ldr	r2, [pc, #224]	; (80050e8 <HAL_GPIO_Init+0x2c0>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d007      	beq.n	800501c <HAL_GPIO_Init+0x1f4>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a37      	ldr	r2, [pc, #220]	; (80050ec <HAL_GPIO_Init+0x2c4>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d101      	bne.n	8005018 <HAL_GPIO_Init+0x1f0>
 8005014:	2305      	movs	r3, #5
 8005016:	e00a      	b.n	800502e <HAL_GPIO_Init+0x206>
 8005018:	2306      	movs	r3, #6
 800501a:	e008      	b.n	800502e <HAL_GPIO_Init+0x206>
 800501c:	2304      	movs	r3, #4
 800501e:	e006      	b.n	800502e <HAL_GPIO_Init+0x206>
 8005020:	2303      	movs	r3, #3
 8005022:	e004      	b.n	800502e <HAL_GPIO_Init+0x206>
 8005024:	2302      	movs	r3, #2
 8005026:	e002      	b.n	800502e <HAL_GPIO_Init+0x206>
 8005028:	2301      	movs	r3, #1
 800502a:	e000      	b.n	800502e <HAL_GPIO_Init+0x206>
 800502c:	2300      	movs	r3, #0
 800502e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005030:	f002 0203 	and.w	r2, r2, #3
 8005034:	0092      	lsls	r2, r2, #2
 8005036:	4093      	lsls	r3, r2
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	4313      	orrs	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800503e:	4925      	ldr	r1, [pc, #148]	; (80050d4 <HAL_GPIO_Init+0x2ac>)
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	089b      	lsrs	r3, r3, #2
 8005044:	3302      	adds	r3, #2
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d006      	beq.n	8005066 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005058:	4b25      	ldr	r3, [pc, #148]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 800505a:	689a      	ldr	r2, [r3, #8]
 800505c:	4924      	ldr	r1, [pc, #144]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	4313      	orrs	r3, r2
 8005062:	608b      	str	r3, [r1, #8]
 8005064:	e006      	b.n	8005074 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005066:	4b22      	ldr	r3, [pc, #136]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 8005068:	689a      	ldr	r2, [r3, #8]
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	43db      	mvns	r3, r3
 800506e:	4920      	ldr	r1, [pc, #128]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 8005070:	4013      	ands	r3, r2
 8005072:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d006      	beq.n	800508e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005080:	4b1b      	ldr	r3, [pc, #108]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 8005082:	68da      	ldr	r2, [r3, #12]
 8005084:	491a      	ldr	r1, [pc, #104]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	4313      	orrs	r3, r2
 800508a:	60cb      	str	r3, [r1, #12]
 800508c:	e006      	b.n	800509c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800508e:	4b18      	ldr	r3, [pc, #96]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	43db      	mvns	r3, r3
 8005096:	4916      	ldr	r1, [pc, #88]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 8005098:	4013      	ands	r3, r2
 800509a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d025      	beq.n	80050f4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80050a8:	4b11      	ldr	r3, [pc, #68]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 80050aa:	685a      	ldr	r2, [r3, #4]
 80050ac:	4910      	ldr	r1, [pc, #64]	; (80050f0 <HAL_GPIO_Init+0x2c8>)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	604b      	str	r3, [r1, #4]
 80050b4:	e025      	b.n	8005102 <HAL_GPIO_Init+0x2da>
 80050b6:	bf00      	nop
 80050b8:	10320000 	.word	0x10320000
 80050bc:	10310000 	.word	0x10310000
 80050c0:	10220000 	.word	0x10220000
 80050c4:	10210000 	.word	0x10210000
 80050c8:	10120000 	.word	0x10120000
 80050cc:	10110000 	.word	0x10110000
 80050d0:	40021000 	.word	0x40021000
 80050d4:	40010000 	.word	0x40010000
 80050d8:	40010800 	.word	0x40010800
 80050dc:	40010c00 	.word	0x40010c00
 80050e0:	40011000 	.word	0x40011000
 80050e4:	40011400 	.word	0x40011400
 80050e8:	40011800 	.word	0x40011800
 80050ec:	40011c00 	.word	0x40011c00
 80050f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80050f4:	4b15      	ldr	r3, [pc, #84]	; (800514c <HAL_GPIO_Init+0x324>)
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	43db      	mvns	r3, r3
 80050fc:	4913      	ldr	r1, [pc, #76]	; (800514c <HAL_GPIO_Init+0x324>)
 80050fe:	4013      	ands	r3, r2
 8005100:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d006      	beq.n	800511c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800510e:	4b0f      	ldr	r3, [pc, #60]	; (800514c <HAL_GPIO_Init+0x324>)
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	490e      	ldr	r1, [pc, #56]	; (800514c <HAL_GPIO_Init+0x324>)
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	4313      	orrs	r3, r2
 8005118:	600b      	str	r3, [r1, #0]
 800511a:	e006      	b.n	800512a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800511c:	4b0b      	ldr	r3, [pc, #44]	; (800514c <HAL_GPIO_Init+0x324>)
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	43db      	mvns	r3, r3
 8005124:	4909      	ldr	r1, [pc, #36]	; (800514c <HAL_GPIO_Init+0x324>)
 8005126:	4013      	ands	r3, r2
 8005128:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800512a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512c:	3301      	adds	r3, #1
 800512e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005136:	fa22 f303 	lsr.w	r3, r2, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	f47f ae7e 	bne.w	8004e3c <HAL_GPIO_Init+0x14>
  }
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	372c      	adds	r7, #44	; 0x2c
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr
 800514c:	40010400 	.word	0x40010400

08005150 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	460b      	mov	r3, r1
 800515a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689a      	ldr	r2, [r3, #8]
 8005160:	887b      	ldrh	r3, [r7, #2]
 8005162:	4013      	ands	r3, r2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005168:	2301      	movs	r3, #1
 800516a:	73fb      	strb	r3, [r7, #15]
 800516c:	e001      	b.n	8005172 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800516e:	2300      	movs	r3, #0
 8005170:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005172:	7bfb      	ldrb	r3, [r7, #15]
}
 8005174:	4618      	mov	r0, r3
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	bc80      	pop	{r7}
 800517c:	4770      	bx	lr

0800517e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800517e:	b480      	push	{r7}
 8005180:	b083      	sub	sp, #12
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
 8005186:	460b      	mov	r3, r1
 8005188:	807b      	strh	r3, [r7, #2]
 800518a:	4613      	mov	r3, r2
 800518c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800518e:	787b      	ldrb	r3, [r7, #1]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005194:	887a      	ldrh	r2, [r7, #2]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800519a:	e003      	b.n	80051a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800519c:	887b      	ldrh	r3, [r7, #2]
 800519e:	041a      	lsls	r2, r3, #16
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	611a      	str	r2, [r3, #16]
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bc80      	pop	{r7}
 80051ac:	4770      	bx	lr
	...

080051b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80051ba:	4b08      	ldr	r3, [pc, #32]	; (80051dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051bc:	695a      	ldr	r2, [r3, #20]
 80051be:	88fb      	ldrh	r3, [r7, #6]
 80051c0:	4013      	ands	r3, r2
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d006      	beq.n	80051d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051c6:	4a05      	ldr	r2, [pc, #20]	; (80051dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051c8:	88fb      	ldrh	r3, [r7, #6]
 80051ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80051cc:	88fb      	ldrh	r3, [r7, #6]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f806 	bl	80051e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80051d4:	bf00      	nop
 80051d6:	3708      	adds	r7, #8
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	40010400 	.word	0x40010400

080051e0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	4603      	mov	r3, r0
 80051e8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr

080051f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e272      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 8087 	beq.w	8005322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005214:	4b92      	ldr	r3, [pc, #584]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	2b04      	cmp	r3, #4
 800521e:	d00c      	beq.n	800523a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005220:	4b8f      	ldr	r3, [pc, #572]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f003 030c 	and.w	r3, r3, #12
 8005228:	2b08      	cmp	r3, #8
 800522a:	d112      	bne.n	8005252 <HAL_RCC_OscConfig+0x5e>
 800522c:	4b8c      	ldr	r3, [pc, #560]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005238:	d10b      	bne.n	8005252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800523a:	4b89      	ldr	r3, [pc, #548]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d06c      	beq.n	8005320 <HAL_RCC_OscConfig+0x12c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d168      	bne.n	8005320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e24c      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800525a:	d106      	bne.n	800526a <HAL_RCC_OscConfig+0x76>
 800525c:	4b80      	ldr	r3, [pc, #512]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a7f      	ldr	r2, [pc, #508]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e02e      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10c      	bne.n	800528c <HAL_RCC_OscConfig+0x98>
 8005272:	4b7b      	ldr	r3, [pc, #492]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a7a      	ldr	r2, [pc, #488]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800527c:	6013      	str	r3, [r2, #0]
 800527e:	4b78      	ldr	r3, [pc, #480]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a77      	ldr	r2, [pc, #476]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005288:	6013      	str	r3, [r2, #0]
 800528a:	e01d      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005294:	d10c      	bne.n	80052b0 <HAL_RCC_OscConfig+0xbc>
 8005296:	4b72      	ldr	r3, [pc, #456]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a71      	ldr	r2, [pc, #452]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800529c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	4b6f      	ldr	r3, [pc, #444]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a6e      	ldr	r2, [pc, #440]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	e00b      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 80052b0:	4b6b      	ldr	r3, [pc, #428]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a6a      	ldr	r2, [pc, #424]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	4b68      	ldr	r3, [pc, #416]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a67      	ldr	r2, [pc, #412]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d013      	beq.n	80052f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d0:	f7fe ff82 	bl	80041d8 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052d8:	f7fe ff7e 	bl	80041d8 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	; 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e200      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ea:	4b5d      	ldr	r3, [pc, #372]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0f0      	beq.n	80052d8 <HAL_RCC_OscConfig+0xe4>
 80052f6:	e014      	b.n	8005322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f8:	f7fe ff6e 	bl	80041d8 <HAL_GetTick>
 80052fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052fe:	e008      	b.n	8005312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005300:	f7fe ff6a 	bl	80041d8 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b64      	cmp	r3, #100	; 0x64
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e1ec      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005312:	4b53      	ldr	r3, [pc, #332]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1f0      	bne.n	8005300 <HAL_RCC_OscConfig+0x10c>
 800531e:	e000      	b.n	8005322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d063      	beq.n	80053f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800532e:	4b4c      	ldr	r3, [pc, #304]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f003 030c 	and.w	r3, r3, #12
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00b      	beq.n	8005352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800533a:	4b49      	ldr	r3, [pc, #292]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 030c 	and.w	r3, r3, #12
 8005342:	2b08      	cmp	r3, #8
 8005344:	d11c      	bne.n	8005380 <HAL_RCC_OscConfig+0x18c>
 8005346:	4b46      	ldr	r3, [pc, #280]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d116      	bne.n	8005380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005352:	4b43      	ldr	r3, [pc, #268]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d005      	beq.n	800536a <HAL_RCC_OscConfig+0x176>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d001      	beq.n	800536a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e1c0      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800536a:	4b3d      	ldr	r3, [pc, #244]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	4939      	ldr	r1, [pc, #228]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800537a:	4313      	orrs	r3, r2
 800537c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800537e:	e03a      	b.n	80053f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005388:	4b36      	ldr	r3, [pc, #216]	; (8005464 <HAL_RCC_OscConfig+0x270>)
 800538a:	2201      	movs	r2, #1
 800538c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538e:	f7fe ff23 	bl	80041d8 <HAL_GetTick>
 8005392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005394:	e008      	b.n	80053a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005396:	f7fe ff1f 	bl	80041d8 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e1a1      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053a8:	4b2d      	ldr	r3, [pc, #180]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f0      	beq.n	8005396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b4:	4b2a      	ldr	r3, [pc, #168]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	4927      	ldr	r1, [pc, #156]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	600b      	str	r3, [r1, #0]
 80053c8:	e015      	b.n	80053f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ca:	4b26      	ldr	r3, [pc, #152]	; (8005464 <HAL_RCC_OscConfig+0x270>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d0:	f7fe ff02 	bl	80041d8 <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053d6:	e008      	b.n	80053ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053d8:	f7fe fefe 	bl	80041d8 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e180      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ea:	4b1d      	ldr	r3, [pc, #116]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1f0      	bne.n	80053d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d03a      	beq.n	8005478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d019      	beq.n	800543e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800540a:	4b17      	ldr	r3, [pc, #92]	; (8005468 <HAL_RCC_OscConfig+0x274>)
 800540c:	2201      	movs	r2, #1
 800540e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005410:	f7fe fee2 	bl	80041d8 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005418:	f7fe fede 	bl	80041d8 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e160      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800542a:	4b0d      	ldr	r3, [pc, #52]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005436:	2001      	movs	r0, #1
 8005438:	f000 faba 	bl	80059b0 <RCC_Delay>
 800543c:	e01c      	b.n	8005478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800543e:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <HAL_RCC_OscConfig+0x274>)
 8005440:	2200      	movs	r2, #0
 8005442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005444:	f7fe fec8 	bl	80041d8 <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800544a:	e00f      	b.n	800546c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800544c:	f7fe fec4 	bl	80041d8 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d908      	bls.n	800546c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e146      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
 800545e:	bf00      	nop
 8005460:	40021000 	.word	0x40021000
 8005464:	42420000 	.word	0x42420000
 8005468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800546c:	4b92      	ldr	r3, [pc, #584]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1e9      	bne.n	800544c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80a6 	beq.w	80055d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005486:	2300      	movs	r3, #0
 8005488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800548a:	4b8b      	ldr	r3, [pc, #556]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10d      	bne.n	80054b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005496:	4b88      	ldr	r3, [pc, #544]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	4a87      	ldr	r2, [pc, #540]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800549c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054a0:	61d3      	str	r3, [r2, #28]
 80054a2:	4b85      	ldr	r3, [pc, #532]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054aa:	60bb      	str	r3, [r7, #8]
 80054ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ae:	2301      	movs	r3, #1
 80054b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b2:	4b82      	ldr	r3, [pc, #520]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d118      	bne.n	80054f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054be:	4b7f      	ldr	r3, [pc, #508]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a7e      	ldr	r2, [pc, #504]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ca:	f7fe fe85 	bl	80041d8 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d2:	f7fe fe81 	bl	80041d8 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b64      	cmp	r3, #100	; 0x64
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e103      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e4:	4b75      	ldr	r3, [pc, #468]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d106      	bne.n	8005506 <HAL_RCC_OscConfig+0x312>
 80054f8:	4b6f      	ldr	r3, [pc, #444]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	4a6e      	ldr	r2, [pc, #440]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054fe:	f043 0301 	orr.w	r3, r3, #1
 8005502:	6213      	str	r3, [r2, #32]
 8005504:	e02d      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10c      	bne.n	8005528 <HAL_RCC_OscConfig+0x334>
 800550e:	4b6a      	ldr	r3, [pc, #424]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	4a69      	ldr	r2, [pc, #420]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005514:	f023 0301 	bic.w	r3, r3, #1
 8005518:	6213      	str	r3, [r2, #32]
 800551a:	4b67      	ldr	r3, [pc, #412]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	4a66      	ldr	r2, [pc, #408]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005520:	f023 0304 	bic.w	r3, r3, #4
 8005524:	6213      	str	r3, [r2, #32]
 8005526:	e01c      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	2b05      	cmp	r3, #5
 800552e:	d10c      	bne.n	800554a <HAL_RCC_OscConfig+0x356>
 8005530:	4b61      	ldr	r3, [pc, #388]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	4a60      	ldr	r2, [pc, #384]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005536:	f043 0304 	orr.w	r3, r3, #4
 800553a:	6213      	str	r3, [r2, #32]
 800553c:	4b5e      	ldr	r3, [pc, #376]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	4a5d      	ldr	r2, [pc, #372]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	6213      	str	r3, [r2, #32]
 8005548:	e00b      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 800554a:	4b5b      	ldr	r3, [pc, #364]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	4a5a      	ldr	r2, [pc, #360]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005550:	f023 0301 	bic.w	r3, r3, #1
 8005554:	6213      	str	r3, [r2, #32]
 8005556:	4b58      	ldr	r3, [pc, #352]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	4a57      	ldr	r2, [pc, #348]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800555c:	f023 0304 	bic.w	r3, r3, #4
 8005560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d015      	beq.n	8005596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800556a:	f7fe fe35 	bl	80041d8 <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005570:	e00a      	b.n	8005588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005572:	f7fe fe31 	bl	80041d8 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005580:	4293      	cmp	r3, r2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e0b1      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005588:	4b4b      	ldr	r3, [pc, #300]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0ee      	beq.n	8005572 <HAL_RCC_OscConfig+0x37e>
 8005594:	e014      	b.n	80055c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005596:	f7fe fe1f 	bl	80041d8 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800559c:	e00a      	b.n	80055b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800559e:	f7fe fe1b 	bl	80041d8 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e09b      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055b4:	4b40      	ldr	r3, [pc, #256]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1ee      	bne.n	800559e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d105      	bne.n	80055d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c6:	4b3c      	ldr	r3, [pc, #240]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	4a3b      	ldr	r2, [pc, #236]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 8087 	beq.w	80056ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055dc:	4b36      	ldr	r3, [pc, #216]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 030c 	and.w	r3, r3, #12
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d061      	beq.n	80056ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d146      	bne.n	800567e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055f0:	4b33      	ldr	r3, [pc, #204]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f6:	f7fe fdef 	bl	80041d8 <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055fe:	f7fe fdeb 	bl	80041d8 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e06d      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005610:	4b29      	ldr	r3, [pc, #164]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1f0      	bne.n	80055fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005624:	d108      	bne.n	8005638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005626:	4b24      	ldr	r3, [pc, #144]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	4921      	ldr	r1, [pc, #132]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005634:	4313      	orrs	r3, r2
 8005636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005638:	4b1f      	ldr	r3, [pc, #124]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a19      	ldr	r1, [r3, #32]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	430b      	orrs	r3, r1
 800564a:	491b      	ldr	r1, [pc, #108]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800564c:	4313      	orrs	r3, r2
 800564e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005650:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 8005652:	2201      	movs	r2, #1
 8005654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005656:	f7fe fdbf 	bl	80041d8 <HAL_GetTick>
 800565a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800565c:	e008      	b.n	8005670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800565e:	f7fe fdbb 	bl	80041d8 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	2b02      	cmp	r3, #2
 800566a:	d901      	bls.n	8005670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e03d      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005670:	4b11      	ldr	r3, [pc, #68]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d0f0      	beq.n	800565e <HAL_RCC_OscConfig+0x46a>
 800567c:	e035      	b.n	80056ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800567e:	4b10      	ldr	r3, [pc, #64]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005684:	f7fe fda8 	bl	80041d8 <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800568c:	f7fe fda4 	bl	80041d8 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e026      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800569e:	4b06      	ldr	r3, [pc, #24]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f0      	bne.n	800568c <HAL_RCC_OscConfig+0x498>
 80056aa:	e01e      	b.n	80056ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d107      	bne.n	80056c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e019      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
 80056b8:	40021000 	.word	0x40021000
 80056bc:	40007000 	.word	0x40007000
 80056c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056c4:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <HAL_RCC_OscConfig+0x500>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d106      	bne.n	80056e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d001      	beq.n	80056ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e000      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40021000 	.word	0x40021000

080056f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e0d0      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800570c:	4b6a      	ldr	r3, [pc, #424]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d910      	bls.n	800573c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b67      	ldr	r3, [pc, #412]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 0207 	bic.w	r2, r3, #7
 8005722:	4965      	ldr	r1, [pc, #404]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	4313      	orrs	r3, r2
 8005728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572a:	4b63      	ldr	r3, [pc, #396]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0307 	and.w	r3, r3, #7
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d001      	beq.n	800573c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e0b8      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d020      	beq.n	800578a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	2b00      	cmp	r3, #0
 8005752:	d005      	beq.n	8005760 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005754:	4b59      	ldr	r3, [pc, #356]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	4a58      	ldr	r2, [pc, #352]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800575a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800575e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d005      	beq.n	8005778 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800576c:	4b53      	ldr	r3, [pc, #332]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	4a52      	ldr	r2, [pc, #328]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005776:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005778:	4b50      	ldr	r3, [pc, #320]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	494d      	ldr	r1, [pc, #308]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005786:	4313      	orrs	r3, r2
 8005788:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b00      	cmp	r3, #0
 8005794:	d040      	beq.n	8005818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d107      	bne.n	80057ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800579e:	4b47      	ldr	r3, [pc, #284]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d115      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e07f      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d107      	bne.n	80057c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057b6:	4b41      	ldr	r3, [pc, #260]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d109      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e073      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c6:	4b3d      	ldr	r3, [pc, #244]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e06b      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057d6:	4b39      	ldr	r3, [pc, #228]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f023 0203 	bic.w	r2, r3, #3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	4936      	ldr	r1, [pc, #216]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057e8:	f7fe fcf6 	bl	80041d8 <HAL_GetTick>
 80057ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	e00a      	b.n	8005806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057f0:	f7fe fcf2 	bl	80041d8 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e053      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005806:	4b2d      	ldr	r3, [pc, #180]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f003 020c 	and.w	r2, r3, #12
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	429a      	cmp	r2, r3
 8005816:	d1eb      	bne.n	80057f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005818:	4b27      	ldr	r3, [pc, #156]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0307 	and.w	r3, r3, #7
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d210      	bcs.n	8005848 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005826:	4b24      	ldr	r3, [pc, #144]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f023 0207 	bic.w	r2, r3, #7
 800582e:	4922      	ldr	r1, [pc, #136]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	4313      	orrs	r3, r2
 8005834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005836:	4b20      	ldr	r3, [pc, #128]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	429a      	cmp	r2, r3
 8005842:	d001      	beq.n	8005848 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e032      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0304 	and.w	r3, r3, #4
 8005850:	2b00      	cmp	r3, #0
 8005852:	d008      	beq.n	8005866 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005854:	4b19      	ldr	r3, [pc, #100]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	4916      	ldr	r1, [pc, #88]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005862:	4313      	orrs	r3, r2
 8005864:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0308 	and.w	r3, r3, #8
 800586e:	2b00      	cmp	r3, #0
 8005870:	d009      	beq.n	8005886 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005872:	4b12      	ldr	r3, [pc, #72]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	490e      	ldr	r1, [pc, #56]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005882:	4313      	orrs	r3, r2
 8005884:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005886:	f000 f821 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 800588a:	4602      	mov	r2, r0
 800588c:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	091b      	lsrs	r3, r3, #4
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	490a      	ldr	r1, [pc, #40]	; (80058c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005898:	5ccb      	ldrb	r3, [r1, r3]
 800589a:	fa22 f303 	lsr.w	r3, r2, r3
 800589e:	4a09      	ldr	r2, [pc, #36]	; (80058c4 <HAL_RCC_ClockConfig+0x1cc>)
 80058a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058a2:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <HAL_RCC_ClockConfig+0x1d0>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fe fc54 	bl	8004154 <HAL_InitTick>

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40022000 	.word	0x40022000
 80058bc:	40021000 	.word	0x40021000
 80058c0:	08007a90 	.word	0x08007a90
 80058c4:	20000000 	.word	0x20000000
 80058c8:	20000038 	.word	0x20000038

080058cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	2300      	movs	r3, #0
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]
 80058de:	2300      	movs	r3, #0
 80058e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80058e6:	4b1e      	ldr	r3, [pc, #120]	; (8005960 <HAL_RCC_GetSysClockFreq+0x94>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f003 030c 	and.w	r3, r3, #12
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d002      	beq.n	80058fc <HAL_RCC_GetSysClockFreq+0x30>
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d003      	beq.n	8005902 <HAL_RCC_GetSysClockFreq+0x36>
 80058fa:	e027      	b.n	800594c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80058fc:	4b19      	ldr	r3, [pc, #100]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 80058fe:	613b      	str	r3, [r7, #16]
      break;
 8005900:	e027      	b.n	8005952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	0c9b      	lsrs	r3, r3, #18
 8005906:	f003 030f 	and.w	r3, r3, #15
 800590a:	4a17      	ldr	r2, [pc, #92]	; (8005968 <HAL_RCC_GetSysClockFreq+0x9c>)
 800590c:	5cd3      	ldrb	r3, [r2, r3]
 800590e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d010      	beq.n	800593c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800591a:	4b11      	ldr	r3, [pc, #68]	; (8005960 <HAL_RCC_GetSysClockFreq+0x94>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	0c5b      	lsrs	r3, r3, #17
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	4a11      	ldr	r2, [pc, #68]	; (800596c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005926:	5cd3      	ldrb	r3, [r2, r3]
 8005928:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a0d      	ldr	r2, [pc, #52]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 800592e:	fb03 f202 	mul.w	r2, r3, r2
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	fbb2 f3f3 	udiv	r3, r2, r3
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	e004      	b.n	8005946 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a0c      	ldr	r2, [pc, #48]	; (8005970 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005940:	fb02 f303 	mul.w	r3, r2, r3
 8005944:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	613b      	str	r3, [r7, #16]
      break;
 800594a:	e002      	b.n	8005952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800594c:	4b05      	ldr	r3, [pc, #20]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 800594e:	613b      	str	r3, [r7, #16]
      break;
 8005950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005952:	693b      	ldr	r3, [r7, #16]
}
 8005954:	4618      	mov	r0, r3
 8005956:	371c      	adds	r7, #28
 8005958:	46bd      	mov	sp, r7
 800595a:	bc80      	pop	{r7}
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	40021000 	.word	0x40021000
 8005964:	007a1200 	.word	0x007a1200
 8005968:	08007aa8 	.word	0x08007aa8
 800596c:	08007ab8 	.word	0x08007ab8
 8005970:	003d0900 	.word	0x003d0900

08005974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005974:	b480      	push	{r7}
 8005976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005978:	4b02      	ldr	r3, [pc, #8]	; (8005984 <HAL_RCC_GetHCLKFreq+0x10>)
 800597a:	681b      	ldr	r3, [r3, #0]
}
 800597c:	4618      	mov	r0, r3
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr
 8005984:	20000000 	.word	0x20000000

08005988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800598c:	f7ff fff2 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 8005990:	4602      	mov	r2, r0
 8005992:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	0adb      	lsrs	r3, r3, #11
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	4903      	ldr	r1, [pc, #12]	; (80059ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40021000 	.word	0x40021000
 80059ac:	08007aa0 	.word	0x08007aa0

080059b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b085      	sub	sp, #20
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80059b8:	4b0a      	ldr	r3, [pc, #40]	; (80059e4 <RCC_Delay+0x34>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a0a      	ldr	r2, [pc, #40]	; (80059e8 <RCC_Delay+0x38>)
 80059be:	fba2 2303 	umull	r2, r3, r2, r3
 80059c2:	0a5b      	lsrs	r3, r3, #9
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	fb02 f303 	mul.w	r3, r2, r3
 80059ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80059cc:	bf00      	nop
  }
  while (Delay --);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	1e5a      	subs	r2, r3, #1
 80059d2:	60fa      	str	r2, [r7, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1f9      	bne.n	80059cc <RCC_Delay+0x1c>
}
 80059d8:	bf00      	nop
 80059da:	bf00      	nop
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	bc80      	pop	{r7}
 80059e2:	4770      	bx	lr
 80059e4:	20000000 	.word	0x20000000
 80059e8:	10624dd3 	.word	0x10624dd3

080059ec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	613b      	str	r3, [r7, #16]
 80059f8:	2300      	movs	r3, #0
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d07d      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a0c:	4b4f      	ldr	r3, [pc, #316]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a0e:	69db      	ldr	r3, [r3, #28]
 8005a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d10d      	bne.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a18:	4b4c      	ldr	r3, [pc, #304]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	4a4b      	ldr	r2, [pc, #300]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a22:	61d3      	str	r3, [r2, #28]
 8005a24:	4b49      	ldr	r3, [pc, #292]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a30:	2301      	movs	r3, #1
 8005a32:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a34:	4b46      	ldr	r3, [pc, #280]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d118      	bne.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a40:	4b43      	ldr	r3, [pc, #268]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a42      	ldr	r2, [pc, #264]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a4c:	f7fe fbc4 	bl	80041d8 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a52:	e008      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a54:	f7fe fbc0 	bl	80041d8 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b64      	cmp	r3, #100	; 0x64
 8005a60:	d901      	bls.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e06d      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a66:	4b3a      	ldr	r3, [pc, #232]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0f0      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a72:	4b36      	ldr	r3, [pc, #216]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a7a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d02e      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d027      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a90:	4b2e      	ldr	r3, [pc, #184]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a98:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a9a:	4b2e      	ldr	r3, [pc, #184]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005aa0:	4b2c      	ldr	r3, [pc, #176]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005aa6:	4a29      	ldr	r2, [pc, #164]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d014      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab6:	f7fe fb8f 	bl	80041d8 <HAL_GetTick>
 8005aba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005abc:	e00a      	b.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005abe:	f7fe fb8b 	bl	80041d8 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e036      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ad4:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0ee      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ae0:	4b1a      	ldr	r3, [pc, #104]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	4917      	ldr	r1, [pc, #92]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005af2:	7dfb      	ldrb	r3, [r7, #23]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d105      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005af8:	4b14      	ldr	r3, [pc, #80]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	4a13      	ldr	r2, [pc, #76]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b10:	4b0e      	ldr	r3, [pc, #56]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	490b      	ldr	r1, [pc, #44]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0310 	and.w	r3, r3, #16
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d008      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b2e:	4b07      	ldr	r3, [pc, #28]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	4904      	ldr	r1, [pc, #16]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	40007000 	.word	0x40007000
 8005b54:	42420440 	.word	0x42420440

08005b58 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b088      	sub	sp, #32
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	2300      	movs	r3, #0
 8005b66:	61fb      	str	r3, [r7, #28]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]
 8005b70:	2300      	movs	r3, #0
 8005b72:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	2b0f      	cmp	r3, #15
 8005b7a:	f200 80af 	bhi.w	8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8005b7e:	a201      	add	r2, pc, #4	; (adr r2, 8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8005b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b84:	08005c5b 	.word	0x08005c5b
 8005b88:	08005cc1 	.word	0x08005cc1
 8005b8c:	08005cdd 	.word	0x08005cdd
 8005b90:	08005c4b 	.word	0x08005c4b
 8005b94:	08005cdd 	.word	0x08005cdd
 8005b98:	08005cdd 	.word	0x08005cdd
 8005b9c:	08005cdd 	.word	0x08005cdd
 8005ba0:	08005c53 	.word	0x08005c53
 8005ba4:	08005cdd 	.word	0x08005cdd
 8005ba8:	08005cdd 	.word	0x08005cdd
 8005bac:	08005cdd 	.word	0x08005cdd
 8005bb0:	08005cdd 	.word	0x08005cdd
 8005bb4:	08005cdd 	.word	0x08005cdd
 8005bb8:	08005cdd 	.word	0x08005cdd
 8005bbc:	08005cdd 	.word	0x08005cdd
 8005bc0:	08005bc5 	.word	0x08005bc5
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005bc4:	4b4a      	ldr	r3, [pc, #296]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005bca:	4b49      	ldr	r3, [pc, #292]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	f000 8084 	beq.w	8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	0c9b      	lsrs	r3, r3, #18
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	4a44      	ldr	r2, [pc, #272]	; (8005cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8005be2:	5cd3      	ldrb	r3, [r2, r3]
 8005be4:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d015      	beq.n	8005c1c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005bf0:	4b3f      	ldr	r3, [pc, #252]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	0c5b      	lsrs	r3, r3, #17
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	4a3f      	ldr	r2, [pc, #252]	; (8005cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8005bfc:	5cd3      	ldrb	r3, [r2, r3]
 8005bfe:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00d      	beq.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005c0a:	4a3c      	ldr	r2, [pc, #240]	; (8005cfc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	fb02 f303 	mul.w	r3, r2, r3
 8005c18:	61fb      	str	r3, [r7, #28]
 8005c1a:	e004      	b.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	4a38      	ldr	r2, [pc, #224]	; (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8005c20:	fb02 f303 	mul.w	r3, r2, r3
 8005c24:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005c26:	4b32      	ldr	r3, [pc, #200]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c32:	d102      	bne.n	8005c3a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8005c38:	e052      	b.n	8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	4a31      	ldr	r2, [pc, #196]	; (8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8005c40:	fba2 2303 	umull	r2, r3, r2, r3
 8005c44:	085b      	lsrs	r3, r3, #1
 8005c46:	61bb      	str	r3, [r7, #24]
      break;
 8005c48:	e04a      	b.n	8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005c4a:	f7ff fe3f 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 8005c4e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005c50:	e049      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005c52:	f7ff fe3b 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 8005c56:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005c58:	e045      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8005c5a:	4b25      	ldr	r3, [pc, #148]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c6a:	d108      	bne.n	8005c7e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8005c76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c7a:	61bb      	str	r3, [r7, #24]
 8005c7c:	e01f      	b.n	8005cbe <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c88:	d109      	bne.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005c8a:	4b19      	ldr	r3, [pc, #100]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d003      	beq.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8005c96:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005c9a:	61bb      	str	r3, [r7, #24]
 8005c9c:	e00f      	b.n	8005cbe <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ca4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ca8:	d11c      	bne.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005caa:	4b11      	ldr	r3, [pc, #68]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d016      	beq.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8005cb6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005cba:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005cbc:	e012      	b.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005cbe:	e011      	b.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005cc0:	f7ff fe62 	bl	8005988 <HAL_RCC_GetPCLK2Freq>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	4b0a      	ldr	r3, [pc, #40]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	0b9b      	lsrs	r3, r3, #14
 8005ccc:	f003 0303 	and.w	r3, r3, #3
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	005b      	lsls	r3, r3, #1
 8005cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd8:	61bb      	str	r3, [r7, #24]
      break;
 8005cda:	e004      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8005cdc:	bf00      	nop
 8005cde:	e002      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8005ce0:	bf00      	nop
 8005ce2:	e000      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8005ce4:	bf00      	nop
    }
  }
  return (frequency);
 8005ce6:	69bb      	ldr	r3, [r7, #24]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3720      	adds	r7, #32
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40021000 	.word	0x40021000
 8005cf4:	08007abc 	.word	0x08007abc
 8005cf8:	08007acc 	.word	0x08007acc
 8005cfc:	007a1200 	.word	0x007a1200
 8005d00:	003d0900 	.word	0x003d0900
 8005d04:	aaaaaaab 	.word	0xaaaaaaab

08005d08 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d004      	beq.n	8005d24 <HAL_SRAM_Init+0x1c>
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d22:	d101      	bne.n	8005d28 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e038      	b.n	8005d9a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d106      	bne.n	8005d42 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f7fd fead 	bl	8003a9c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	3308      	adds	r3, #8
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	f000 fd81 	bl	8006854 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6818      	ldr	r0, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	68b9      	ldr	r1, [r7, #8]
 8005d5e:	f000 fde3 	bl	8006928 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6858      	ldr	r0, [r3, #4]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689a      	ldr	r2, [r3, #8]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6e:	6879      	ldr	r1, [r7, #4]
 8005d70:	f000 fe0e 	bl	8006990 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	6892      	ldr	r2, [r2, #8]
 8005d7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	6892      	ldr	r2, [r2, #8]
 8005d88:	f041 0101 	orr.w	r1, r1, #1
 8005d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b082      	sub	sp, #8
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e041      	b.n	8005e38 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d106      	bne.n	8005dce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7fd fdd3 	bl	8003974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	3304      	adds	r3, #4
 8005dde:	4619      	mov	r1, r3
 8005de0:	4610      	mov	r0, r2
 8005de2:	f000 fa0f 	bl	8006204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3708      	adds	r7, #8
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e041      	b.n	8005ed6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d106      	bne.n	8005e6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f839 	bl	8005ede <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4610      	mov	r0, r2
 8005e80:	f000 f9c0 	bl	8006204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005efc:	2300      	movs	r3, #0
 8005efe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d101      	bne.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f0a:	2302      	movs	r3, #2
 8005f0c:	e0ae      	b.n	800606c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b0c      	cmp	r3, #12
 8005f1a:	f200 809f 	bhi.w	800605c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f1e:	a201      	add	r2, pc, #4	; (adr r2, 8005f24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f24:	08005f59 	.word	0x08005f59
 8005f28:	0800605d 	.word	0x0800605d
 8005f2c:	0800605d 	.word	0x0800605d
 8005f30:	0800605d 	.word	0x0800605d
 8005f34:	08005f99 	.word	0x08005f99
 8005f38:	0800605d 	.word	0x0800605d
 8005f3c:	0800605d 	.word	0x0800605d
 8005f40:	0800605d 	.word	0x0800605d
 8005f44:	08005fdb 	.word	0x08005fdb
 8005f48:	0800605d 	.word	0x0800605d
 8005f4c:	0800605d 	.word	0x0800605d
 8005f50:	0800605d 	.word	0x0800605d
 8005f54:	0800601b 	.word	0x0800601b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68b9      	ldr	r1, [r7, #8]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f000 f9ca 	bl	80062f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699a      	ldr	r2, [r3, #24]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0208 	orr.w	r2, r2, #8
 8005f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	699a      	ldr	r2, [r3, #24]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f022 0204 	bic.w	r2, r2, #4
 8005f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6999      	ldr	r1, [r3, #24]
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	619a      	str	r2, [r3, #24]
      break;
 8005f96:	e064      	b.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68b9      	ldr	r1, [r7, #8]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fa1a 	bl	80063d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	699a      	ldr	r2, [r3, #24]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6999      	ldr	r1, [r3, #24]
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	021a      	lsls	r2, r3, #8
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	619a      	str	r2, [r3, #24]
      break;
 8005fd8:	e043      	b.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68b9      	ldr	r1, [r7, #8]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f000 fa6d 	bl	80064c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	69da      	ldr	r2, [r3, #28]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f042 0208 	orr.w	r2, r2, #8
 8005ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	69da      	ldr	r2, [r3, #28]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f022 0204 	bic.w	r2, r2, #4
 8006004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	69d9      	ldr	r1, [r3, #28]
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	691a      	ldr	r2, [r3, #16]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	61da      	str	r2, [r3, #28]
      break;
 8006018:	e023      	b.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68b9      	ldr	r1, [r7, #8]
 8006020:	4618      	mov	r0, r3
 8006022:	f000 fac1 	bl	80065a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69da      	ldr	r2, [r3, #28]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69da      	ldr	r2, [r3, #28]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69d9      	ldr	r1, [r3, #28]
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	021a      	lsls	r2, r3, #8
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	430a      	orrs	r2, r1
 8006058:	61da      	str	r2, [r3, #28]
      break;
 800605a:	e002      	b.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	75fb      	strb	r3, [r7, #23]
      break;
 8006060:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800606a:	7dfb      	ldrb	r3, [r7, #23]
}
 800606c:	4618      	mov	r0, r3
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800607e:	2300      	movs	r3, #0
 8006080:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_TIM_ConfigClockSource+0x1c>
 800608c:	2302      	movs	r3, #2
 800608e:	e0b4      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x186>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80060ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060c8:	d03e      	beq.n	8006148 <HAL_TIM_ConfigClockSource+0xd4>
 80060ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060ce:	f200 8087 	bhi.w	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 80060d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d6:	f000 8086 	beq.w	80061e6 <HAL_TIM_ConfigClockSource+0x172>
 80060da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060de:	d87f      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 80060e0:	2b70      	cmp	r3, #112	; 0x70
 80060e2:	d01a      	beq.n	800611a <HAL_TIM_ConfigClockSource+0xa6>
 80060e4:	2b70      	cmp	r3, #112	; 0x70
 80060e6:	d87b      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 80060e8:	2b60      	cmp	r3, #96	; 0x60
 80060ea:	d050      	beq.n	800618e <HAL_TIM_ConfigClockSource+0x11a>
 80060ec:	2b60      	cmp	r3, #96	; 0x60
 80060ee:	d877      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 80060f0:	2b50      	cmp	r3, #80	; 0x50
 80060f2:	d03c      	beq.n	800616e <HAL_TIM_ConfigClockSource+0xfa>
 80060f4:	2b50      	cmp	r3, #80	; 0x50
 80060f6:	d873      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 80060f8:	2b40      	cmp	r3, #64	; 0x40
 80060fa:	d058      	beq.n	80061ae <HAL_TIM_ConfigClockSource+0x13a>
 80060fc:	2b40      	cmp	r3, #64	; 0x40
 80060fe:	d86f      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006100:	2b30      	cmp	r3, #48	; 0x30
 8006102:	d064      	beq.n	80061ce <HAL_TIM_ConfigClockSource+0x15a>
 8006104:	2b30      	cmp	r3, #48	; 0x30
 8006106:	d86b      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006108:	2b20      	cmp	r3, #32
 800610a:	d060      	beq.n	80061ce <HAL_TIM_ConfigClockSource+0x15a>
 800610c:	2b20      	cmp	r3, #32
 800610e:	d867      	bhi.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006110:	2b00      	cmp	r3, #0
 8006112:	d05c      	beq.n	80061ce <HAL_TIM_ConfigClockSource+0x15a>
 8006114:	2b10      	cmp	r3, #16
 8006116:	d05a      	beq.n	80061ce <HAL_TIM_ConfigClockSource+0x15a>
 8006118:	e062      	b.n	80061e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6899      	ldr	r1, [r3, #8]
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	f000 fb08 	bl	800673e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800613c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	609a      	str	r2, [r3, #8]
      break;
 8006146:	e04f      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6818      	ldr	r0, [r3, #0]
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	6899      	ldr	r1, [r3, #8]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f000 faf1 	bl	800673e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689a      	ldr	r2, [r3, #8]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800616a:	609a      	str	r2, [r3, #8]
      break;
 800616c:	e03c      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	6859      	ldr	r1, [r3, #4]
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	461a      	mov	r2, r3
 800617c:	f000 fa68 	bl	8006650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2150      	movs	r1, #80	; 0x50
 8006186:	4618      	mov	r0, r3
 8006188:	f000 fabf 	bl	800670a <TIM_ITRx_SetConfig>
      break;
 800618c:	e02c      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6818      	ldr	r0, [r3, #0]
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	6859      	ldr	r1, [r3, #4]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	461a      	mov	r2, r3
 800619c:	f000 fa86 	bl	80066ac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2160      	movs	r1, #96	; 0x60
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 faaf 	bl	800670a <TIM_ITRx_SetConfig>
      break;
 80061ac:	e01c      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	6859      	ldr	r1, [r3, #4]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	461a      	mov	r2, r3
 80061bc:	f000 fa48 	bl	8006650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2140      	movs	r1, #64	; 0x40
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 fa9f 	bl	800670a <TIM_ITRx_SetConfig>
      break;
 80061cc:	e00c      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4619      	mov	r1, r3
 80061d8:	4610      	mov	r0, r2
 80061da:	f000 fa96 	bl	800670a <TIM_ITRx_SetConfig>
      break;
 80061de:	e003      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	73fb      	strb	r3, [r7, #15]
      break;
 80061e4:	e000      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80061e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3710      	adds	r7, #16
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
	...

08006204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a33      	ldr	r2, [pc, #204]	; (80062e4 <TIM_Base_SetConfig+0xe0>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d013      	beq.n	8006244 <TIM_Base_SetConfig+0x40>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a32      	ldr	r2, [pc, #200]	; (80062e8 <TIM_Base_SetConfig+0xe4>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d00f      	beq.n	8006244 <TIM_Base_SetConfig+0x40>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800622a:	d00b      	beq.n	8006244 <TIM_Base_SetConfig+0x40>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a2f      	ldr	r2, [pc, #188]	; (80062ec <TIM_Base_SetConfig+0xe8>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d007      	beq.n	8006244 <TIM_Base_SetConfig+0x40>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a2e      	ldr	r2, [pc, #184]	; (80062f0 <TIM_Base_SetConfig+0xec>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d003      	beq.n	8006244 <TIM_Base_SetConfig+0x40>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a2d      	ldr	r2, [pc, #180]	; (80062f4 <TIM_Base_SetConfig+0xf0>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d108      	bne.n	8006256 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800624a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a22      	ldr	r2, [pc, #136]	; (80062e4 <TIM_Base_SetConfig+0xe0>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d013      	beq.n	8006286 <TIM_Base_SetConfig+0x82>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a21      	ldr	r2, [pc, #132]	; (80062e8 <TIM_Base_SetConfig+0xe4>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d00f      	beq.n	8006286 <TIM_Base_SetConfig+0x82>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800626c:	d00b      	beq.n	8006286 <TIM_Base_SetConfig+0x82>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <TIM_Base_SetConfig+0xe8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d007      	beq.n	8006286 <TIM_Base_SetConfig+0x82>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a1d      	ldr	r2, [pc, #116]	; (80062f0 <TIM_Base_SetConfig+0xec>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d003      	beq.n	8006286 <TIM_Base_SetConfig+0x82>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a1c      	ldr	r2, [pc, #112]	; (80062f4 <TIM_Base_SetConfig+0xf0>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d108      	bne.n	8006298 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800628c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	4313      	orrs	r3, r2
 8006296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a09      	ldr	r2, [pc, #36]	; (80062e4 <TIM_Base_SetConfig+0xe0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d003      	beq.n	80062cc <TIM_Base_SetConfig+0xc8>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a08      	ldr	r2, [pc, #32]	; (80062e8 <TIM_Base_SetConfig+0xe4>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d103      	bne.n	80062d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	691a      	ldr	r2, [r3, #16]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	615a      	str	r2, [r3, #20]
}
 80062da:	bf00      	nop
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr
 80062e4:	40012c00 	.word	0x40012c00
 80062e8:	40013400 	.word	0x40013400
 80062ec:	40000400 	.word	0x40000400
 80062f0:	40000800 	.word	0x40000800
 80062f4:	40000c00 	.word	0x40000c00

080062f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a1b      	ldr	r3, [r3, #32]
 800630c:	f023 0201 	bic.w	r2, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 0303 	bic.w	r3, r3, #3
 800632e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	4313      	orrs	r3, r2
 8006338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f023 0302 	bic.w	r3, r3, #2
 8006340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4313      	orrs	r3, r2
 800634a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a20      	ldr	r2, [pc, #128]	; (80063d0 <TIM_OC1_SetConfig+0xd8>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d003      	beq.n	800635c <TIM_OC1_SetConfig+0x64>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a1f      	ldr	r2, [pc, #124]	; (80063d4 <TIM_OC1_SetConfig+0xdc>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d10c      	bne.n	8006376 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f023 0308 	bic.w	r3, r3, #8
 8006362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	4313      	orrs	r3, r2
 800636c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f023 0304 	bic.w	r3, r3, #4
 8006374:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a15      	ldr	r2, [pc, #84]	; (80063d0 <TIM_OC1_SetConfig+0xd8>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d003      	beq.n	8006386 <TIM_OC1_SetConfig+0x8e>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a14      	ldr	r2, [pc, #80]	; (80063d4 <TIM_OC1_SetConfig+0xdc>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d111      	bne.n	80063aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800638c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006394:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4313      	orrs	r3, r2
 800639e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	621a      	str	r2, [r3, #32]
}
 80063c4:	bf00      	nop
 80063c6:	371c      	adds	r7, #28
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	40012c00 	.word	0x40012c00
 80063d4:	40013400 	.word	0x40013400

080063d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063d8:	b480      	push	{r7}
 80063da:	b087      	sub	sp, #28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6a1b      	ldr	r3, [r3, #32]
 80063ec:	f023 0210 	bic.w	r2, r3, #16
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800640e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	021b      	lsls	r3, r3, #8
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	4313      	orrs	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f023 0320 	bic.w	r3, r3, #32
 8006422:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	011b      	lsls	r3, r3, #4
 800642a:	697a      	ldr	r2, [r7, #20]
 800642c:	4313      	orrs	r3, r2
 800642e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a21      	ldr	r2, [pc, #132]	; (80064b8 <TIM_OC2_SetConfig+0xe0>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d003      	beq.n	8006440 <TIM_OC2_SetConfig+0x68>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a20      	ldr	r2, [pc, #128]	; (80064bc <TIM_OC2_SetConfig+0xe4>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d10d      	bne.n	800645c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	011b      	lsls	r3, r3, #4
 800644e:	697a      	ldr	r2, [r7, #20]
 8006450:	4313      	orrs	r3, r2
 8006452:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800645a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a16      	ldr	r2, [pc, #88]	; (80064b8 <TIM_OC2_SetConfig+0xe0>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d003      	beq.n	800646c <TIM_OC2_SetConfig+0x94>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a15      	ldr	r2, [pc, #84]	; (80064bc <TIM_OC2_SetConfig+0xe4>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d113      	bne.n	8006494 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006472:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800647a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	693a      	ldr	r2, [r7, #16]
 8006484:	4313      	orrs	r3, r2
 8006486:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	4313      	orrs	r3, r2
 8006492:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	685a      	ldr	r2, [r3, #4]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	621a      	str	r2, [r3, #32]
}
 80064ae:	bf00      	nop
 80064b0:	371c      	adds	r7, #28
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr
 80064b8:	40012c00 	.word	0x40012c00
 80064bc:	40013400 	.word	0x40013400

080064c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b087      	sub	sp, #28
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	69db      	ldr	r3, [r3, #28]
 80064e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 0303 	bic.w	r3, r3, #3
 80064f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	021b      	lsls	r3, r3, #8
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	4313      	orrs	r3, r2
 8006514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a21      	ldr	r2, [pc, #132]	; (80065a0 <TIM_OC3_SetConfig+0xe0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d003      	beq.n	8006526 <TIM_OC3_SetConfig+0x66>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a20      	ldr	r2, [pc, #128]	; (80065a4 <TIM_OC3_SetConfig+0xe4>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d10d      	bne.n	8006542 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800652c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	021b      	lsls	r3, r3, #8
 8006534:	697a      	ldr	r2, [r7, #20]
 8006536:	4313      	orrs	r3, r2
 8006538:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006540:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a16      	ldr	r2, [pc, #88]	; (80065a0 <TIM_OC3_SetConfig+0xe0>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d003      	beq.n	8006552 <TIM_OC3_SetConfig+0x92>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a15      	ldr	r2, [pc, #84]	; (80065a4 <TIM_OC3_SetConfig+0xe4>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d113      	bne.n	800657a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	011b      	lsls	r3, r3, #4
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	4313      	orrs	r3, r2
 800656c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	011b      	lsls	r3, r3, #4
 8006574:	693a      	ldr	r2, [r7, #16]
 8006576:	4313      	orrs	r3, r2
 8006578:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	621a      	str	r2, [r3, #32]
}
 8006594:	bf00      	nop
 8006596:	371c      	adds	r7, #28
 8006598:	46bd      	mov	sp, r7
 800659a:	bc80      	pop	{r7}
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	40012c00 	.word	0x40012c00
 80065a4:	40013400 	.word	0x40013400

080065a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b087      	sub	sp, #28
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a1b      	ldr	r3, [r3, #32]
 80065bc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	69db      	ldr	r3, [r3, #28]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	021b      	lsls	r3, r3, #8
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	031b      	lsls	r3, r3, #12
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a11      	ldr	r2, [pc, #68]	; (8006648 <TIM_OC4_SetConfig+0xa0>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d003      	beq.n	8006610 <TIM_OC4_SetConfig+0x68>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a10      	ldr	r2, [pc, #64]	; (800664c <TIM_OC4_SetConfig+0xa4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d109      	bne.n	8006624 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006616:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	019b      	lsls	r3, r3, #6
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	4313      	orrs	r3, r2
 8006622:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	685a      	ldr	r2, [r3, #4]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	621a      	str	r2, [r3, #32]
}
 800663e:	bf00      	nop
 8006640:	371c      	adds	r7, #28
 8006642:	46bd      	mov	sp, r7
 8006644:	bc80      	pop	{r7}
 8006646:	4770      	bx	lr
 8006648:	40012c00 	.word	0x40012c00
 800664c:	40013400 	.word	0x40013400

08006650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006650:	b480      	push	{r7}
 8006652:	b087      	sub	sp, #28
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	f023 0201 	bic.w	r2, r3, #1
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800667a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	011b      	lsls	r3, r3, #4
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	4313      	orrs	r3, r2
 8006684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f023 030a 	bic.w	r3, r3, #10
 800668c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	621a      	str	r2, [r3, #32]
}
 80066a2:	bf00      	nop
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bc80      	pop	{r7}
 80066aa:	4770      	bx	lr

080066ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6a1b      	ldr	r3, [r3, #32]
 80066c2:	f023 0210 	bic.w	r2, r3, #16
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	031b      	lsls	r3, r3, #12
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	4313      	orrs	r3, r2
 80066e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80066e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	621a      	str	r2, [r3, #32]
}
 8006700:	bf00      	nop
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	bc80      	pop	{r7}
 8006708:	4770      	bx	lr

0800670a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800670a:	b480      	push	{r7}
 800670c:	b085      	sub	sp, #20
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
 8006712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006720:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006722:	683a      	ldr	r2, [r7, #0]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	4313      	orrs	r3, r2
 8006728:	f043 0307 	orr.w	r3, r3, #7
 800672c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	609a      	str	r2, [r3, #8]
}
 8006734:	bf00      	nop
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	bc80      	pop	{r7}
 800673c:	4770      	bx	lr

0800673e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800673e:	b480      	push	{r7}
 8006740:	b087      	sub	sp, #28
 8006742:	af00      	add	r7, sp, #0
 8006744:	60f8      	str	r0, [r7, #12]
 8006746:	60b9      	str	r1, [r7, #8]
 8006748:	607a      	str	r2, [r7, #4]
 800674a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006758:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	021a      	lsls	r2, r3, #8
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	431a      	orrs	r2, r3
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	4313      	orrs	r3, r2
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	4313      	orrs	r3, r2
 800676a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	609a      	str	r2, [r3, #8]
}
 8006772:	bf00      	nop
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	bc80      	pop	{r7}
 800677a:	4770      	bx	lr

0800677c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800678c:	2b01      	cmp	r3, #1
 800678e:	d101      	bne.n	8006794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006790:	2302      	movs	r3, #2
 8006792:	e050      	b.n	8006836 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a1b      	ldr	r2, [pc, #108]	; (8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d018      	beq.n	800680a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a19      	ldr	r2, [pc, #100]	; (8006844 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d013      	beq.n	800680a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ea:	d00e      	beq.n	800680a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a15      	ldr	r2, [pc, #84]	; (8006848 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d009      	beq.n	800680a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a14      	ldr	r2, [pc, #80]	; (800684c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d004      	beq.n	800680a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a12      	ldr	r2, [pc, #72]	; (8006850 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d10c      	bne.n	8006824 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006810:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	4313      	orrs	r3, r2
 800681a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68ba      	ldr	r2, [r7, #8]
 8006822:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3714      	adds	r7, #20
 800683a:	46bd      	mov	sp, r7
 800683c:	bc80      	pop	{r7}
 800683e:	4770      	bx	lr
 8006840:	40012c00 	.word	0x40012c00
 8006844:	40013400 	.word	0x40013400
 8006848:	40000400 	.word	0x40000400
 800684c:	40000800 	.word	0x40000800
 8006850:	40000c00 	.word	0x40000c00

08006854 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	6812      	ldr	r2, [r2, #0]
 800686c:	f023 0101 	bic.w	r1, r3, #1
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	2b08      	cmp	r3, #8
 800687c:	d102      	bne.n	8006884 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800687e:	2340      	movs	r3, #64	; 0x40
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	e001      	b.n	8006888 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006884:	2300      	movs	r3, #0
 8006886:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006894:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800689a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80068a0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80068a6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80068ac:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80068b2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80068b8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80068be:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80068c4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80068ca:	4313      	orrs	r3, r2
 80068cc:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068dc:	693a      	ldr	r2, [r7, #16]
 80068de:	4313      	orrs	r3, r2
 80068e0:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80068e2:	4b10      	ldr	r3, [pc, #64]	; (8006924 <FSMC_NORSRAM_Init+0xd0>)
 80068e4:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068ec:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80068f4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	43db      	mvns	r3, r3
 8006904:	ea02 0103 	and.w	r1, r2, r3
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	4319      	orrs	r1, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	371c      	adds	r7, #28
 800691c:	46bd      	mov	sp, r7
 800691e:	bc80      	pop	{r7}
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	0008fb7f 	.word	0x0008fb7f

08006928 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	011b      	lsls	r3, r3, #4
 800694c:	431a      	orrs	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	021b      	lsls	r3, r3, #8
 8006954:	431a      	orrs	r2, r3
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	041b      	lsls	r3, r3, #16
 800695c:	431a      	orrs	r2, r3
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	3b01      	subs	r3, #1
 8006964:	051b      	lsls	r3, r3, #20
 8006966:	431a      	orrs	r2, r3
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	695b      	ldr	r3, [r3, #20]
 800696c:	3b02      	subs	r3, #2
 800696e:	061b      	lsls	r3, r3, #24
 8006970:	431a      	orrs	r2, r3
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	4313      	orrs	r3, r2
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	3201      	adds	r2, #1
 800697c:	4319      	orrs	r1, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	bc80      	pop	{r7}
 800698e:	4770      	bx	lr

08006990 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
 800699c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069a4:	d11d      	bne.n	80069e2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80069ae:	4b13      	ldr	r3, [pc, #76]	; (80069fc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80069b0:	4013      	ands	r3, r2
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	6811      	ldr	r1, [r2, #0]
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	6852      	ldr	r2, [r2, #4]
 80069ba:	0112      	lsls	r2, r2, #4
 80069bc:	4311      	orrs	r1, r2
 80069be:	68ba      	ldr	r2, [r7, #8]
 80069c0:	6892      	ldr	r2, [r2, #8]
 80069c2:	0212      	lsls	r2, r2, #8
 80069c4:	4311      	orrs	r1, r2
 80069c6:	68ba      	ldr	r2, [r7, #8]
 80069c8:	6992      	ldr	r2, [r2, #24]
 80069ca:	4311      	orrs	r1, r2
 80069cc:	68ba      	ldr	r2, [r7, #8]
 80069ce:	68d2      	ldr	r2, [r2, #12]
 80069d0:	0412      	lsls	r2, r2, #16
 80069d2:	430a      	orrs	r2, r1
 80069d4:	ea43 0102 	orr.w	r1, r3, r2
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80069e0:	e005      	b.n	80069ee <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80069ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bc80      	pop	{r7}
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	cff00000 	.word	0xcff00000

08006a00 <_ZdlPvj>:
 8006a00:	f000 b800 	b.w	8006a04 <_ZdlPv>

08006a04 <_ZdlPv>:
 8006a04:	f000 b82a 	b.w	8006a5c <free>

08006a08 <__errno>:
 8006a08:	4b01      	ldr	r3, [pc, #4]	; (8006a10 <__errno+0x8>)
 8006a0a:	6818      	ldr	r0, [r3, #0]
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	20000040 	.word	0x20000040

08006a14 <__libc_init_array>:
 8006a14:	b570      	push	{r4, r5, r6, lr}
 8006a16:	2600      	movs	r6, #0
 8006a18:	4d0c      	ldr	r5, [pc, #48]	; (8006a4c <__libc_init_array+0x38>)
 8006a1a:	4c0d      	ldr	r4, [pc, #52]	; (8006a50 <__libc_init_array+0x3c>)
 8006a1c:	1b64      	subs	r4, r4, r5
 8006a1e:	10a4      	asrs	r4, r4, #2
 8006a20:	42a6      	cmp	r6, r4
 8006a22:	d109      	bne.n	8006a38 <__libc_init_array+0x24>
 8006a24:	f000 fca4 	bl	8007370 <_init>
 8006a28:	2600      	movs	r6, #0
 8006a2a:	4d0a      	ldr	r5, [pc, #40]	; (8006a54 <__libc_init_array+0x40>)
 8006a2c:	4c0a      	ldr	r4, [pc, #40]	; (8006a58 <__libc_init_array+0x44>)
 8006a2e:	1b64      	subs	r4, r4, r5
 8006a30:	10a4      	asrs	r4, r4, #2
 8006a32:	42a6      	cmp	r6, r4
 8006a34:	d105      	bne.n	8006a42 <__libc_init_array+0x2e>
 8006a36:	bd70      	pop	{r4, r5, r6, pc}
 8006a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a3c:	4798      	blx	r3
 8006a3e:	3601      	adds	r6, #1
 8006a40:	e7ee      	b.n	8006a20 <__libc_init_array+0xc>
 8006a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a46:	4798      	blx	r3
 8006a48:	3601      	adds	r6, #1
 8006a4a:	e7f2      	b.n	8006a32 <__libc_init_array+0x1e>
 8006a4c:	08007b04 	.word	0x08007b04
 8006a50:	08007b04 	.word	0x08007b04
 8006a54:	08007b04 	.word	0x08007b04
 8006a58:	08007b08 	.word	0x08007b08

08006a5c <free>:
 8006a5c:	4b02      	ldr	r3, [pc, #8]	; (8006a68 <free+0xc>)
 8006a5e:	4601      	mov	r1, r0
 8006a60:	6818      	ldr	r0, [r3, #0]
 8006a62:	f000 b80b 	b.w	8006a7c <_free_r>
 8006a66:	bf00      	nop
 8006a68:	20000040 	.word	0x20000040

08006a6c <memset>:
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	4402      	add	r2, r0
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d100      	bne.n	8006a76 <memset+0xa>
 8006a74:	4770      	bx	lr
 8006a76:	f803 1b01 	strb.w	r1, [r3], #1
 8006a7a:	e7f9      	b.n	8006a70 <memset+0x4>

08006a7c <_free_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4605      	mov	r5, r0
 8006a80:	2900      	cmp	r1, #0
 8006a82:	d040      	beq.n	8006b06 <_free_r+0x8a>
 8006a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a88:	1f0c      	subs	r4, r1, #4
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	bfb8      	it	lt
 8006a8e:	18e4      	addlt	r4, r4, r3
 8006a90:	f000 f900 	bl	8006c94 <__malloc_lock>
 8006a94:	4a1c      	ldr	r2, [pc, #112]	; (8006b08 <_free_r+0x8c>)
 8006a96:	6813      	ldr	r3, [r2, #0]
 8006a98:	b933      	cbnz	r3, 8006aa8 <_free_r+0x2c>
 8006a9a:	6063      	str	r3, [r4, #4]
 8006a9c:	6014      	str	r4, [r2, #0]
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006aa4:	f000 b8fc 	b.w	8006ca0 <__malloc_unlock>
 8006aa8:	42a3      	cmp	r3, r4
 8006aaa:	d908      	bls.n	8006abe <_free_r+0x42>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	1821      	adds	r1, r4, r0
 8006ab0:	428b      	cmp	r3, r1
 8006ab2:	bf01      	itttt	eq
 8006ab4:	6819      	ldreq	r1, [r3, #0]
 8006ab6:	685b      	ldreq	r3, [r3, #4]
 8006ab8:	1809      	addeq	r1, r1, r0
 8006aba:	6021      	streq	r1, [r4, #0]
 8006abc:	e7ed      	b.n	8006a9a <_free_r+0x1e>
 8006abe:	461a      	mov	r2, r3
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	b10b      	cbz	r3, 8006ac8 <_free_r+0x4c>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d9fa      	bls.n	8006abe <_free_r+0x42>
 8006ac8:	6811      	ldr	r1, [r2, #0]
 8006aca:	1850      	adds	r0, r2, r1
 8006acc:	42a0      	cmp	r0, r4
 8006ace:	d10b      	bne.n	8006ae8 <_free_r+0x6c>
 8006ad0:	6820      	ldr	r0, [r4, #0]
 8006ad2:	4401      	add	r1, r0
 8006ad4:	1850      	adds	r0, r2, r1
 8006ad6:	4283      	cmp	r3, r0
 8006ad8:	6011      	str	r1, [r2, #0]
 8006ada:	d1e0      	bne.n	8006a9e <_free_r+0x22>
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	4401      	add	r1, r0
 8006ae2:	6011      	str	r1, [r2, #0]
 8006ae4:	6053      	str	r3, [r2, #4]
 8006ae6:	e7da      	b.n	8006a9e <_free_r+0x22>
 8006ae8:	d902      	bls.n	8006af0 <_free_r+0x74>
 8006aea:	230c      	movs	r3, #12
 8006aec:	602b      	str	r3, [r5, #0]
 8006aee:	e7d6      	b.n	8006a9e <_free_r+0x22>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	1821      	adds	r1, r4, r0
 8006af4:	428b      	cmp	r3, r1
 8006af6:	bf01      	itttt	eq
 8006af8:	6819      	ldreq	r1, [r3, #0]
 8006afa:	685b      	ldreq	r3, [r3, #4]
 8006afc:	1809      	addeq	r1, r1, r0
 8006afe:	6021      	streq	r1, [r4, #0]
 8006b00:	6063      	str	r3, [r4, #4]
 8006b02:	6054      	str	r4, [r2, #4]
 8006b04:	e7cb      	b.n	8006a9e <_free_r+0x22>
 8006b06:	bd38      	pop	{r3, r4, r5, pc}
 8006b08:	200001c0 	.word	0x200001c0

08006b0c <sbrk_aligned>:
 8006b0c:	b570      	push	{r4, r5, r6, lr}
 8006b0e:	4e0e      	ldr	r6, [pc, #56]	; (8006b48 <sbrk_aligned+0x3c>)
 8006b10:	460c      	mov	r4, r1
 8006b12:	6831      	ldr	r1, [r6, #0]
 8006b14:	4605      	mov	r5, r0
 8006b16:	b911      	cbnz	r1, 8006b1e <sbrk_aligned+0x12>
 8006b18:	f000 f88c 	bl	8006c34 <_sbrk_r>
 8006b1c:	6030      	str	r0, [r6, #0]
 8006b1e:	4621      	mov	r1, r4
 8006b20:	4628      	mov	r0, r5
 8006b22:	f000 f887 	bl	8006c34 <_sbrk_r>
 8006b26:	1c43      	adds	r3, r0, #1
 8006b28:	d00a      	beq.n	8006b40 <sbrk_aligned+0x34>
 8006b2a:	1cc4      	adds	r4, r0, #3
 8006b2c:	f024 0403 	bic.w	r4, r4, #3
 8006b30:	42a0      	cmp	r0, r4
 8006b32:	d007      	beq.n	8006b44 <sbrk_aligned+0x38>
 8006b34:	1a21      	subs	r1, r4, r0
 8006b36:	4628      	mov	r0, r5
 8006b38:	f000 f87c 	bl	8006c34 <_sbrk_r>
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	d101      	bne.n	8006b44 <sbrk_aligned+0x38>
 8006b40:	f04f 34ff 	mov.w	r4, #4294967295
 8006b44:	4620      	mov	r0, r4
 8006b46:	bd70      	pop	{r4, r5, r6, pc}
 8006b48:	200001c4 	.word	0x200001c4

08006b4c <_malloc_r>:
 8006b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b50:	1ccd      	adds	r5, r1, #3
 8006b52:	f025 0503 	bic.w	r5, r5, #3
 8006b56:	3508      	adds	r5, #8
 8006b58:	2d0c      	cmp	r5, #12
 8006b5a:	bf38      	it	cc
 8006b5c:	250c      	movcc	r5, #12
 8006b5e:	2d00      	cmp	r5, #0
 8006b60:	4607      	mov	r7, r0
 8006b62:	db01      	blt.n	8006b68 <_malloc_r+0x1c>
 8006b64:	42a9      	cmp	r1, r5
 8006b66:	d905      	bls.n	8006b74 <_malloc_r+0x28>
 8006b68:	230c      	movs	r3, #12
 8006b6a:	2600      	movs	r6, #0
 8006b6c:	603b      	str	r3, [r7, #0]
 8006b6e:	4630      	mov	r0, r6
 8006b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b74:	4e2e      	ldr	r6, [pc, #184]	; (8006c30 <_malloc_r+0xe4>)
 8006b76:	f000 f88d 	bl	8006c94 <__malloc_lock>
 8006b7a:	6833      	ldr	r3, [r6, #0]
 8006b7c:	461c      	mov	r4, r3
 8006b7e:	bb34      	cbnz	r4, 8006bce <_malloc_r+0x82>
 8006b80:	4629      	mov	r1, r5
 8006b82:	4638      	mov	r0, r7
 8006b84:	f7ff ffc2 	bl	8006b0c <sbrk_aligned>
 8006b88:	1c43      	adds	r3, r0, #1
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	d14d      	bne.n	8006c2a <_malloc_r+0xde>
 8006b8e:	6834      	ldr	r4, [r6, #0]
 8006b90:	4626      	mov	r6, r4
 8006b92:	2e00      	cmp	r6, #0
 8006b94:	d140      	bne.n	8006c18 <_malloc_r+0xcc>
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	4631      	mov	r1, r6
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	eb04 0803 	add.w	r8, r4, r3
 8006ba0:	f000 f848 	bl	8006c34 <_sbrk_r>
 8006ba4:	4580      	cmp	r8, r0
 8006ba6:	d13a      	bne.n	8006c1e <_malloc_r+0xd2>
 8006ba8:	6821      	ldr	r1, [r4, #0]
 8006baa:	3503      	adds	r5, #3
 8006bac:	1a6d      	subs	r5, r5, r1
 8006bae:	f025 0503 	bic.w	r5, r5, #3
 8006bb2:	3508      	adds	r5, #8
 8006bb4:	2d0c      	cmp	r5, #12
 8006bb6:	bf38      	it	cc
 8006bb8:	250c      	movcc	r5, #12
 8006bba:	4638      	mov	r0, r7
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	f7ff ffa5 	bl	8006b0c <sbrk_aligned>
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	d02b      	beq.n	8006c1e <_malloc_r+0xd2>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	442b      	add	r3, r5
 8006bca:	6023      	str	r3, [r4, #0]
 8006bcc:	e00e      	b.n	8006bec <_malloc_r+0xa0>
 8006bce:	6822      	ldr	r2, [r4, #0]
 8006bd0:	1b52      	subs	r2, r2, r5
 8006bd2:	d41e      	bmi.n	8006c12 <_malloc_r+0xc6>
 8006bd4:	2a0b      	cmp	r2, #11
 8006bd6:	d916      	bls.n	8006c06 <_malloc_r+0xba>
 8006bd8:	1961      	adds	r1, r4, r5
 8006bda:	42a3      	cmp	r3, r4
 8006bdc:	6025      	str	r5, [r4, #0]
 8006bde:	bf18      	it	ne
 8006be0:	6059      	strne	r1, [r3, #4]
 8006be2:	6863      	ldr	r3, [r4, #4]
 8006be4:	bf08      	it	eq
 8006be6:	6031      	streq	r1, [r6, #0]
 8006be8:	5162      	str	r2, [r4, r5]
 8006bea:	604b      	str	r3, [r1, #4]
 8006bec:	4638      	mov	r0, r7
 8006bee:	f104 060b 	add.w	r6, r4, #11
 8006bf2:	f000 f855 	bl	8006ca0 <__malloc_unlock>
 8006bf6:	f026 0607 	bic.w	r6, r6, #7
 8006bfa:	1d23      	adds	r3, r4, #4
 8006bfc:	1af2      	subs	r2, r6, r3
 8006bfe:	d0b6      	beq.n	8006b6e <_malloc_r+0x22>
 8006c00:	1b9b      	subs	r3, r3, r6
 8006c02:	50a3      	str	r3, [r4, r2]
 8006c04:	e7b3      	b.n	8006b6e <_malloc_r+0x22>
 8006c06:	6862      	ldr	r2, [r4, #4]
 8006c08:	42a3      	cmp	r3, r4
 8006c0a:	bf0c      	ite	eq
 8006c0c:	6032      	streq	r2, [r6, #0]
 8006c0e:	605a      	strne	r2, [r3, #4]
 8006c10:	e7ec      	b.n	8006bec <_malloc_r+0xa0>
 8006c12:	4623      	mov	r3, r4
 8006c14:	6864      	ldr	r4, [r4, #4]
 8006c16:	e7b2      	b.n	8006b7e <_malloc_r+0x32>
 8006c18:	4634      	mov	r4, r6
 8006c1a:	6876      	ldr	r6, [r6, #4]
 8006c1c:	e7b9      	b.n	8006b92 <_malloc_r+0x46>
 8006c1e:	230c      	movs	r3, #12
 8006c20:	4638      	mov	r0, r7
 8006c22:	603b      	str	r3, [r7, #0]
 8006c24:	f000 f83c 	bl	8006ca0 <__malloc_unlock>
 8006c28:	e7a1      	b.n	8006b6e <_malloc_r+0x22>
 8006c2a:	6025      	str	r5, [r4, #0]
 8006c2c:	e7de      	b.n	8006bec <_malloc_r+0xa0>
 8006c2e:	bf00      	nop
 8006c30:	200001c0 	.word	0x200001c0

08006c34 <_sbrk_r>:
 8006c34:	b538      	push	{r3, r4, r5, lr}
 8006c36:	2300      	movs	r3, #0
 8006c38:	4d05      	ldr	r5, [pc, #20]	; (8006c50 <_sbrk_r+0x1c>)
 8006c3a:	4604      	mov	r4, r0
 8006c3c:	4608      	mov	r0, r1
 8006c3e:	602b      	str	r3, [r5, #0]
 8006c40:	f7fc ff92 	bl	8003b68 <_sbrk>
 8006c44:	1c43      	adds	r3, r0, #1
 8006c46:	d102      	bne.n	8006c4e <_sbrk_r+0x1a>
 8006c48:	682b      	ldr	r3, [r5, #0]
 8006c4a:	b103      	cbz	r3, 8006c4e <_sbrk_r+0x1a>
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	bd38      	pop	{r3, r4, r5, pc}
 8006c50:	200001c8 	.word	0x200001c8

08006c54 <siprintf>:
 8006c54:	b40e      	push	{r1, r2, r3}
 8006c56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c5a:	b500      	push	{lr}
 8006c5c:	b09c      	sub	sp, #112	; 0x70
 8006c5e:	ab1d      	add	r3, sp, #116	; 0x74
 8006c60:	9002      	str	r0, [sp, #8]
 8006c62:	9006      	str	r0, [sp, #24]
 8006c64:	9107      	str	r1, [sp, #28]
 8006c66:	9104      	str	r1, [sp, #16]
 8006c68:	4808      	ldr	r0, [pc, #32]	; (8006c8c <siprintf+0x38>)
 8006c6a:	4909      	ldr	r1, [pc, #36]	; (8006c90 <siprintf+0x3c>)
 8006c6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c70:	9105      	str	r1, [sp, #20]
 8006c72:	6800      	ldr	r0, [r0, #0]
 8006c74:	a902      	add	r1, sp, #8
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	f000 f874 	bl	8006d64 <_svfiprintf_r>
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	9b02      	ldr	r3, [sp, #8]
 8006c80:	701a      	strb	r2, [r3, #0]
 8006c82:	b01c      	add	sp, #112	; 0x70
 8006c84:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c88:	b003      	add	sp, #12
 8006c8a:	4770      	bx	lr
 8006c8c:	20000040 	.word	0x20000040
 8006c90:	ffff0208 	.word	0xffff0208

08006c94 <__malloc_lock>:
 8006c94:	4801      	ldr	r0, [pc, #4]	; (8006c9c <__malloc_lock+0x8>)
 8006c96:	f000 bafb 	b.w	8007290 <__retarget_lock_acquire_recursive>
 8006c9a:	bf00      	nop
 8006c9c:	200001cc 	.word	0x200001cc

08006ca0 <__malloc_unlock>:
 8006ca0:	4801      	ldr	r0, [pc, #4]	; (8006ca8 <__malloc_unlock+0x8>)
 8006ca2:	f000 baf6 	b.w	8007292 <__retarget_lock_release_recursive>
 8006ca6:	bf00      	nop
 8006ca8:	200001cc 	.word	0x200001cc

08006cac <__ssputs_r>:
 8006cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb0:	688e      	ldr	r6, [r1, #8]
 8006cb2:	4682      	mov	sl, r0
 8006cb4:	429e      	cmp	r6, r3
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	4690      	mov	r8, r2
 8006cba:	461f      	mov	r7, r3
 8006cbc:	d838      	bhi.n	8006d30 <__ssputs_r+0x84>
 8006cbe:	898a      	ldrh	r2, [r1, #12]
 8006cc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006cc4:	d032      	beq.n	8006d2c <__ssputs_r+0x80>
 8006cc6:	6825      	ldr	r5, [r4, #0]
 8006cc8:	6909      	ldr	r1, [r1, #16]
 8006cca:	3301      	adds	r3, #1
 8006ccc:	eba5 0901 	sub.w	r9, r5, r1
 8006cd0:	6965      	ldr	r5, [r4, #20]
 8006cd2:	444b      	add	r3, r9
 8006cd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cdc:	106d      	asrs	r5, r5, #1
 8006cde:	429d      	cmp	r5, r3
 8006ce0:	bf38      	it	cc
 8006ce2:	461d      	movcc	r5, r3
 8006ce4:	0553      	lsls	r3, r2, #21
 8006ce6:	d531      	bpl.n	8006d4c <__ssputs_r+0xa0>
 8006ce8:	4629      	mov	r1, r5
 8006cea:	f7ff ff2f 	bl	8006b4c <_malloc_r>
 8006cee:	4606      	mov	r6, r0
 8006cf0:	b950      	cbnz	r0, 8006d08 <__ssputs_r+0x5c>
 8006cf2:	230c      	movs	r3, #12
 8006cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf8:	f8ca 3000 	str.w	r3, [sl]
 8006cfc:	89a3      	ldrh	r3, [r4, #12]
 8006cfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d02:	81a3      	strh	r3, [r4, #12]
 8006d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d08:	464a      	mov	r2, r9
 8006d0a:	6921      	ldr	r1, [r4, #16]
 8006d0c:	f000 fad0 	bl	80072b0 <memcpy>
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d1a:	81a3      	strh	r3, [r4, #12]
 8006d1c:	6126      	str	r6, [r4, #16]
 8006d1e:	444e      	add	r6, r9
 8006d20:	6026      	str	r6, [r4, #0]
 8006d22:	463e      	mov	r6, r7
 8006d24:	6165      	str	r5, [r4, #20]
 8006d26:	eba5 0509 	sub.w	r5, r5, r9
 8006d2a:	60a5      	str	r5, [r4, #8]
 8006d2c:	42be      	cmp	r6, r7
 8006d2e:	d900      	bls.n	8006d32 <__ssputs_r+0x86>
 8006d30:	463e      	mov	r6, r7
 8006d32:	4632      	mov	r2, r6
 8006d34:	4641      	mov	r1, r8
 8006d36:	6820      	ldr	r0, [r4, #0]
 8006d38:	f000 fac8 	bl	80072cc <memmove>
 8006d3c:	68a3      	ldr	r3, [r4, #8]
 8006d3e:	2000      	movs	r0, #0
 8006d40:	1b9b      	subs	r3, r3, r6
 8006d42:	60a3      	str	r3, [r4, #8]
 8006d44:	6823      	ldr	r3, [r4, #0]
 8006d46:	4433      	add	r3, r6
 8006d48:	6023      	str	r3, [r4, #0]
 8006d4a:	e7db      	b.n	8006d04 <__ssputs_r+0x58>
 8006d4c:	462a      	mov	r2, r5
 8006d4e:	f000 fad7 	bl	8007300 <_realloc_r>
 8006d52:	4606      	mov	r6, r0
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d1e1      	bne.n	8006d1c <__ssputs_r+0x70>
 8006d58:	4650      	mov	r0, sl
 8006d5a:	6921      	ldr	r1, [r4, #16]
 8006d5c:	f7ff fe8e 	bl	8006a7c <_free_r>
 8006d60:	e7c7      	b.n	8006cf2 <__ssputs_r+0x46>
	...

08006d64 <_svfiprintf_r>:
 8006d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d68:	4698      	mov	r8, r3
 8006d6a:	898b      	ldrh	r3, [r1, #12]
 8006d6c:	4607      	mov	r7, r0
 8006d6e:	061b      	lsls	r3, r3, #24
 8006d70:	460d      	mov	r5, r1
 8006d72:	4614      	mov	r4, r2
 8006d74:	b09d      	sub	sp, #116	; 0x74
 8006d76:	d50e      	bpl.n	8006d96 <_svfiprintf_r+0x32>
 8006d78:	690b      	ldr	r3, [r1, #16]
 8006d7a:	b963      	cbnz	r3, 8006d96 <_svfiprintf_r+0x32>
 8006d7c:	2140      	movs	r1, #64	; 0x40
 8006d7e:	f7ff fee5 	bl	8006b4c <_malloc_r>
 8006d82:	6028      	str	r0, [r5, #0]
 8006d84:	6128      	str	r0, [r5, #16]
 8006d86:	b920      	cbnz	r0, 8006d92 <_svfiprintf_r+0x2e>
 8006d88:	230c      	movs	r3, #12
 8006d8a:	603b      	str	r3, [r7, #0]
 8006d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d90:	e0d1      	b.n	8006f36 <_svfiprintf_r+0x1d2>
 8006d92:	2340      	movs	r3, #64	; 0x40
 8006d94:	616b      	str	r3, [r5, #20]
 8006d96:	2300      	movs	r3, #0
 8006d98:	9309      	str	r3, [sp, #36]	; 0x24
 8006d9a:	2320      	movs	r3, #32
 8006d9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006da0:	2330      	movs	r3, #48	; 0x30
 8006da2:	f04f 0901 	mov.w	r9, #1
 8006da6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006daa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006f50 <_svfiprintf_r+0x1ec>
 8006dae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006db2:	4623      	mov	r3, r4
 8006db4:	469a      	mov	sl, r3
 8006db6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dba:	b10a      	cbz	r2, 8006dc0 <_svfiprintf_r+0x5c>
 8006dbc:	2a25      	cmp	r2, #37	; 0x25
 8006dbe:	d1f9      	bne.n	8006db4 <_svfiprintf_r+0x50>
 8006dc0:	ebba 0b04 	subs.w	fp, sl, r4
 8006dc4:	d00b      	beq.n	8006dde <_svfiprintf_r+0x7a>
 8006dc6:	465b      	mov	r3, fp
 8006dc8:	4622      	mov	r2, r4
 8006dca:	4629      	mov	r1, r5
 8006dcc:	4638      	mov	r0, r7
 8006dce:	f7ff ff6d 	bl	8006cac <__ssputs_r>
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	f000 80aa 	beq.w	8006f2c <_svfiprintf_r+0x1c8>
 8006dd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dda:	445a      	add	r2, fp
 8006ddc:	9209      	str	r2, [sp, #36]	; 0x24
 8006dde:	f89a 3000 	ldrb.w	r3, [sl]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f000 80a2 	beq.w	8006f2c <_svfiprintf_r+0x1c8>
 8006de8:	2300      	movs	r3, #0
 8006dea:	f04f 32ff 	mov.w	r2, #4294967295
 8006dee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006df2:	f10a 0a01 	add.w	sl, sl, #1
 8006df6:	9304      	str	r3, [sp, #16]
 8006df8:	9307      	str	r3, [sp, #28]
 8006dfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dfe:	931a      	str	r3, [sp, #104]	; 0x68
 8006e00:	4654      	mov	r4, sl
 8006e02:	2205      	movs	r2, #5
 8006e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e08:	4851      	ldr	r0, [pc, #324]	; (8006f50 <_svfiprintf_r+0x1ec>)
 8006e0a:	f000 fa43 	bl	8007294 <memchr>
 8006e0e:	9a04      	ldr	r2, [sp, #16]
 8006e10:	b9d8      	cbnz	r0, 8006e4a <_svfiprintf_r+0xe6>
 8006e12:	06d0      	lsls	r0, r2, #27
 8006e14:	bf44      	itt	mi
 8006e16:	2320      	movmi	r3, #32
 8006e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e1c:	0711      	lsls	r1, r2, #28
 8006e1e:	bf44      	itt	mi
 8006e20:	232b      	movmi	r3, #43	; 0x2b
 8006e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e26:	f89a 3000 	ldrb.w	r3, [sl]
 8006e2a:	2b2a      	cmp	r3, #42	; 0x2a
 8006e2c:	d015      	beq.n	8006e5a <_svfiprintf_r+0xf6>
 8006e2e:	4654      	mov	r4, sl
 8006e30:	2000      	movs	r0, #0
 8006e32:	f04f 0c0a 	mov.w	ip, #10
 8006e36:	9a07      	ldr	r2, [sp, #28]
 8006e38:	4621      	mov	r1, r4
 8006e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e3e:	3b30      	subs	r3, #48	; 0x30
 8006e40:	2b09      	cmp	r3, #9
 8006e42:	d94e      	bls.n	8006ee2 <_svfiprintf_r+0x17e>
 8006e44:	b1b0      	cbz	r0, 8006e74 <_svfiprintf_r+0x110>
 8006e46:	9207      	str	r2, [sp, #28]
 8006e48:	e014      	b.n	8006e74 <_svfiprintf_r+0x110>
 8006e4a:	eba0 0308 	sub.w	r3, r0, r8
 8006e4e:	fa09 f303 	lsl.w	r3, r9, r3
 8006e52:	4313      	orrs	r3, r2
 8006e54:	46a2      	mov	sl, r4
 8006e56:	9304      	str	r3, [sp, #16]
 8006e58:	e7d2      	b.n	8006e00 <_svfiprintf_r+0x9c>
 8006e5a:	9b03      	ldr	r3, [sp, #12]
 8006e5c:	1d19      	adds	r1, r3, #4
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	9103      	str	r1, [sp, #12]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	bfbb      	ittet	lt
 8006e66:	425b      	neglt	r3, r3
 8006e68:	f042 0202 	orrlt.w	r2, r2, #2
 8006e6c:	9307      	strge	r3, [sp, #28]
 8006e6e:	9307      	strlt	r3, [sp, #28]
 8006e70:	bfb8      	it	lt
 8006e72:	9204      	strlt	r2, [sp, #16]
 8006e74:	7823      	ldrb	r3, [r4, #0]
 8006e76:	2b2e      	cmp	r3, #46	; 0x2e
 8006e78:	d10c      	bne.n	8006e94 <_svfiprintf_r+0x130>
 8006e7a:	7863      	ldrb	r3, [r4, #1]
 8006e7c:	2b2a      	cmp	r3, #42	; 0x2a
 8006e7e:	d135      	bne.n	8006eec <_svfiprintf_r+0x188>
 8006e80:	9b03      	ldr	r3, [sp, #12]
 8006e82:	3402      	adds	r4, #2
 8006e84:	1d1a      	adds	r2, r3, #4
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	9203      	str	r2, [sp, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	bfb8      	it	lt
 8006e8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e92:	9305      	str	r3, [sp, #20]
 8006e94:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006f54 <_svfiprintf_r+0x1f0>
 8006e98:	2203      	movs	r2, #3
 8006e9a:	4650      	mov	r0, sl
 8006e9c:	7821      	ldrb	r1, [r4, #0]
 8006e9e:	f000 f9f9 	bl	8007294 <memchr>
 8006ea2:	b140      	cbz	r0, 8006eb6 <_svfiprintf_r+0x152>
 8006ea4:	2340      	movs	r3, #64	; 0x40
 8006ea6:	eba0 000a 	sub.w	r0, r0, sl
 8006eaa:	fa03 f000 	lsl.w	r0, r3, r0
 8006eae:	9b04      	ldr	r3, [sp, #16]
 8006eb0:	3401      	adds	r4, #1
 8006eb2:	4303      	orrs	r3, r0
 8006eb4:	9304      	str	r3, [sp, #16]
 8006eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eba:	2206      	movs	r2, #6
 8006ebc:	4826      	ldr	r0, [pc, #152]	; (8006f58 <_svfiprintf_r+0x1f4>)
 8006ebe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ec2:	f000 f9e7 	bl	8007294 <memchr>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d038      	beq.n	8006f3c <_svfiprintf_r+0x1d8>
 8006eca:	4b24      	ldr	r3, [pc, #144]	; (8006f5c <_svfiprintf_r+0x1f8>)
 8006ecc:	bb1b      	cbnz	r3, 8006f16 <_svfiprintf_r+0x1b2>
 8006ece:	9b03      	ldr	r3, [sp, #12]
 8006ed0:	3307      	adds	r3, #7
 8006ed2:	f023 0307 	bic.w	r3, r3, #7
 8006ed6:	3308      	adds	r3, #8
 8006ed8:	9303      	str	r3, [sp, #12]
 8006eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006edc:	4433      	add	r3, r6
 8006ede:	9309      	str	r3, [sp, #36]	; 0x24
 8006ee0:	e767      	b.n	8006db2 <_svfiprintf_r+0x4e>
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	2001      	movs	r0, #1
 8006ee6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eea:	e7a5      	b.n	8006e38 <_svfiprintf_r+0xd4>
 8006eec:	2300      	movs	r3, #0
 8006eee:	f04f 0c0a 	mov.w	ip, #10
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	3401      	adds	r4, #1
 8006ef6:	9305      	str	r3, [sp, #20]
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006efe:	3a30      	subs	r2, #48	; 0x30
 8006f00:	2a09      	cmp	r2, #9
 8006f02:	d903      	bls.n	8006f0c <_svfiprintf_r+0x1a8>
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0c5      	beq.n	8006e94 <_svfiprintf_r+0x130>
 8006f08:	9105      	str	r1, [sp, #20]
 8006f0a:	e7c3      	b.n	8006e94 <_svfiprintf_r+0x130>
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	2301      	movs	r3, #1
 8006f10:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f14:	e7f0      	b.n	8006ef8 <_svfiprintf_r+0x194>
 8006f16:	ab03      	add	r3, sp, #12
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	462a      	mov	r2, r5
 8006f1c:	4638      	mov	r0, r7
 8006f1e:	4b10      	ldr	r3, [pc, #64]	; (8006f60 <_svfiprintf_r+0x1fc>)
 8006f20:	a904      	add	r1, sp, #16
 8006f22:	f3af 8000 	nop.w
 8006f26:	1c42      	adds	r2, r0, #1
 8006f28:	4606      	mov	r6, r0
 8006f2a:	d1d6      	bne.n	8006eda <_svfiprintf_r+0x176>
 8006f2c:	89ab      	ldrh	r3, [r5, #12]
 8006f2e:	065b      	lsls	r3, r3, #25
 8006f30:	f53f af2c 	bmi.w	8006d8c <_svfiprintf_r+0x28>
 8006f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f36:	b01d      	add	sp, #116	; 0x74
 8006f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f3c:	ab03      	add	r3, sp, #12
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	462a      	mov	r2, r5
 8006f42:	4638      	mov	r0, r7
 8006f44:	4b06      	ldr	r3, [pc, #24]	; (8006f60 <_svfiprintf_r+0x1fc>)
 8006f46:	a904      	add	r1, sp, #16
 8006f48:	f000 f87c 	bl	8007044 <_printf_i>
 8006f4c:	e7eb      	b.n	8006f26 <_svfiprintf_r+0x1c2>
 8006f4e:	bf00      	nop
 8006f50:	08007ace 	.word	0x08007ace
 8006f54:	08007ad4 	.word	0x08007ad4
 8006f58:	08007ad8 	.word	0x08007ad8
 8006f5c:	00000000 	.word	0x00000000
 8006f60:	08006cad 	.word	0x08006cad

08006f64 <_printf_common>:
 8006f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f68:	4616      	mov	r6, r2
 8006f6a:	4699      	mov	r9, r3
 8006f6c:	688a      	ldr	r2, [r1, #8]
 8006f6e:	690b      	ldr	r3, [r1, #16]
 8006f70:	4607      	mov	r7, r0
 8006f72:	4293      	cmp	r3, r2
 8006f74:	bfb8      	it	lt
 8006f76:	4613      	movlt	r3, r2
 8006f78:	6033      	str	r3, [r6, #0]
 8006f7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f7e:	460c      	mov	r4, r1
 8006f80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f84:	b10a      	cbz	r2, 8006f8a <_printf_common+0x26>
 8006f86:	3301      	adds	r3, #1
 8006f88:	6033      	str	r3, [r6, #0]
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	0699      	lsls	r1, r3, #26
 8006f8e:	bf42      	ittt	mi
 8006f90:	6833      	ldrmi	r3, [r6, #0]
 8006f92:	3302      	addmi	r3, #2
 8006f94:	6033      	strmi	r3, [r6, #0]
 8006f96:	6825      	ldr	r5, [r4, #0]
 8006f98:	f015 0506 	ands.w	r5, r5, #6
 8006f9c:	d106      	bne.n	8006fac <_printf_common+0x48>
 8006f9e:	f104 0a19 	add.w	sl, r4, #25
 8006fa2:	68e3      	ldr	r3, [r4, #12]
 8006fa4:	6832      	ldr	r2, [r6, #0]
 8006fa6:	1a9b      	subs	r3, r3, r2
 8006fa8:	42ab      	cmp	r3, r5
 8006faa:	dc28      	bgt.n	8006ffe <_printf_common+0x9a>
 8006fac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fb0:	1e13      	subs	r3, r2, #0
 8006fb2:	6822      	ldr	r2, [r4, #0]
 8006fb4:	bf18      	it	ne
 8006fb6:	2301      	movne	r3, #1
 8006fb8:	0692      	lsls	r2, r2, #26
 8006fba:	d42d      	bmi.n	8007018 <_printf_common+0xb4>
 8006fbc:	4649      	mov	r1, r9
 8006fbe:	4638      	mov	r0, r7
 8006fc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fc4:	47c0      	blx	r8
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	d020      	beq.n	800700c <_printf_common+0xa8>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	68e5      	ldr	r5, [r4, #12]
 8006fce:	f003 0306 	and.w	r3, r3, #6
 8006fd2:	2b04      	cmp	r3, #4
 8006fd4:	bf18      	it	ne
 8006fd6:	2500      	movne	r5, #0
 8006fd8:	6832      	ldr	r2, [r6, #0]
 8006fda:	f04f 0600 	mov.w	r6, #0
 8006fde:	68a3      	ldr	r3, [r4, #8]
 8006fe0:	bf08      	it	eq
 8006fe2:	1aad      	subeq	r5, r5, r2
 8006fe4:	6922      	ldr	r2, [r4, #16]
 8006fe6:	bf08      	it	eq
 8006fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fec:	4293      	cmp	r3, r2
 8006fee:	bfc4      	itt	gt
 8006ff0:	1a9b      	subgt	r3, r3, r2
 8006ff2:	18ed      	addgt	r5, r5, r3
 8006ff4:	341a      	adds	r4, #26
 8006ff6:	42b5      	cmp	r5, r6
 8006ff8:	d11a      	bne.n	8007030 <_printf_common+0xcc>
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	e008      	b.n	8007010 <_printf_common+0xac>
 8006ffe:	2301      	movs	r3, #1
 8007000:	4652      	mov	r2, sl
 8007002:	4649      	mov	r1, r9
 8007004:	4638      	mov	r0, r7
 8007006:	47c0      	blx	r8
 8007008:	3001      	adds	r0, #1
 800700a:	d103      	bne.n	8007014 <_printf_common+0xb0>
 800700c:	f04f 30ff 	mov.w	r0, #4294967295
 8007010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007014:	3501      	adds	r5, #1
 8007016:	e7c4      	b.n	8006fa2 <_printf_common+0x3e>
 8007018:	2030      	movs	r0, #48	; 0x30
 800701a:	18e1      	adds	r1, r4, r3
 800701c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007026:	4422      	add	r2, r4
 8007028:	3302      	adds	r3, #2
 800702a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800702e:	e7c5      	b.n	8006fbc <_printf_common+0x58>
 8007030:	2301      	movs	r3, #1
 8007032:	4622      	mov	r2, r4
 8007034:	4649      	mov	r1, r9
 8007036:	4638      	mov	r0, r7
 8007038:	47c0      	blx	r8
 800703a:	3001      	adds	r0, #1
 800703c:	d0e6      	beq.n	800700c <_printf_common+0xa8>
 800703e:	3601      	adds	r6, #1
 8007040:	e7d9      	b.n	8006ff6 <_printf_common+0x92>
	...

08007044 <_printf_i>:
 8007044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	7e0f      	ldrb	r7, [r1, #24]
 800704a:	4691      	mov	r9, r2
 800704c:	2f78      	cmp	r7, #120	; 0x78
 800704e:	4680      	mov	r8, r0
 8007050:	460c      	mov	r4, r1
 8007052:	469a      	mov	sl, r3
 8007054:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007056:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800705a:	d807      	bhi.n	800706c <_printf_i+0x28>
 800705c:	2f62      	cmp	r7, #98	; 0x62
 800705e:	d80a      	bhi.n	8007076 <_printf_i+0x32>
 8007060:	2f00      	cmp	r7, #0
 8007062:	f000 80d9 	beq.w	8007218 <_printf_i+0x1d4>
 8007066:	2f58      	cmp	r7, #88	; 0x58
 8007068:	f000 80a4 	beq.w	80071b4 <_printf_i+0x170>
 800706c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007070:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007074:	e03a      	b.n	80070ec <_printf_i+0xa8>
 8007076:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800707a:	2b15      	cmp	r3, #21
 800707c:	d8f6      	bhi.n	800706c <_printf_i+0x28>
 800707e:	a101      	add	r1, pc, #4	; (adr r1, 8007084 <_printf_i+0x40>)
 8007080:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007084:	080070dd 	.word	0x080070dd
 8007088:	080070f1 	.word	0x080070f1
 800708c:	0800706d 	.word	0x0800706d
 8007090:	0800706d 	.word	0x0800706d
 8007094:	0800706d 	.word	0x0800706d
 8007098:	0800706d 	.word	0x0800706d
 800709c:	080070f1 	.word	0x080070f1
 80070a0:	0800706d 	.word	0x0800706d
 80070a4:	0800706d 	.word	0x0800706d
 80070a8:	0800706d 	.word	0x0800706d
 80070ac:	0800706d 	.word	0x0800706d
 80070b0:	080071ff 	.word	0x080071ff
 80070b4:	08007121 	.word	0x08007121
 80070b8:	080071e1 	.word	0x080071e1
 80070bc:	0800706d 	.word	0x0800706d
 80070c0:	0800706d 	.word	0x0800706d
 80070c4:	08007221 	.word	0x08007221
 80070c8:	0800706d 	.word	0x0800706d
 80070cc:	08007121 	.word	0x08007121
 80070d0:	0800706d 	.word	0x0800706d
 80070d4:	0800706d 	.word	0x0800706d
 80070d8:	080071e9 	.word	0x080071e9
 80070dc:	682b      	ldr	r3, [r5, #0]
 80070de:	1d1a      	adds	r2, r3, #4
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	602a      	str	r2, [r5, #0]
 80070e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070ec:	2301      	movs	r3, #1
 80070ee:	e0a4      	b.n	800723a <_printf_i+0x1f6>
 80070f0:	6820      	ldr	r0, [r4, #0]
 80070f2:	6829      	ldr	r1, [r5, #0]
 80070f4:	0606      	lsls	r6, r0, #24
 80070f6:	f101 0304 	add.w	r3, r1, #4
 80070fa:	d50a      	bpl.n	8007112 <_printf_i+0xce>
 80070fc:	680e      	ldr	r6, [r1, #0]
 80070fe:	602b      	str	r3, [r5, #0]
 8007100:	2e00      	cmp	r6, #0
 8007102:	da03      	bge.n	800710c <_printf_i+0xc8>
 8007104:	232d      	movs	r3, #45	; 0x2d
 8007106:	4276      	negs	r6, r6
 8007108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800710c:	230a      	movs	r3, #10
 800710e:	485e      	ldr	r0, [pc, #376]	; (8007288 <_printf_i+0x244>)
 8007110:	e019      	b.n	8007146 <_printf_i+0x102>
 8007112:	680e      	ldr	r6, [r1, #0]
 8007114:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007118:	602b      	str	r3, [r5, #0]
 800711a:	bf18      	it	ne
 800711c:	b236      	sxthne	r6, r6
 800711e:	e7ef      	b.n	8007100 <_printf_i+0xbc>
 8007120:	682b      	ldr	r3, [r5, #0]
 8007122:	6820      	ldr	r0, [r4, #0]
 8007124:	1d19      	adds	r1, r3, #4
 8007126:	6029      	str	r1, [r5, #0]
 8007128:	0601      	lsls	r1, r0, #24
 800712a:	d501      	bpl.n	8007130 <_printf_i+0xec>
 800712c:	681e      	ldr	r6, [r3, #0]
 800712e:	e002      	b.n	8007136 <_printf_i+0xf2>
 8007130:	0646      	lsls	r6, r0, #25
 8007132:	d5fb      	bpl.n	800712c <_printf_i+0xe8>
 8007134:	881e      	ldrh	r6, [r3, #0]
 8007136:	2f6f      	cmp	r7, #111	; 0x6f
 8007138:	bf0c      	ite	eq
 800713a:	2308      	moveq	r3, #8
 800713c:	230a      	movne	r3, #10
 800713e:	4852      	ldr	r0, [pc, #328]	; (8007288 <_printf_i+0x244>)
 8007140:	2100      	movs	r1, #0
 8007142:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007146:	6865      	ldr	r5, [r4, #4]
 8007148:	2d00      	cmp	r5, #0
 800714a:	bfa8      	it	ge
 800714c:	6821      	ldrge	r1, [r4, #0]
 800714e:	60a5      	str	r5, [r4, #8]
 8007150:	bfa4      	itt	ge
 8007152:	f021 0104 	bicge.w	r1, r1, #4
 8007156:	6021      	strge	r1, [r4, #0]
 8007158:	b90e      	cbnz	r6, 800715e <_printf_i+0x11a>
 800715a:	2d00      	cmp	r5, #0
 800715c:	d04d      	beq.n	80071fa <_printf_i+0x1b6>
 800715e:	4615      	mov	r5, r2
 8007160:	fbb6 f1f3 	udiv	r1, r6, r3
 8007164:	fb03 6711 	mls	r7, r3, r1, r6
 8007168:	5dc7      	ldrb	r7, [r0, r7]
 800716a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800716e:	4637      	mov	r7, r6
 8007170:	42bb      	cmp	r3, r7
 8007172:	460e      	mov	r6, r1
 8007174:	d9f4      	bls.n	8007160 <_printf_i+0x11c>
 8007176:	2b08      	cmp	r3, #8
 8007178:	d10b      	bne.n	8007192 <_printf_i+0x14e>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	07de      	lsls	r6, r3, #31
 800717e:	d508      	bpl.n	8007192 <_printf_i+0x14e>
 8007180:	6923      	ldr	r3, [r4, #16]
 8007182:	6861      	ldr	r1, [r4, #4]
 8007184:	4299      	cmp	r1, r3
 8007186:	bfde      	ittt	le
 8007188:	2330      	movle	r3, #48	; 0x30
 800718a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800718e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007192:	1b52      	subs	r2, r2, r5
 8007194:	6122      	str	r2, [r4, #16]
 8007196:	464b      	mov	r3, r9
 8007198:	4621      	mov	r1, r4
 800719a:	4640      	mov	r0, r8
 800719c:	f8cd a000 	str.w	sl, [sp]
 80071a0:	aa03      	add	r2, sp, #12
 80071a2:	f7ff fedf 	bl	8006f64 <_printf_common>
 80071a6:	3001      	adds	r0, #1
 80071a8:	d14c      	bne.n	8007244 <_printf_i+0x200>
 80071aa:	f04f 30ff 	mov.w	r0, #4294967295
 80071ae:	b004      	add	sp, #16
 80071b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b4:	4834      	ldr	r0, [pc, #208]	; (8007288 <_printf_i+0x244>)
 80071b6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80071ba:	6829      	ldr	r1, [r5, #0]
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	f851 6b04 	ldr.w	r6, [r1], #4
 80071c2:	6029      	str	r1, [r5, #0]
 80071c4:	061d      	lsls	r5, r3, #24
 80071c6:	d514      	bpl.n	80071f2 <_printf_i+0x1ae>
 80071c8:	07df      	lsls	r7, r3, #31
 80071ca:	bf44      	itt	mi
 80071cc:	f043 0320 	orrmi.w	r3, r3, #32
 80071d0:	6023      	strmi	r3, [r4, #0]
 80071d2:	b91e      	cbnz	r6, 80071dc <_printf_i+0x198>
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	f023 0320 	bic.w	r3, r3, #32
 80071da:	6023      	str	r3, [r4, #0]
 80071dc:	2310      	movs	r3, #16
 80071de:	e7af      	b.n	8007140 <_printf_i+0xfc>
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	f043 0320 	orr.w	r3, r3, #32
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	2378      	movs	r3, #120	; 0x78
 80071ea:	4828      	ldr	r0, [pc, #160]	; (800728c <_printf_i+0x248>)
 80071ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071f0:	e7e3      	b.n	80071ba <_printf_i+0x176>
 80071f2:	0659      	lsls	r1, r3, #25
 80071f4:	bf48      	it	mi
 80071f6:	b2b6      	uxthmi	r6, r6
 80071f8:	e7e6      	b.n	80071c8 <_printf_i+0x184>
 80071fa:	4615      	mov	r5, r2
 80071fc:	e7bb      	b.n	8007176 <_printf_i+0x132>
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	6826      	ldr	r6, [r4, #0]
 8007202:	1d18      	adds	r0, r3, #4
 8007204:	6961      	ldr	r1, [r4, #20]
 8007206:	6028      	str	r0, [r5, #0]
 8007208:	0635      	lsls	r5, r6, #24
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	d501      	bpl.n	8007212 <_printf_i+0x1ce>
 800720e:	6019      	str	r1, [r3, #0]
 8007210:	e002      	b.n	8007218 <_printf_i+0x1d4>
 8007212:	0670      	lsls	r0, r6, #25
 8007214:	d5fb      	bpl.n	800720e <_printf_i+0x1ca>
 8007216:	8019      	strh	r1, [r3, #0]
 8007218:	2300      	movs	r3, #0
 800721a:	4615      	mov	r5, r2
 800721c:	6123      	str	r3, [r4, #16]
 800721e:	e7ba      	b.n	8007196 <_printf_i+0x152>
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	2100      	movs	r1, #0
 8007224:	1d1a      	adds	r2, r3, #4
 8007226:	602a      	str	r2, [r5, #0]
 8007228:	681d      	ldr	r5, [r3, #0]
 800722a:	6862      	ldr	r2, [r4, #4]
 800722c:	4628      	mov	r0, r5
 800722e:	f000 f831 	bl	8007294 <memchr>
 8007232:	b108      	cbz	r0, 8007238 <_printf_i+0x1f4>
 8007234:	1b40      	subs	r0, r0, r5
 8007236:	6060      	str	r0, [r4, #4]
 8007238:	6863      	ldr	r3, [r4, #4]
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	2300      	movs	r3, #0
 800723e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007242:	e7a8      	b.n	8007196 <_printf_i+0x152>
 8007244:	462a      	mov	r2, r5
 8007246:	4649      	mov	r1, r9
 8007248:	4640      	mov	r0, r8
 800724a:	6923      	ldr	r3, [r4, #16]
 800724c:	47d0      	blx	sl
 800724e:	3001      	adds	r0, #1
 8007250:	d0ab      	beq.n	80071aa <_printf_i+0x166>
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	079b      	lsls	r3, r3, #30
 8007256:	d413      	bmi.n	8007280 <_printf_i+0x23c>
 8007258:	68e0      	ldr	r0, [r4, #12]
 800725a:	9b03      	ldr	r3, [sp, #12]
 800725c:	4298      	cmp	r0, r3
 800725e:	bfb8      	it	lt
 8007260:	4618      	movlt	r0, r3
 8007262:	e7a4      	b.n	80071ae <_printf_i+0x16a>
 8007264:	2301      	movs	r3, #1
 8007266:	4632      	mov	r2, r6
 8007268:	4649      	mov	r1, r9
 800726a:	4640      	mov	r0, r8
 800726c:	47d0      	blx	sl
 800726e:	3001      	adds	r0, #1
 8007270:	d09b      	beq.n	80071aa <_printf_i+0x166>
 8007272:	3501      	adds	r5, #1
 8007274:	68e3      	ldr	r3, [r4, #12]
 8007276:	9903      	ldr	r1, [sp, #12]
 8007278:	1a5b      	subs	r3, r3, r1
 800727a:	42ab      	cmp	r3, r5
 800727c:	dcf2      	bgt.n	8007264 <_printf_i+0x220>
 800727e:	e7eb      	b.n	8007258 <_printf_i+0x214>
 8007280:	2500      	movs	r5, #0
 8007282:	f104 0619 	add.w	r6, r4, #25
 8007286:	e7f5      	b.n	8007274 <_printf_i+0x230>
 8007288:	08007adf 	.word	0x08007adf
 800728c:	08007af0 	.word	0x08007af0

08007290 <__retarget_lock_acquire_recursive>:
 8007290:	4770      	bx	lr

08007292 <__retarget_lock_release_recursive>:
 8007292:	4770      	bx	lr

08007294 <memchr>:
 8007294:	4603      	mov	r3, r0
 8007296:	b510      	push	{r4, lr}
 8007298:	b2c9      	uxtb	r1, r1
 800729a:	4402      	add	r2, r0
 800729c:	4293      	cmp	r3, r2
 800729e:	4618      	mov	r0, r3
 80072a0:	d101      	bne.n	80072a6 <memchr+0x12>
 80072a2:	2000      	movs	r0, #0
 80072a4:	e003      	b.n	80072ae <memchr+0x1a>
 80072a6:	7804      	ldrb	r4, [r0, #0]
 80072a8:	3301      	adds	r3, #1
 80072aa:	428c      	cmp	r4, r1
 80072ac:	d1f6      	bne.n	800729c <memchr+0x8>
 80072ae:	bd10      	pop	{r4, pc}

080072b0 <memcpy>:
 80072b0:	440a      	add	r2, r1
 80072b2:	4291      	cmp	r1, r2
 80072b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80072b8:	d100      	bne.n	80072bc <memcpy+0xc>
 80072ba:	4770      	bx	lr
 80072bc:	b510      	push	{r4, lr}
 80072be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072c2:	4291      	cmp	r1, r2
 80072c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072c8:	d1f9      	bne.n	80072be <memcpy+0xe>
 80072ca:	bd10      	pop	{r4, pc}

080072cc <memmove>:
 80072cc:	4288      	cmp	r0, r1
 80072ce:	b510      	push	{r4, lr}
 80072d0:	eb01 0402 	add.w	r4, r1, r2
 80072d4:	d902      	bls.n	80072dc <memmove+0x10>
 80072d6:	4284      	cmp	r4, r0
 80072d8:	4623      	mov	r3, r4
 80072da:	d807      	bhi.n	80072ec <memmove+0x20>
 80072dc:	1e43      	subs	r3, r0, #1
 80072de:	42a1      	cmp	r1, r4
 80072e0:	d008      	beq.n	80072f4 <memmove+0x28>
 80072e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072ea:	e7f8      	b.n	80072de <memmove+0x12>
 80072ec:	4601      	mov	r1, r0
 80072ee:	4402      	add	r2, r0
 80072f0:	428a      	cmp	r2, r1
 80072f2:	d100      	bne.n	80072f6 <memmove+0x2a>
 80072f4:	bd10      	pop	{r4, pc}
 80072f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80072fe:	e7f7      	b.n	80072f0 <memmove+0x24>

08007300 <_realloc_r>:
 8007300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007304:	4680      	mov	r8, r0
 8007306:	4614      	mov	r4, r2
 8007308:	460e      	mov	r6, r1
 800730a:	b921      	cbnz	r1, 8007316 <_realloc_r+0x16>
 800730c:	4611      	mov	r1, r2
 800730e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007312:	f7ff bc1b 	b.w	8006b4c <_malloc_r>
 8007316:	b92a      	cbnz	r2, 8007324 <_realloc_r+0x24>
 8007318:	f7ff fbb0 	bl	8006a7c <_free_r>
 800731c:	4625      	mov	r5, r4
 800731e:	4628      	mov	r0, r5
 8007320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007324:	f000 f81b 	bl	800735e <_malloc_usable_size_r>
 8007328:	4284      	cmp	r4, r0
 800732a:	4607      	mov	r7, r0
 800732c:	d802      	bhi.n	8007334 <_realloc_r+0x34>
 800732e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007332:	d812      	bhi.n	800735a <_realloc_r+0x5a>
 8007334:	4621      	mov	r1, r4
 8007336:	4640      	mov	r0, r8
 8007338:	f7ff fc08 	bl	8006b4c <_malloc_r>
 800733c:	4605      	mov	r5, r0
 800733e:	2800      	cmp	r0, #0
 8007340:	d0ed      	beq.n	800731e <_realloc_r+0x1e>
 8007342:	42bc      	cmp	r4, r7
 8007344:	4622      	mov	r2, r4
 8007346:	4631      	mov	r1, r6
 8007348:	bf28      	it	cs
 800734a:	463a      	movcs	r2, r7
 800734c:	f7ff ffb0 	bl	80072b0 <memcpy>
 8007350:	4631      	mov	r1, r6
 8007352:	4640      	mov	r0, r8
 8007354:	f7ff fb92 	bl	8006a7c <_free_r>
 8007358:	e7e1      	b.n	800731e <_realloc_r+0x1e>
 800735a:	4635      	mov	r5, r6
 800735c:	e7df      	b.n	800731e <_realloc_r+0x1e>

0800735e <_malloc_usable_size_r>:
 800735e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007362:	1f18      	subs	r0, r3, #4
 8007364:	2b00      	cmp	r3, #0
 8007366:	bfbc      	itt	lt
 8007368:	580b      	ldrlt	r3, [r1, r0]
 800736a:	18c0      	addlt	r0, r0, r3
 800736c:	4770      	bx	lr
	...

08007370 <_init>:
 8007370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007372:	bf00      	nop
 8007374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007376:	bc08      	pop	{r3}
 8007378:	469e      	mov	lr, r3
 800737a:	4770      	bx	lr

0800737c <_fini>:
 800737c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737e:	bf00      	nop
 8007380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007382:	bc08      	pop	{r3}
 8007384:	469e      	mov	lr, r3
 8007386:	4770      	bx	lr
