digraph logic200165D02F8321B0 {
graph [label="logic200165D02F8321B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic200165D02F8321B0_M_AXI_AREADY [label="M_AXI_AREADY", shape=invhouse, color="#e4f1b2"];
logic200165D02F8321B0_p_1_in [label="p_1_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic200165D02F8321B0_cmd_push_block0 [label="cmd_push_block0", shape=house, color="#e4f1b2"];
}
N_2515450 [label="N_2515450\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0 ]\n\n#0:1\n", color="#bbebff"];
N_2514C30 [label="N_2514C30\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block1 ]\n\n#0:1\n", color="#bbebff"];
N_2514C30 -> N_2515450 [label="1", taillabel=<out[cmd_push_block1]>, headlabel=<B>, headlabel=<#0:1>];
logic200165D02F8321B0_M_AXI_AREADY -> N_2514C30 [label="1", taillabel=<M_AXI_AREADY>, headlabel=<in>, headlabel=<#0:1>];
logic200165D02F8321B0_p_1_in -> N_2515450 [label="1", taillabel=<p_1_in>, headlabel=<A>, headlabel=<#0:1>];
N_2515450 -> logic200165D02F8321B0_cmd_push_block0 [label="1", taillabel=<out[cmd_push_block0]>, headlabel=<cmd_push_block0>, headlabel=<#0:1>];
}
