;redcode
;assert 1
	SPL 0, <-42
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -20, <20
	SPL 0, 2
	MOV @121, 106
	DJN -1, @-20
	DJN -1, @-20
	JMP @72, #202
	SUB @0, @2
	JMN -1, @-20
	SPL <82, @-29
	CMP #202, 202
	SPL <122, #29
	DAT #52, #-29
	JMN -1, @-20
	MOV @121, 106
	SLT -1, <-20
	CMP -232, <-120
	SPL <52, @-29
	SUB #202, 202
	SPL <122, #29
	SUB @-122, 100
	ADD 2, 10
	CMP -232, <-120
	SUB #5, <2
	SUB #5, <2
	SUB @52, <-29
	SUB 2, 10
	CMP @224, 106
	JMP <127, 106
	JMP -1, @-26
	SUB -232, <-120
	SUB @121, 103
	JMZ <121, 106
	MOV -1, <-26
	SUB @121, 103
	DJN -1, @-20
	ADD 202, 0
	SPL 0, <-42
	MOV -1, <-26
	SPL 0, <-42
	SPL 0, <-42
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	SPL 0, <-42
	CMP @127, 106
	MOV -1, <-26
	SPL 0, 2
	MOV @121, 106
	DJN -1, @-20
	DJN -1, @-20
	JMP @72, #202
	SUB @0, @2
	JMN -1, @-20
	SPL <82, @-29
