Loading plugins phase: Elapsed time ==> 1s.531ms
Initializing data phase: Elapsed time ==> 11s.296ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -d CY8C3246AXA-138 -s C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 21s.656ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.843ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design03.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -dcpsoc3 Design03.v -verilog
======================================================================

======================================================================
Compiling:  Design03.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -dcpsoc3 Design03.v -verilog
======================================================================

======================================================================
Compiling:  Design03.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -dcpsoc3 -verilog Design03.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 08 15:42:36 2014


======================================================================
Compiling:  Design03.v
Program  :   vpp
Options  :    -yv2 -q10 Design03.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 08 15:42:36 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design03.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design03.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -dcpsoc3 -verilog Design03.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 08 15:42:39 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\codegentemp\Design03.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\codegentemp\Design03.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design03.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -dcpsoc3 -verilog Design03.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 08 15:42:43 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\codegentemp\Design03.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\codegentemp\Design03.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:es3:SPISlave:control_7\
	\SPIS:BSPIS:es3:SPISlave:control_6\
	\SPIS:BSPIS:es3:SPISlave:control_5\
	\SPIS:BSPIS:es3:SPISlave:control_4\
	\SPIS:BSPIS:es3:SPISlave:control_3\
	\SPIS:BSPIS:es3:SPISlave:control_2\
	\SPIS:BSPIS:es3:SPISlave:control_1\
	\SPIS:BSPIS:es3:SPISlave:control_0\
	\SPIS:Net_146\
	\SPIS:BSPIS:es3:SPISlave:dpcounter_zero\
	Net_163


Deleted 12 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__BCH1_DIV1_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__BCH1_CALIB_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__BCH2_DIV0_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__BCH2_DIV1_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__BCH2_CALIB_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__BTRG_EXT5_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__SAMPLEMODE_S0_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__SAMPLEMODE_S1_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__CH1_CUPSEL0_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__CH1_CUPSEL1_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__CH2_CUPSEL0_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__CH2_CUPSEL1_RLY_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__ATTN_SEL0_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__ATTN_SEL1_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__ATTN_SEL2_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__ATTN_SEL3_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__FILTER_SEL_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__TRIG_HSYS_SEL0_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__TRIG_HSYS_SEL1_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__PSOC_SPI_CS_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__PSOC_SPI_CLK_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__PSOC_SPI_DI_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__PSOC_SPI_DO_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__SP6_SPI_CSSEL_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__FLASH_SPI_CS_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__FLASH_SPI_CK_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__FLASH_SPI_DI_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing tmpOE__FLASH_SPI_DO_net_0 to tmpOE__BCH1_DIV0_RLY_net_0
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \SPIS:BSPIS:reset\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:sR16:Dp:cs_addr_1\ to zero
Removing Lhs of wire one[6] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__BCH1_DIV1_RLY_net_0[9] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__BCH1_CALIB_RLY_net_0[15] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__BCH2_DIV0_RLY_net_0[21] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__BCH2_DIV1_RLY_net_0[27] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__BCH2_CALIB_RLY_net_0[33] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__BTRG_EXT5_RLY_net_0[39] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__SAMPLEMODE_S0_net_0[45] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__SAMPLEMODE_S1_net_0[51] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__CH1_CUPSEL0_RLY_net_0[57] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__CH1_CUPSEL1_RLY_net_0[63] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__CH2_CUPSEL0_RLY_net_0[69] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__CH2_CUPSEL1_RLY_net_0[75] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__ATTN_SEL0_net_0[81] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__ATTN_SEL1_net_0[87] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__ATTN_SEL2_net_0[93] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__ATTN_SEL3_net_0[99] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__FILTER_SEL_net_0[105] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__TRIG_HSYS_SEL0_net_0[111] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__TRIG_HSYS_SEL1_net_0[117] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__PSOC_SPI_CS_net_0[123] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__PSOC_SPI_CLK_net_0[129] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__PSOC_SPI_DI_net_0[135] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__PSOC_SPI_DO_net_0[141] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Rhs of wire Net_15[142] = \mux_5:tmp__mux_5_reg\[152]
Removing Rhs of wire Net_33[150] = \demux_2:tmp__demux_2_0_reg\[147]
Removing Rhs of wire Net_176[151] = \demux_2:tmp__demux_2_1_reg\[149]
Removing Rhs of wire Net_128[154] = \SPIS:miso_wire\[220]
Removing Rhs of wire Net_38[157] = \demux_4:tmp__demux_4_0_reg\[155]
Removing Rhs of wire Net_165[158] = \demux_4:tmp__demux_4_1_reg\[156]
Removing Rhs of wire Net_171[161] = \demux_3:tmp__demux_3_0_reg\[159]
Removing Rhs of wire Net_174[162] = \demux_3:tmp__demux_3_1_reg\[160]
Removing Lhs of wire tmpOE__SP6_SPI_CSSEL_net_0[164] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__FLASH_SPI_CS_net_0[169] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__FLASH_SPI_CK_net_0[175] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__FLASH_SPI_DI_net_0[181] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire tmpOE__FLASH_SPI_DO_net_0[187] = tmpOE__BCH1_DIV0_RLY_net_0[1]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:cnt_reset\[191] = Net_176[151]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[193] = \SPIS:BSPIS:es3:SPISlave:load\[194]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[193] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one\[211]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:prc_clk_src\[201] = Net_174[162]
Removing Rhs of wire \SPIS:Net_81\[204] = \SPIS:Net_89\[345]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:miso_from_dp\[221] = \SPIS:BSPIS:es3:SPISlave:mosi_from_dpL\[327]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_2\[224] = \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[214]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_1\[225] = \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[226]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_6\[227] = \SPIS:BSPIS:es3:SPISlave:byte_complete\[195]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_3\[230] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[229]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_5\[231] = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\[198]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_6\[232] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[219]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_5\[233] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_4\[234] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_3\[235] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_2\[236] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_1\[237] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_0\[238] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_fin\[239] = \SPIS:Net_75\[240]
Removing Lhs of wire \SPIS:Net_75\[240] = Net_165[158]
Removing Lhs of wire \SPIS:BSPIS:reset\[266] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:sR16:Dp:cs_addr_1\[267] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[349] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\[196]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[350] = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[199]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_tmp\\D\[351] = Net_165[158]

------------------------------------------------------
Aliased 0 equations, 62 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_176' (cost = 4):
Net_176 <= ((Net_21 and Net_182));

Note:  Expanding virtual equation for 'Net_165' (cost = 1):
Net_165 <= ((Net_24 and Net_182));

Note:  Expanding virtual equation for 'Net_174' (cost = 2):
Net_174 <= ((Net_126 and Net_182));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\SPIS:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS:BSPIS:es3:SPISlave:count_3\ and not \SPIS:BSPIS:es3:SPISlave:count_2\ and not \SPIS:BSPIS:es3:SPISlave:count_1\ and \SPIS:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\SPIS:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_128' (cost = 2):
Net_128 <= ((not Net_21 and \SPIS:BSPIS:es3:SPISlave:miso_from_dp\)
	OR (not Net_182 and \SPIS:BSPIS:es3:SPISlave:miso_from_dp\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj" -dcpsoc3 Design03.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.046ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Thursday, 08 May 2014 15:42:45
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03.cyprj -d CY8C3246AXA-138 Design03.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIS_IntClock'. Fanout=1, Signal=\SPIS:Net_81\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:DpClkEn\: with output requested to be asynchronous
        ClockIn: \SPIS:BSPIS:es3:SPISlave:dp_clk_src\:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: \SPIS:BSPIS:es3:SPISlave:dp_clk_src\:macrocell.q, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:PrcClkEn\: with output requested to be asynchronous
        ClockIn: Net_174:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Net_174:macrocell.q, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_165:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ATTN_SEL0(0)
        Attributes:
            Alias: P4_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ATTN_SEL0(0)__PA ,
            pad => ATTN_SEL0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ATTN_SEL1(0)
        Attributes:
            Alias: P4_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ATTN_SEL1(0)__PA ,
            pad => ATTN_SEL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ATTN_SEL2(0)
        Attributes:
            Alias: P12_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ATTN_SEL2(0)__PA ,
            pad => ATTN_SEL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ATTN_SEL3(0)
        Attributes:
            Alias: P12_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ATTN_SEL3(0)__PA ,
            pad => ATTN_SEL3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCH1_CALIB_RLY(0)
        Attributes:
            Alias: P4_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCH1_CALIB_RLY(0)__PA ,
            pad => BCH1_CALIB_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCH1_DIV0_RLY(0)
        Attributes:
            Alias: P4_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCH1_DIV0_RLY(0)__PA ,
            pad => BCH1_DIV0_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCH1_DIV1_RLY(0)
        Attributes:
            Alias: P4_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCH1_DIV1_RLY(0)__PA ,
            pad => BCH1_DIV1_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCH2_CALIB_RLY(0)
        Attributes:
            Alias: P4_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCH2_CALIB_RLY(0)__PA ,
            pad => BCH2_CALIB_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCH2_DIV0_RLY(0)
        Attributes:
            Alias: P4_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCH2_DIV0_RLY(0)__PA ,
            pad => BCH2_DIV0_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCH2_DIV1_RLY(0)
        Attributes:
            Alias: P4_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCH2_DIV1_RLY(0)__PA ,
            pad => BCH2_DIV1_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BTRG_EXT5_RLY(0)
        Attributes:
            Alias: P0_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BTRG_EXT5_RLY(0)__PA ,
            pad => BTRG_EXT5_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH1_CUPSEL0_RLY(0)
        Attributes:
            Alias: P0_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH1_CUPSEL0_RLY(0)__PA ,
            pad => CH1_CUPSEL0_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH1_CUPSEL1_RLY(0)
        Attributes:
            Alias: P0_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH1_CUPSEL1_RLY(0)__PA ,
            pad => CH1_CUPSEL1_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH2_CUPSEL0_RLY(0)
        Attributes:
            Alias: P0_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH2_CUPSEL0_RLY(0)__PA ,
            pad => CH2_CUPSEL0_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH2_CUPSEL1_RLY(0)
        Attributes:
            Alias: P0_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH2_CUPSEL1_RLY(0)__PA ,
            pad => CH2_CUPSEL1_RLY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FILTER_SEL(0)
        Attributes:
            Alias: P0_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FILTER_SEL(0)__PA ,
            pad => FILTER_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FLASH_SPI_CK(0)
        Attributes:
            Alias: P5_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FLASH_SPI_CK(0)__PA ,
            input => Net_171 ,
            pad => FLASH_SPI_CK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FLASH_SPI_CS(0)
        Attributes:
            Alias: P5_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FLASH_SPI_CS(0)__PA ,
            input => Net_33 ,
            pad => FLASH_SPI_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FLASH_SPI_DI(0)
        Attributes:
            Alias: P5_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FLASH_SPI_DI(0)__PA ,
            input => Net_38 ,
            pad => FLASH_SPI_DI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FLASH_SPI_DO(0)
        Attributes:
            Alias: P5_5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FLASH_SPI_DO(0)__PA ,
            fb => Net_39 ,
            pad => FLASH_SPI_DO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_SPI_CLK(0)
        Attributes:
            Alias: P5_2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_SPI_CLK(0)__PA ,
            fb => Net_126 ,
            pad => PSOC_SPI_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_SPI_CS(0)
        Attributes:
            Alias: P5_3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_SPI_CS(0)__PA ,
            fb => Net_21 ,
            pad => PSOC_SPI_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_SPI_DI(0)
        Attributes:
            Alias: P5_1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_SPI_DI(0)__PA ,
            fb => Net_24 ,
            pad => PSOC_SPI_DI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_SPI_DO(0)
        Attributes:
            Alias: P5_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_SPI_DO(0)__PA ,
            input => Net_15 ,
            pad => PSOC_SPI_DO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAMPLEMODE_S0(0)
        Attributes:
            Alias: P0_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAMPLEMODE_S0(0)__PA ,
            pad => SAMPLEMODE_S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAMPLEMODE_S1(0)
        Attributes:
            Alias: P0_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAMPLEMODE_S1(0)__PA ,
            pad => SAMPLEMODE_S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SP6_SPI_CSSEL(0)
        Attributes:
            Alias: P1_2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SP6_SPI_CSSEL(0)__PA ,
            fb => Net_182 ,
            pad => SP6_SPI_CSSEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIG_HSYS_SEL0(0)
        Attributes:
            Alias: P6_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIG_HSYS_SEL0(0)__PA ,
            pad => TRIG_HSYS_SEL0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIG_HSYS_SEL1(0)
        Attributes:
            Alias: P6_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIG_HSYS_SEL1(0)__PA ,
            pad => TRIG_HSYS_SEL1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_15, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_21 * Net_182 * \SPIS:BSPIS:es3:SPISlave:miso_from_dp\
            + !Net_182 * Net_39
        );
        Output = Net_15 (fanout=1)

    MacroCell: Name=Net_171, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126 * !Net_182
        );
        Output = Net_171 (fanout=1)

    MacroCell: Name=Net_174, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126 * Net_182
        );
        Output = Net_174 (fanout=1)

    MacroCell: Name=Net_176, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21 * Net_182
        );
        Output = Net_176 (fanout=1)

    MacroCell: Name=Net_33, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21 * !Net_182
        );
        Output = Net_33 (fanout=1)

    MacroCell: Name=Net_38, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24 * !Net_182
        );
        Output = Net_38 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dp_clk_src\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_126 * Net_182
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_21 * Net_182
        );
        Output = \SPIS:BSPIS:es3:SPISlave:inv_ss\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_174)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24 * Net_182
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_24 * Net_182 * !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
            + \SPIS:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_load\ (fanout=5)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ ,
            cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
            cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            chain_out => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\

    datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ ,
            cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
            cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            chain_in => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIS:BSPIS:es3:SPISlave:RxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_162 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:es3:SPISlave:TxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\ ,
            status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\ ,
            interrupt => Net_160 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_1\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_2\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_3\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_4\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS:BSPIS:es3:SPISlave:BitCounter\
        PORT MAP (
            clock => \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ ,
            reset => Net_176 ,
            enable => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
            count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\ ,
            count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\ ,
            count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\ ,
            count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\ ,
            count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\ ,
            count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\ ,
            count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_162 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SPIS:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_160 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   32 :   40 :   72 :  44.44%
UDB Macrocells                :   18 :  174 :  192 :   9.38%
UDB Unique Pterms             :   21 :  363 :  384 :   5.47%
UDB Total Pterms              :   23 :      :      : 
UDB Datapath Cells            :    2 :   22 :   24 :   8.33%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    2 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :    1 :   23 :   24 :   4.17%
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.343ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : ATTN_SEL0(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : ATTN_SEL1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ATTN_SEL2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ATTN_SEL3(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : BCH1_CALIB_RLY(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : BCH1_DIV0_RLY(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : BCH1_DIV1_RLY(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : BCH2_CALIB_RLY(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : BCH2_DIV0_RLY(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : BCH2_DIV1_RLY(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : BTRG_EXT5_RLY(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : CH1_CUPSEL0_RLY(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CH1_CUPSEL1_RLY(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : CH2_CUPSEL0_RLY(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CH2_CUPSEL1_RLY(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : FILTER_SEL(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : FLASH_SPI_CK(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : FLASH_SPI_CS(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : FLASH_SPI_DI(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : FLASH_SPI_DO(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PSOC_SPI_CLK(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : PSOC_SPI_CS(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : PSOC_SPI_DI(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PSOC_SPI_DO(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SAMPLEMODE_S0(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SAMPLEMODE_S1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SP6_SPI_CSSEL(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : TRIG_HSYS_SEL0(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : TRIG_HSYS_SEL1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 4s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.08
                   Pterms :            1.92
               Macrocells :            1.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 262, final cost is 262 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       5.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_171, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126 * !Net_182
        );
        Output = Net_171 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_38, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24 * !Net_182
        );
        Output = Net_38 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_4\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_1\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:inv_ss\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_21 * Net_182
        );
        Output = \SPIS:BSPIS:es3:SPISlave:inv_ss\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ ,
        cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
        cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        chain_out => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\

statusicell: Name =\SPIS:BSPIS:es3:SPISlave:TxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\ ,
        status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\ ,
        interrupt => Net_160 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_24 * Net_182 * !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
            + \SPIS:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_load\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dp_clk_src\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_126 * Net_182
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIS:BSPIS:es3:SPISlave:BitCounter\
    PORT MAP (
        clock => \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ ,
        reset => Net_176 ,
        enable => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
        count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\ ,
        count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\ ,
        count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\ ,
        count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\ ,
        count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\ ,
        count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\ ,
        count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_33, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21 * !Net_182
        );
        Output = Net_33 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_15, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_21 * Net_182 * \SPIS:BSPIS:es3:SPISlave:miso_from_dp\
            + !Net_182 * Net_39
        );
        Output = Net_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:es3:SPISlave:RxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_162 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIS:BSPIS:es3:SPISlave:dp_clk_src\ ,
        cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
        cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        chain_in => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_2\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_176, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21 * Net_182
        );
        Output = Net_176 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_174)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24 * Net_182
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_174, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126 * Net_182
        );
        Output = Net_174 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_3\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_162 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\SPIS:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_160 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CH2_CUPSEL1_RLY(0)
    Attributes:
        Alias: P0_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH2_CUPSEL1_RLY(0)__PA ,
        pad => CH2_CUPSEL1_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CH2_CUPSEL0_RLY(0)
    Attributes:
        Alias: P0_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH2_CUPSEL0_RLY(0)__PA ,
        pad => CH2_CUPSEL0_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CH1_CUPSEL1_RLY(0)
    Attributes:
        Alias: P0_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH1_CUPSEL1_RLY(0)__PA ,
        pad => CH1_CUPSEL1_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CH1_CUPSEL0_RLY(0)
    Attributes:
        Alias: P0_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH1_CUPSEL0_RLY(0)__PA ,
        pad => CH1_CUPSEL0_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = FILTER_SEL(0)
    Attributes:
        Alias: P0_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FILTER_SEL(0)__PA ,
        pad => FILTER_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SAMPLEMODE_S1(0)
    Attributes:
        Alias: P0_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAMPLEMODE_S1(0)__PA ,
        pad => SAMPLEMODE_S1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SAMPLEMODE_S0(0)
    Attributes:
        Alias: P0_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAMPLEMODE_S0(0)__PA ,
        pad => SAMPLEMODE_S0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BTRG_EXT5_RLY(0)
    Attributes:
        Alias: P0_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BTRG_EXT5_RLY(0)__PA ,
        pad => BTRG_EXT5_RLY(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SP6_SPI_CSSEL(0)
    Attributes:
        Alias: P1_2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SP6_SPI_CSSEL(0)__PA ,
        fb => Net_182 ,
        pad => SP6_SPI_CSSEL(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = ATTN_SEL1(0)
    Attributes:
        Alias: P4_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ATTN_SEL1(0)__PA ,
        pad => ATTN_SEL1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ATTN_SEL0(0)
    Attributes:
        Alias: P4_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ATTN_SEL0(0)__PA ,
        pad => ATTN_SEL0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BCH2_CALIB_RLY(0)
    Attributes:
        Alias: P4_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCH2_CALIB_RLY(0)__PA ,
        pad => BCH2_CALIB_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BCH2_DIV1_RLY(0)
    Attributes:
        Alias: P4_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCH2_DIV1_RLY(0)__PA ,
        pad => BCH2_DIV1_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BCH2_DIV0_RLY(0)
    Attributes:
        Alias: P4_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCH2_DIV0_RLY(0)__PA ,
        pad => BCH2_DIV0_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BCH1_CALIB_RLY(0)
    Attributes:
        Alias: P4_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCH1_CALIB_RLY(0)__PA ,
        pad => BCH1_CALIB_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BCH1_DIV1_RLY(0)
    Attributes:
        Alias: P4_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCH1_DIV1_RLY(0)__PA ,
        pad => BCH1_DIV1_RLY(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BCH1_DIV0_RLY(0)
    Attributes:
        Alias: P4_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCH1_DIV0_RLY(0)__PA ,
        pad => BCH1_DIV0_RLY(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = PSOC_SPI_DO(0)
    Attributes:
        Alias: P5_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_SPI_DO(0)__PA ,
        input => Net_15 ,
        pad => PSOC_SPI_DO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PSOC_SPI_DI(0)
    Attributes:
        Alias: P5_1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_SPI_DI(0)__PA ,
        fb => Net_24 ,
        pad => PSOC_SPI_DI(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PSOC_SPI_CLK(0)
    Attributes:
        Alias: P5_2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_SPI_CLK(0)__PA ,
        fb => Net_126 ,
        pad => PSOC_SPI_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PSOC_SPI_CS(0)
    Attributes:
        Alias: P5_3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_SPI_CS(0)__PA ,
        fb => Net_21 ,
        pad => PSOC_SPI_CS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = FLASH_SPI_CS(0)
    Attributes:
        Alias: P5_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FLASH_SPI_CS(0)__PA ,
        input => Net_33 ,
        pad => FLASH_SPI_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = FLASH_SPI_DO(0)
    Attributes:
        Alias: P5_5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FLASH_SPI_DO(0)__PA ,
        fb => Net_39 ,
        pad => FLASH_SPI_DO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = FLASH_SPI_DI(0)
    Attributes:
        Alias: P5_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FLASH_SPI_DI(0)__PA ,
        input => Net_38 ,
        pad => FLASH_SPI_DI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FLASH_SPI_CK(0)
    Attributes:
        Alias: P5_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FLASH_SPI_CK(0)__PA ,
        input => Net_171 ,
        pad => FLASH_SPI_CK(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = TRIG_HSYS_SEL0(0)
    Attributes:
        Alias: P6_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIG_HSYS_SEL0(0)__PA ,
        pad => TRIG_HSYS_SEL0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TRIG_HSYS_SEL1(0)
    Attributes:
        Alias: P6_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIG_HSYS_SEL1(0)__PA ,
        pad => TRIG_HSYS_SEL1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = ATTN_SEL3(0)
    Attributes:
        Alias: P12_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ATTN_SEL3(0)__PA ,
        pad => ATTN_SEL3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ATTN_SEL2(0)
    Attributes:
        Alias: P12_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ATTN_SEL2(0)__PA ,
        pad => ATTN_SEL2(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \SPIS:Net_81\ ,
            dclk_0 => \SPIS:Net_81_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | CH2_CUPSEL1_RLY(0) | 
     |   1 |     * |      NONE |         CMOS_OUT | CH2_CUPSEL0_RLY(0) | 
     |   2 |     * |      NONE |         CMOS_OUT | CH1_CUPSEL1_RLY(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | CH1_CUPSEL0_RLY(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      FILTER_SEL(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   SAMPLEMODE_S1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   SAMPLEMODE_S0(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |   BTRG_EXT5_RLY(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |   SP6_SPI_CSSEL(0) | FB(Net_182)
-----+-----+-------+-----------+------------------+--------------------+------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       ATTN_SEL1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       ATTN_SEL0(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  BCH2_CALIB_RLY(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   BCH2_DIV1_RLY(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |   BCH2_DIV0_RLY(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  BCH1_CALIB_RLY(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   BCH1_DIV1_RLY(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |   BCH1_DIV0_RLY(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   5 |   0 |     * |      NONE |         CMOS_OUT |     PSOC_SPI_DO(0) | In(Net_15)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     PSOC_SPI_DI(0) | FB(Net_24)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    PSOC_SPI_CLK(0) | FB(Net_126)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     PSOC_SPI_CS(0) | FB(Net_21)
     |   4 |     * |      NONE |         CMOS_OUT |    FLASH_SPI_CS(0) | In(Net_33)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    FLASH_SPI_DO(0) | FB(Net_39)
     |   6 |     * |      NONE |         CMOS_OUT |    FLASH_SPI_DI(0) | In(Net_38)
     |   7 |     * |      NONE |         CMOS_OUT |    FLASH_SPI_CK(0) | In(Net_171)
-----+-----+-------+-----------+------------------+--------------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |  TRIG_HSYS_SEL0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  TRIG_HSYS_SEL1(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
  12 |   2 |     * |      NONE |         CMOS_OUT |       ATTN_SEL3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       ATTN_SEL2(0) | 
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.031ms
Digital Placement phase: Elapsed time ==> 9s.640ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 16s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Design03_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( PSOC_SPI_CLK(0)/fb ). (File=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03_timing.html)
Warning: sta.M0019: Design03_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( SP6_SPI_CSSEL(0)/fb ). (File=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03_timing.html)
Warning: sta.M0019: Design03_timing.html: Warning-1367: Hold time violation found in a path from clock ( SP6_SPI_CSSEL(0)/fb ) to clock ( SP6_SPI_CSSEL(0)/fb ). (File=C:\Documents and Settings\qmax\My Documents\PSoC Creator\Design03\Design03.cydsn\Design03_timing.html)
Timing report is in Design03_timing.html.
Static timing analysis phase: Elapsed time ==> 4s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.796ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 39s.718ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 40s.046ms
API generation phase: Elapsed time ==> 6s.890ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.015ms
