Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae1d03a1b5374d43a9807f9ebfc5ceac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_teclado_behav xil_defaultlib.tb_teclado xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module xil_defaultlib.module_clock_catodo(COUNT_CATODO...
Compiling module xil_defaultlib.key_detector
Compiling module xil_defaultlib.module_DFF
Compiling module xil_defaultlib.module_key_encoding
Compiling module xil_defaultlib.top_tb_teclado
Compiling module xil_defaultlib.tb_teclado
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_teclado_behav
