// Seed: 2197887912
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    output wor  id_2
);
  logic [7:0] id_4, id_5, id_6, id_7, id_8;
  assign id_0 = 1;
  wire id_9;
  assign module_1.id_3 = 0;
  assign id_7[1] = id_6;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wand  id_5,
    input  tri1  id_6,
    input  wire  id_7,
    input  tri0  id_8,
    output tri0  id_9
);
  assign id_9 = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4
  );
endmodule
