
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Teclado.vhd
Options:    -m -yu -e10 -w100 -o2 -yga -fD -fP -v10 -yw -dc22v10 -ppalc22v10d-25pc -b Teclado.vhd -u Teclado.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Fri Mar 24 06:38:25 2017

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Fri Mar 24 06:38:25 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Fri Mar 24 06:38:25 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 46 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (06:38:26)

Input File(s): Teclado.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : Teclado.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP DFORCE ALL
    GROUP USEPOL ALL
    GROUP SLOW_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (06:38:26)

Messages:
  Information: Process virtual '\o(0)D\'\o(0)D\ ... expanded.
  Information: Process virtual '\o(1)D\'\o(1)D\ ... expanded.
  Information: Process virtual '\o(2)D\'\o(2)D\ ... expanded.
  Information: Process virtual '\o(3)D\'\o(3)D\ ... expanded.
  Information: Process virtual '\o(4)D\'\o(4)D\ ... expanded.
  Information: Process virtual '\o(5)D\'\o(5)D\ ... expanded.
  Information: Process virtual '\o(6)D\'\o(6)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         o(0).D o(1).D o(2).D o(3).D o(4).D o(5).D o(6).D

  Information: Selected logic optimization OFF for signals:
         c(0).D c(0).AP c(0).C c(1).D c(1).AP c(1).C c(2).D c(2).AR c(2).C
         o(0).AP o(0).C o(1).AP o(1).C o(2).AP o(2).C o(3).AP o(3).C o(4).AP
         o(4).C o(5).AP o(5).C o(6).AP o(6).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (06:38:26)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting D register equation as minimal for signal c(2)
  Information: Selecting D register equation as minimal for signal o(2)
  Information: Selecting D register equation as minimal for signal o(3)
  Information: Selecting D register equation as minimal for signal o(4)
  Information: Selecting D register equation as minimal for signal o(5)
  Information: Selecting D register equation as minimal for signal o(6)
  Information: Inverting Preset/Reset & output logic polarity for c(1).
  Information: Selecting D register equation as minimal for signal c(1)
  Information: Inverting Preset/Reset & output logic polarity for c(0).
  Information: Selecting D register equation as minimal for signal c(0)
  Information: Inverting Preset/Reset & output logic polarity for o(0).
  Information: Selecting D register equation as minimal for signal o(0)
  Information: Inverting Preset/Reset & output logic polarity for o(1).
  Information: Selecting D register equation as minimal for signal o(1)
  Information: Optimizing logic without changing polarity for signals:
         o(0).D o(1).D o(2).D o(3).D o(4).D o(5).D o(6).D

  Information: Selected logic optimization OFF for signals:
         c(0).D c(0).AR c(0).SP c(0).C c(1).D c(1).AR c(1).SP c(1).C c(2).D
         c(2).AR c(2).SP c(2).C o(0).AR o(0).SP o(0).C o(1).AR o(1).SP o(1).C
         o(2).AR o(2).SP o(2).C o(3).AR o(3).SP o(3).C o(4).AR o(4).SP o(4).C
         o(5).AR o(5).SP o(5).C o(6).AR o(6).SP o(6).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (06:38:26)

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (06:38:27)
</CYPRESSTAG>

    /c(0).D =
          /c(1).Q 

    c(0).AR =
          /clr 

    c(0).SP =
          GND

    c(0).C =
          clk 

    /c(1).D =
          /c(2).Q 

    c(1).AR =
          /clr 

    c(1).SP =
          GND

    c(1).C =
          clk 

    c(2).D =
          c(0).Q 

    c(2).AR =
          /clr 

    c(2).SP =
          GND

    c(2).C =
          clk 

    /o(0).D =
          c(2).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(0).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(1).Q * /f(0) * f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * f(1) * /f(2) * f(3) 
        + /c(0).Q * f(0) * f(1) * /f(2) * f(3) 
        + /c(1).Q * f(0) * f(1) * /f(2) * f(3) 
        + c(1).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(0).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + f(0) * /f(1) * f(2) * f(3) 

    o(0).AR =
          /clr 

    o(0).SP =
          GND

    o(0).C =
          clk 

    /o(1).D =
          c(2).Q * f(0) * f(1) * /f(2) * f(3) 
        + /c(0).Q * f(0) * f(1) * /f(2) * f(3) 
        + /c(1).Q * f(0) * f(1) * /f(2) * f(3) 
        + c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(0).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(1).Q * f(0) * f(1) * f(2) * /f(3) 
        + f(0) * /f(1) * f(2) * f(3) 

    o(1).AR =
          /clr 

    o(1).SP =
          GND

    o(1).C =
          clk 

    /o(2).D =
          c(0).Q * /c(1).Q * c(2).Q * /f(0) * f(1) * f(2) * f(3) 
        + c(0).Q * /c(1).Q * c(2).Q * f(0) * f(1) * /f(2) * f(3) 
        + c(1).Q * c(2).Q * f(0) * /f(1) * f(2) * f(3) 
        + /c(1).Q * /c(2).Q * f(0) * /f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(0).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(1).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(0).Q * f(0) * /f(1) * f(2) * f(3) 

    o(2).AR =
          /clr 

    o(2).SP =
          GND

    o(2).C =
          clk 

    /o(3).D =
          c(0).Q * /c(1).Q * c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + c(2).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(0).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(1).Q * /f(0) * f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * /f(1) * f(2) * f(3) 
        + /c(0).Q * f(0) * /f(1) * f(2) * f(3) 
        + /c(1).Q * f(0) * /f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * f(1) * /f(2) * f(3) 
        + /c(0).Q * f(0) * f(1) * /f(2) * f(3) 
        + /c(1).Q * f(0) * f(1) * /f(2) * f(3) 

    o(3).AR =
          /clr 

    o(3).SP =
          GND

    o(3).C =
          clk 

    /o(4).D =
          c(1).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(0).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(2).Q * /f(0) * f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(0).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(1).Q * f(0) * f(1) * f(2) * /f(3) 
        + f(0) * /f(1) * f(2) * f(3) 
        + f(0) * f(1) * /f(2) * f(3) 

    o(4).AR =
          /clr 

    o(4).SP =
          GND

    o(4).C =
          clk 

    /o(5).D =
          c(0).Q * c(1).Q * /c(2).Q * f(0) * /f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(0).Q * f(0) * f(1) * f(2) * /f(3) 
        + /c(1).Q * f(0) * f(1) * f(2) * /f(3) 
        + /f(0) * f(1) * f(2) * f(3) 
        + f(0) * f(1) * /f(2) * f(3) 

    o(5).AR =
          /clr 

    o(5).SP =
          GND

    o(5).C =
          clk 

    /o(6).D =
          c(0).Q * /c(1).Q * c(2).Q * f(0) * f(1) * f(2) * /f(3) 
        + c(2).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(0).Q * /f(0) * f(1) * f(2) * f(3) 
        + /c(1).Q * /f(0) * f(1) * f(2) * f(3) 
        + c(2).Q * f(0) * /f(1) * f(2) * f(3) 
        + /c(0).Q * f(0) * /f(1) * f(2) * f(3) 
        + /c(1).Q * f(0) * /f(1) * f(2) * f(3) 
        + f(0) * f(1) * /f(2) * f(3) 

    o(6).AR =
          /clr 

    o(6).SP =
          GND

    o(6).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (06:38:27)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (06:38:27)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
            clr =| 2|                                  |23|= c(2)           
           f(3) =| 3|                                  |22|= c(1)           
           f(2) =| 4|                                  |21|= c(0)           
           f(1) =| 5|                                  |20|= o(0)           
           f(0) =| 6|                                  |19|= o(1)           
       not used *| 7|                                  |18|= o(2)           
       not used *| 8|                                  |17|= o(3)           
       not used *| 9|                                  |16|= o(4)           
       not used *|10|                                  |15|= o(5)           
       not used *|11|                                  |14|= o(6)           
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (06:38:27)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    5  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          16  /   22   = 72  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  o(6)            |   8  |   8  |
                 | 15  |  o(5)            |   6  |  10  |
                 | 16  |  o(4)            |   8  |  12  |
                 | 17  |  o(3)            |  10  |  14  |
                 | 18  |  o(2)            |   8  |  16  |
                 | 19  |  o(1)            |   7  |  16  |
                 | 20  |  o(0)            |  10  |  14  |
                 | 21  |  c(0)            |   1  |  12  |
                 | 22  |  c(1)            |   1  |  10  |
                 | 23  |  c(2)            |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             60  / 121   = 49  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (06:38:27)

Messages:
  Information: Output file 'Teclado.pin' created.
  Information: Output file 'Teclado.jed' created.

  Usercode:    
  Checksum:    6B97



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 06:38:27
