Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 11:18:02 2024
| Host         : eecs-digital-18 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 ball/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            coll/dist_ball_pin_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 8.308ns (69.694%)  route 3.613ns (30.306%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 10.715 - 13.468 ) 
    Source Clock Delay      (SCD):    -3.066ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.615    -4.549 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -3.746    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -3.066    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -4.549 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -3.746    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_hdmi/clkout1_buf/O
                         net (fo=72352, unplaced)     0.584    -3.066    ball/clk_pixel
                         FDRE                                         r  ball/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -2.588 r  ball/ball_y_reg[1]/Q
                         net (fo=72, unplaced)        0.561    -2.027    ball/ball_y_reg[9]_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295    -1.732 r  ball/p_66_in_i_12/O
                         net (fo=1, unplaced)         0.000    -1.732    ball/p_66_in_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.199 r  ball/p_66_in_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    -1.199    ball/p_66_in_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.082 r  ball/p_66_in_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.082    ball/p_66_in_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    -0.745 r  ball/p_66_in_i_1/O[1]
                         net (fo=2, unplaced)         0.803     0.058    coll/A[9]
                         DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     4.078 r  coll/p_66_in/P[1]
                         net (fo=4, unplaced)         0.803     4.881    coll/P[1]
                         LUT2 (Prop_lut2_I1_O)        0.124     5.005 r  coll/dist_ball_pin[9][3]_i_19/O
                         net (fo=1, unplaced)         0.000     5.005    coll/dist_ball_pin[9][3]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.538 r  coll/dist_ball_pin_reg[9][3]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     5.538    coll/dist_ball_pin_reg[9][3]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.875 r  coll/dist_ball_pin_reg[9][7]_i_14/O[1]
                         net (fo=1, unplaced)         0.997     6.872    coll/p_67_out[5]
                         LUT6 (Prop_lut6_I0_O)        0.306     7.178 r  coll/dist_ball_pin[9][7]_i_12/O
                         net (fo=1, unplaced)         0.449     7.627    pins/dist_ball_pin_reg[9][7]_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.751 r  pins/dist_ball_pin[9][7]_i_8/O
                         net (fo=1, unplaced)         0.000     7.751    pins/dist_ball_pin[9][7]_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.284 r  pins/dist_ball_pin_reg[9][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.284    pins/dist_ball_pin_reg[9][7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  pins/dist_ball_pin_reg[9][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.401    pins/dist_ball_pin_reg[9][11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  pins/dist_ball_pin_reg[9][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.518    pins/dist_ball_pin_reg[9][15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.855 r  pins/dist_ball_pin_reg[9][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.855    coll/dist_ball_pin_reg[9][19]_0[17]
                         FDRE                                         r  coll/dist_ball_pin_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.318    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.896     9.423 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    10.185    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.276 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439    10.715    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     9.423 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    10.185    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.276 r  wizard_hdmi/clkout1_buf/O
                         net (fo=72352, unplaced)     0.439    10.715    coll/clk_pixel
                         FDRE                                         r  coll/dist_ball_pin_reg[9][17]/C
                         clock pessimism             -0.458    10.257    
                         clock uncertainty           -0.210    10.047    
                         FDRE (Setup_fdre_C_D)        0.076    10.123    coll/dist_ball_pin_reg[9][17]
  -------------------------------------------------------------------
                         required time                         10.123    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  1.269    




