// Seed: 127393353
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2
);
  assign id_1 = 1;
  wire id_4;
  assign id_1 = {id_0, id_0};
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6
  );
  assign modCall_1.type_1 = 0;
  assign id_3 = id_4;
  always @(id_2) begin : LABEL_0
    disable id_9;
  end
endmodule
