// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1426\sampleModel1426_1_sub\Mysubsystem_37.v
// Created: 2024-06-10 02:45:25
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_37
// Source Path: sampleModel1426_1_sub/Subsystem/Mysubsystem_37
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_37
          (clk,
           reset,
           enb,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  output  Out1;


  wire [15:0] cfblk140_out1;  // uint16
  wire cfblk8_out1;


  cfblk140 u_cfblk140 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk140_out1)  // uint16
                       );

  cfblk8 u_cfblk8 (.u(cfblk140_out1),  // uint16
                   .y(cfblk8_out1)
                   );

  assign Out1 = cfblk8_out1;

endmodule  // Mysubsystem_37

