Restore Archived Project report for DE1_SoC_Computer
Thu Jun 06 23:55:07 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Thu Jun 06 23:55:07 2019 ;
; Revision Name                   ; DE1_SoC_Computer                      ;
; Top-level Entity Name           ; DE1_SoC_Computer                      ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/CycloneV/HPS_FIFO/QuartusProject2/verilog_copy/DE1_SoC_Computer_tmp_archive.qar' into the 'C:/CycloneV/HPS_FIFO/QuartusProject3/verilog/' directory
Info: Generated report 'DE1_SoC_Computer.restore.rpt'


+-------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                               ;
; Computer_System.qsys                                                                                        ;
; Computer_System.sopcinfo                                                                                    ;
; Computer_System/Computer_System.cmp                                                                         ;
; Computer_System/synthesis/Computer_System.debuginfo                                                         ;
; Computer_System/synthesis/Computer_System.qip                                                               ;
; Computer_System/synthesis/Computer_System.regmap                                                            ;
; Computer_System/synthesis/Computer_System.v                                                                 ;
; Computer_System/synthesis/Computer_System_ARM_A9_HPS_hps.svd                                                ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc                           ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc                                 ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc                                          ;
; Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip                                 ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ;
; Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v                                     ;
; Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                                          ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v                                    ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv                         ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv                           ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv                            ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv                        ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv                         ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv                           ;
; Computer_System/synthesis/submodules/Computer_System_pll_0.qip                                              ;
; Computer_System/synthesis/submodules/Computer_System_pll_0.v                                                ;
; Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ;
; Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ;
; Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                    ;
; Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v                                       ;
; Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                     ;
; Computer_System/synthesis/submodules/altera_default_burst_converter.sv                                      ;
; Computer_System/synthesis/submodules/altera_incr_burst_converter.sv                                         ;
; Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ;
; Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ;
; Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ;
; Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ;
; Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ;
; Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ;
; Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                     ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ;
; Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ;
; Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv                                        ;
; Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ;
; Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ;
; Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ;
; Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv                                         ;
; Computer_System/synthesis/submodules/altera_reset_controller.sdc                                            ;
; Computer_System/synthesis/submodules/altera_reset_controller.v                                              ;
; Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ;
; Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ;
; Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv                                         ;
; Computer_System/synthesis/submodules/hps.pre.xml                                                            ;
; Computer_System/synthesis/submodules/hps_AC_ROM.hex                                                         ;
; Computer_System/synthesis/submodules/hps_inst_ROM.hex                                                       ;
; Computer_System/synthesis/submodules/hps_sdram.v                                                            ;
; Computer_System/synthesis/submodules/hps_sdram_p0.ppf                                                       ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sdc                                                       ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ;
; Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ;
; Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ;
; Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ;
; Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v                                               ;
; Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl                                            ;
; Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                ;
; Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                       ;
; Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                               ;
; Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                         ;
; Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                    ;
; Computer_System/synthesis/submodules/hps_sdram_p0_reset.v                                                   ;
; Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v                                              ;
; Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl                                                ;
; Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ;
; Computer_System/synthesis/submodules/sequencer/alt_types.pre.h                                              ;
; Computer_System/synthesis/submodules/sequencer/emif.pre.xml                                                 ;
; Computer_System/synthesis/submodules/sequencer/sdram_io.pre.h                                               ;
; Computer_System/synthesis/submodules/sequencer/sequencer.pre.c                                              ;
; Computer_System/synthesis/submodules/sequencer/sequencer.pre.h                                              ;
; Computer_System/synthesis/submodules/sequencer/sequencer_auto.pre.h                                         ;
; Computer_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                 ;
; Computer_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                               ;
; Computer_System/synthesis/submodules/sequencer/sequencer_defines.pre.h                                      ;
; Computer_System/synthesis/submodules/sequencer/system.pre.h                                                 ;
; Computer_System/synthesis/submodules/sequencer/tclrpt.pre.c                                                 ;
; Computer_System/synthesis/submodules/sequencer/tclrpt.pre.h                                                 ;
; DE1_SoC_Computer.out.sdc                                                                                    ;
; DE1_SoC_Computer.qpf                                                                                        ;
; DE1_SoC_Computer.qsf                                                                                        ;
; DE1_SoC_Computer.sv                                                                                         ;
; DE1_SoC_Computer_ON_HOLD.sdc                                                                                ;
; DE1_SoC_Computer_assignment_defaults.qdf                                                                    ;
; DE1_SoC_Computer_working.sdc                                                                                ;
; alt_sld_fab_wrapper_hw.tcl                                                                                  ;
; hex_decoder.v                                                                                               ;
; test.sdc                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


