$date
	Tue Feb 27 23:24:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_encoder8to3 $end
$var wire 3 ! o [0:2] $end
$var reg 8 " i [0:7] $end
$scope module f1 $end
$var wire 8 # i [0:7] $end
$var wire 8 $ w [0:7] $end
$var wire 3 % o [0:2] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bzxxxxxxx $
bx #
bx "
bx !
$end
#2
b0 !
b0 %
bz0000000 $
b10000000 "
b10000000 #
#4
b100 !
b100 %
bz1000000 $
b1000000 "
b1000000 #
#6
b10 !
b10 %
bz0100000 $
b100000 "
b100000 #
#8
b110 !
b110 %
bz0010000 $
b10000 "
b10000 #
#10
b1 !
b1 %
bz0001000 $
b1000 "
b1000 #
#12
b101 !
b101 %
bz0000100 $
b100 "
b100 #
#14
b11 !
b11 %
bz0000010 $
b10 "
b10 #
#16
b111 !
b111 %
bz0000001 $
b1 "
b1 #
#100
