static int T_1 F_1 ( char * V_1 )\r\n{\r\nF_2 ( L_1 , V_2 , V_1 ) ;\r\nif ( ! V_1 )\r\nreturn - V_3 ;\r\nreturn F_3 ( V_1 , 0 , & V_4 ) ;\r\n}\r\nstruct V_5 * F_4 ( unsigned long V_6 )\r\n{\r\nF_5 ( F_6 ( V_6 ) < V_7 - V_8 ) ;\r\nreturn F_7 ( V_9 , V_6 , F_6 ( V_10 ) ) ;\r\n}\r\nvoid F_8 ( struct V_5 * V_5 , unsigned long V_6 )\r\n{\r\nF_9 ( V_9 , V_5 , V_6 ) ;\r\n}\r\nvoid T_1 F_10 ( void )\r\n{\r\nunsigned long V_11 ;\r\nstruct V_12 * V_13 ;\r\nT_2 V_14 = 0 ;\r\nif ( ! F_11 ( V_15 ) )\r\nreturn;\r\nF_12 (memory, reg)\r\nV_14 += F_13 ( V_13 ) -\r\nF_14 ( V_13 ) ;\r\nV_14 = ( V_14 * V_4 / 100 ) << V_8 ;\r\nif ( V_14 ) {\r\nF_2 ( L_2 , V_2 ,\r\n( unsigned long ) V_14 / V_16 ) ;\r\nV_11 = V_10 << V_8 ;\r\nF_15 ( 0 , V_14 , 0 , V_11 ,\r\nV_7 - V_8 , false , & V_9 ) ;\r\n}\r\n}\r\nlong int F_16 ( struct V_17 * V_18 , int V_19 ,\r\nunsigned int V_20 )\r\n{\r\nstruct V_21 * V_22 = V_23 -> V_24 . V_25 ;\r\nint V_26 = V_23 -> V_24 . V_26 ;\r\nint V_27 ;\r\nint V_28 ;\r\nint V_29 ;\r\nT_3 V_30 = F_17 () + 10 * V_31 ;\r\nint V_32 = V_33 ;\r\nF_18 ( V_26 , & V_22 -> V_34 ) ;\r\nwhile ( ( F_17 () < V_30 ) && ! F_19 ( V_22 ) ) {\r\nV_27 = F_20 ( V_22 ) ;\r\nV_28 = V_22 -> V_35 ;\r\nV_29 = V_22 -> V_34 ;\r\nif ( ( V_28 | V_29 ) == V_27 ) {\r\nV_32 = V_36 ;\r\nbreak;\r\n}\r\n}\r\nF_21 ( V_26 , & V_22 -> V_34 ) ;\r\nreturn V_32 ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nF_23 () ;\r\nF_24 ( & V_37 ) ;\r\nF_25 () ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nF_23 () ;\r\nF_27 ( & V_37 ) ;\r\nF_25 () ;\r\n}\r\nbool F_28 ( void )\r\n{\r\nreturn F_29 ( & V_37 ) != 0 ;\r\n}\r\nint F_30 ( unsigned long V_38 )\r\n{\r\nV_38 /= 4 ;\r\nif ( V_38 < V_39 - V_40 &&\r\nV_40 [ V_38 ] )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nint F_31 ( void )\r\n{\r\nreturn F_32 () ;\r\n}\r\nlong F_33 ( struct V_17 * V_18 )\r\n{\r\nif ( F_34 ( & V_18 -> V_41 . V_42 [ 4 ] ) )\r\nreturn V_33 ;\r\nreturn V_43 ;\r\n}\r\nstatic inline void F_35 ( unsigned long V_44 , T_4 V_45 )\r\n{\r\n__asm__ __volatile__("stbcix %0,0,%1"\r\n: : "r" (val), "r" (paddr) : "memory");\r\n}\r\nvoid F_36 ( int V_46 )\r\n{\r\nunsigned long V_47 ;\r\nif ( F_11 ( V_48 ) &&\r\nF_37 ( V_46 ) ==\r\nF_37 ( F_38 () ) ) {\r\nunsigned long V_49 = F_39 ( V_50 ) ;\r\nV_49 |= F_40 ( V_46 ) ;\r\n__asm__ __volatile__ (PPC_MSGSND(%0) : : "r" (msg));\r\nreturn;\r\n}\r\nV_47 = V_51 [ V_46 ] . V_24 . V_47 ;\r\nF_35 ( V_47 + V_52 , V_53 ) ;\r\n}\r\nstatic void F_41 ( struct V_21 * V_22 , int V_54 )\r\n{\r\nint V_46 = V_22 -> V_55 ;\r\nF_42 () ;\r\nfor (; V_54 ; V_54 >>= 1 , ++ V_46 )\r\nif ( V_54 & 1 )\r\nF_36 ( V_46 ) ;\r\n}\r\nvoid F_43 ( int V_56 )\r\n{\r\nstruct V_21 * V_22 = V_23 -> V_24 . V_25 ;\r\nint V_26 = V_23 -> V_24 . V_26 ;\r\nstruct V_57 * V_58 = V_23 -> V_24 . V_57 ;\r\nint V_59 , V_60 , V_61 ;\r\nV_59 = 0x100 << V_26 ;\r\ndo {\r\nV_60 = V_22 -> V_62 ;\r\n} while ( F_44 ( & V_22 -> V_62 , V_60 , V_60 | V_59 ) != V_60 );\r\nif ( ( V_60 >> 8 ) != 0 )\r\nreturn;\r\nif ( V_56 != V_63 )\r\nF_41 ( V_22 , V_60 & ~ ( 1 << V_26 ) ) ;\r\nif ( ! V_58 )\r\nreturn;\r\nfor ( V_61 = 0 ; V_61 < V_64 ; ++ V_61 ) {\r\nV_22 = V_58 -> V_65 [ V_61 ] ;\r\nif ( ! V_22 )\r\nbreak;\r\ndo {\r\nV_60 = V_22 -> V_62 ;\r\nif ( ( V_60 >> 8 ) != 0 )\r\nbreak;\r\n} while ( F_44 ( & V_22 -> V_62 , V_60 ,\r\nV_60 | V_66 ) != V_60 );\r\nif ( ( V_60 >> 8 ) == 0 )\r\nF_41 ( V_22 , V_60 ) ;\r\n}\r\n}
