<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.760</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.760</CP_FINAL>
    <CP_ROUTE>6.760</CP_ROUTE>
    <CP_SYNTH>6.199</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.240</SLACK_FINAL>
    <SLACK_ROUTE>3.240</SLACK_ROUTE>
    <SLACK_SYNTH>3.801</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.240</WNS_FINAL>
    <WNS_ROUTE>3.240</WNS_ROUTE>
    <WNS_SYNTH>3.801</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>15</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>4299</FF>
      <LATCH>0</LATCH>
      <LUT>3199</LUT>
      <SLICE>1278</SLICE>
      <SRL>34</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="feedforward" DISPNAME="inst" RTLNAME="feedforward">
      <SubModules count="21">control_s_axi_U gmem_m_axi_U grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376 grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646 grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654 grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789 grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799 grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936 grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943 layer1_activations_2_U layer1_activations_U layer2_activations_4_U layer2_activations_5_U layer2_activations_6_U layer2_activations_U layer3_activations_U regslice_both_input_stream_V_data_V_U regslice_both_output_stream_V_data_V_U regslice_both_output_stream_V_keep_V_U regslice_both_output_stream_V_last_V_U regslice_both_output_stream_V_strb_V_U</SubModules>
      <Resources BRAM="15" FF="4299" LUT="3199"/>
      <LocalResources FF="1830" LUT="501"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="feedforward_control_s_axi">
      <Resources FF="470" LUT="454"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/gmem_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="gmem_m_axi" DISPNAME="gmem_m_axi_U" RTLNAME="feedforward_gmem_m_axi">
      <Resources BRAM="1" FF="727" LUT="511"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_103_1" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_103_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="276" LUT="388"/>
      <LocalResources FF="274" LUT="351"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_113_2" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_113_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="116" LUT="132"/>
      <LocalResources FF="114" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="96"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_126_3" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="146" LUT="189"/>
      <LocalResources FF="144" LUT="140"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_141_5" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_141_5">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="179" LUT="197"/>
      <LocalResources FF="177" LUT="74"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="123"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_147_6" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_147_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="308" LUT="245"/>
      <LocalResources FF="306" LUT="205"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="40"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_156_7" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_156_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="59" LUT="84"/>
      <LocalResources FF="57" LUT="33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_163_8" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_163_8">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="35" LUT="106"/>
      <LocalResources FF="33" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="94"/>
    </RtlModule>
    <RtlModule CELL="inst/layer1_activations_2_U" DEPTH="1" TYPE="resource" MODULENAME="layer1_activations_RAM_AUTO_1R1W" DISPNAME="layer1_activations_2_U" RTLNAME="feedforward_layer1_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="65"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_2_U" SOURCE="bnn.cpp:110" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer1_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer1_activations_RAM_AUTO_1R1W" DISPNAME="layer1_activations_U" RTLNAME="feedforward_layer1_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_U" SOURCE="bnn.cpp:110" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_4_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_4_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="31"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_4_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_5_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_5_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_5_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_6_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_6_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="48"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_6_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="31"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer3_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer3_activations_RAM_AUTO_1R1W" DISPNAME="layer3_activations_U" RTLNAME="feedforward_layer3_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="49"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer3_activations_U" SOURCE="bnn.cpp:153" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer3_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_stream_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_stream_V_data_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="69" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_data_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="69" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_keep_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_keep_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_last_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_last_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_strb_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_strb_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.738" DATAPATH_LOGIC_DELAY="4.153" DATAPATH_NET_DELAY="2.585" ENDPOINT_PIN="gmem_addr_2_reg_15098_reg[60]/D" LOGIC_LEVELS="19" MAX_FANOUT="2" SLACK="3.240" STARTPOINT_PIN="zext_ln51_6_reg_15070_reg[1]/C">
      <CELL NAME="zext_ln51_6_reg_15070_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward.v" LINE_NUMBER="5859"/>
      <CELL NAME="gmem_addr_2_reg_15098[6]_i_9" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="feedforward.v" LINE_NUMBER="7215"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[6]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[10]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[14]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[18]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[26]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[30]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[34]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[38]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[42]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098[38]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="feedforward.v" LINE_NUMBER="7217"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[38]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[42]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[46]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[50]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[54]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[58]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[61]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward.v" LINE_NUMBER="1502"/>
      <CELL NAME="gmem_addr_2_reg_15098_reg[60]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward.v" LINE_NUMBER="5834"/>
      <MODULE_INSTANCES>layer1_activations_2_U grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.639" DATAPATH_LOGIC_DELAY="3.566" DATAPATH_NET_DELAY="3.073" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/D" LOGIC_LEVELS="6" MAX_FANOUT="128" SLACK="3.309" STARTPOINT_PIN="layer1_activations_2_U/ram_reg/CLKARDCLK">
      <CELL NAME="layer1_activations_2_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="feedforward_layer1_activations_RAM_AUTO_1R1W.v" LINE_NUMBER="51" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="3009" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1795" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1795" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>layer1_activations_2_U grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.636" DATAPATH_LOGIC_DELAY="3.566" DATAPATH_NET_DELAY="3.070" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/D" LOGIC_LEVELS="6" MAX_FANOUT="128" SLACK="3.309" STARTPOINT_PIN="layer1_activations_2_U/ram_reg/CLKARDCLK">
      <CELL NAME="layer1_activations_2_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="feedforward_layer1_activations_RAM_AUTO_1R1W.v" LINE_NUMBER="51" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="3009" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1477" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1477" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>layer1_activations_2_U grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.636" DATAPATH_LOGIC_DELAY="3.566" DATAPATH_NET_DELAY="3.070" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/D" LOGIC_LEVELS="6" MAX_FANOUT="128" SLACK="3.311" STARTPOINT_PIN="layer1_activations_2_U/ram_reg/CLKARDCLK">
      <CELL NAME="layer1_activations_2_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="feedforward_layer1_activations_RAM_AUTO_1R1W.v" LINE_NUMBER="51" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="3009" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1783" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1783" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>layer1_activations_2_U grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.634" DATAPATH_LOGIC_DELAY="3.566" DATAPATH_NET_DELAY="3.068" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/D" LOGIC_LEVELS="6" MAX_FANOUT="128" SLACK="3.313" STARTPOINT_PIN="layer1_activations_2_U/ram_reg/CLKARDCLK">
      <CELL NAME="layer1_activations_2_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="feedforward_layer1_activations_RAM_AUTO_1R1W.v" LINE_NUMBER="51" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="3009" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1044" MODULE_INSTNAME="layer1_activations_2_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1483" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v" LINE_NUMBER="1483" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>layer1_activations_2_U grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/feedforward_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/feedforward_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/feedforward_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/feedforward_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/feedforward_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/feedforward_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/feedforward_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/feedforward_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Jun 12 21:10:21 -0700 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="bnn_hls"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

