
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /cad/xilinx/vivado/2018.2/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/cad/xilinx/vivado/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'joeyliu' on host 'kiwi.stanford.edu' (Linux_x86_64 version 4.15.0-112-generic) on Mon Aug 24 23:04:46 PDT 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/nobackup/joeyliu/aha/poly/clockwork/soda_codes/pointwise/kiwi_code'
INFO: [HLS 200-10] Opening and resetting project '/nobackup/joeyliu/aha/poly/clockwork/soda_codes/pointwise/kiwi_code/pointwise_proj'.
INFO: [HLS 200-10] Adding design file 'pointwise.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/nobackup/joeyliu/aha/poly/clockwork/soda_codes/pointwise/kiwi_code/pointwise_proj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'pointwise.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: pointwise.cpp:271:32
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 359.746 ; gain = 0.449 ; free physical = 142598 ; free virtual = 184126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 359.746 ; gain = 0.449 ; free physical = 142598 ; free virtual = 184126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'op_hcompute_hw_input_global_wrapper_stencil' into 'pointwise' (pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'op_hcompute_mult_stencil' into 'pointwise' (pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'op_hcompute_hw_output_stencil' into 'pointwise' (pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'HWStream<hw_uint<16> >::read' into 'pointwise' (pointwise.cpp:152->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hcompute_hw_input_global_wrapper_stencil' into 'pointwise' (pointwise.cpp:153->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_bundle_write' into 'pointwise' (pointwise.cpp:155->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read_bundle_read' into 'pointwise' (pointwise.cpp:166->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hcompute_mult_stencil' into 'pointwise' (pointwise.cpp:171->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'mult_stencil_op_hcompute_mult_stencil_write_bundle_write' into 'pointwise' (pointwise.cpp:173->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'mult_stencil_op_hcompute_hw_output_stencil_read_bundle_read' into 'pointwise' (pointwise.cpp:184->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'hcompute_hw_output_stencil' into 'pointwise' (pointwise.cpp:189->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'HWStream<hw_uint<16> >::write' into 'pointwise' (pointwise.cpp:191->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'pointwise' (./pointwise_compute.h:8->pointwise.cpp:153->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'pointwise' (./pointwise_compute.h:8->pointwise.cpp:153->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'pointwise' (pointwise.cpp:62->pointwise.cpp:155->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_0_write' into 'pointwise' (pointwise.cpp:63->pointwise.cpp:155->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_3_select' into 'pointwise' (pointwise.cpp:73->pointwise.cpp:166->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'set_at<0, 16, 16>' into 'pointwise' (pointwise.cpp:74->pointwise.cpp:166->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'pointwise' (./pointwise_compute.h:15->pointwise.cpp:171->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'pointwise' (./pointwise_compute.h:15->pointwise.cpp:171->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'pointwise' (pointwise.cpp:140->pointwise.cpp:173->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'mult_stencil_op_hcompute_mult_stencil_2_write' into 'pointwise' (pointwise.cpp:141->pointwise.cpp:173->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'mult_stencil_op_hcompute_hw_output_stencil_5_select' into 'pointwise' (pointwise.cpp:132->pointwise.cpp:184->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'set_at<0, 16, 16>' into 'pointwise' (pointwise.cpp:133->pointwise.cpp:184->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'pointwise' (./pointwise_compute.h:24->pointwise.cpp:189->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'pointwise' (./pointwise_compute.h:24->pointwise.cpp:189->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'pointwise' (../../.././hw_classes.h:217->./pointwise_compute.h:8->pointwise.cpp:153->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_0_to_hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_3_cache::push' into 'pointwise' (pointwise.cpp:44->pointwise.cpp:63->pointwise.cpp:155->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_0_to_hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_3_cache::peek' into 'pointwise' (pointwise.cpp:53->pointwise.cpp:73->pointwise.cpp:166->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'pointwise' (../../.././hw_classes.h:217->./pointwise_compute.h:15->pointwise.cpp:171->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_cache::push' into 'pointwise' (pointwise.cpp:110->pointwise.cpp:141->pointwise.cpp:173->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_cache::peek' into 'pointwise' (pointwise.cpp:119->pointwise.cpp:132->pointwise.cpp:184->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'pointwise' (../../.././hw_classes.h:217->./pointwise_compute.h:24->pointwise.cpp:189->pointwise.cpp:236).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::push' into 'pointwise' (pointwise.cpp:31->pointwise.cpp:44->pointwise.cpp:63->pointwise.cpp:155->pointwise.cpp:234).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::peek' into 'pointwise' (pointwise.cpp:23->pointwise.cpp:53->pointwise.cpp:73->pointwise.cpp:166->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::push' into 'pointwise' (pointwise.cpp:97->pointwise.cpp:110->pointwise.cpp:141->pointwise.cpp:173->pointwise.cpp:235).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::peek' into 'pointwise' (pointwise.cpp:89->pointwise.cpp:119->pointwise.cpp:132->pointwise.cpp:184->pointwise.cpp:236).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 359.906 ; gain = 0.609 ; free physical = 142586 ; free virtual = 184118
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'HWStream<hw_uint<16> >::write' into 'burst_read<16>' (../../.././hw_classes.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'HWStream<hw_uint<16> >::read' into 'burst_write<16>' (../../.././hw_classes.h:448) automatically.
WARNING: [SYNCHK 200-23] ../../.././hw_classes.h:208: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 359.906 ; gain = 0.609 ; free physical = 142581 ; free virtual = 184114
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../.././hw_classes.h:205) in function 'pointwise' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (../../.././hw_classes.h:205) in function 'pointwise' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../.././hw_classes.h:339) in function 'pointwise' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../.././hw_classes.h:205) in function 'pointwise' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../.././hw_classes.h:205) in function 'pointwise' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (../../.././hw_classes.h:339) in function 'pointwise' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (../../.././hw_classes.h:205) in function 'pointwise' completely.
INFO: [XFORM 203-102] Partitioning array 'hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_0_to_hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_3.f.vals.val.V' (pointwise.cpp:205) automatically.
INFO: [XFORM 203-102] Partitioning array 'mult_stencil.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.f.vals.val.V' (pointwise.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'HWStream<hw_uint<16> >::write' into 'burst_read<16>' (../../.././hw_classes.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'pointwise' into 'pointwise_wrapper' (pointwise.cpp:247) automatically.
INFO: [XFORM 203-602] Inlining function 'HWStream<hw_uint<16> >::read' into 'burst_write<16>' (../../.././hw_classes.h:448) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'pointwise_accel', detected/extracted 4 process function(s): 
	 'Block_codeRepl1_proc'
	 'burst_read<16>'
	 'pointwise_wrapper'
	 'burst_write<16>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 487.867 ; gain = 128.570 ; free physical = 142554 ; free virtual = 184089
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'output.val.V' (../../.././hw_classes.h:186:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'input.val.V' (../../.././hw_classes.h:186:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1_proc5' to 'Block_codeRepl1_proc' (pointwise.cpp:274:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 487.867 ; gain = 128.570 ; free physical = 142526 ; free virtual = 184060
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pointwise_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'burst_read<16>' to 'burst_read_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'burst_write<16>' to 'burst_write_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.94 seconds; current allocated memory: 121.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 121.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'burst_read_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 121.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 121.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 121.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 122.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'burst_write_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 122.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 122.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 122.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 122.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 122.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'burst_read_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'burst_read_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 123.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 124.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'burst_write_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'burst_write_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 125.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pointwise_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointwise_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointwise_accel/op_hcompute_hw_input_global_wrapper_stencil_read_pipe0_val_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointwise_accel/op_hcompute_hw_output_stencil_write_pipe0_val_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointwise_accel/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pointwise_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op_hcompute_hw_input_global_wrapper_stencil_read_pipe0_val_V', 'op_hcompute_hw_output_stencil_write_pipe0_val_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_pointwise_wrapper_U0' to 'start_for_pointwibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_burst_write_16_U0' to 'start_for_burst_wcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 127.166 MB.
INFO: [RTMG 210-285] Implementing FIFO 'size_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_loc_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'op_hcompute_hw_input_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'op_hcompute_hw_outpu_4_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_loc_c10_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'op_hcompute_hw_input_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'op_hcompute_hw_outpu_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwibkb_U(start_for_pointwibkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_burst_wcud_U(start_for_burst_wcud)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 551.504 ; gain = 192.207 ; free physical = 142502 ; free virtual = 184042
INFO: [SYSC 207-301] Generating SystemC RTL for pointwise_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for pointwise_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for pointwise_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2018.2/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 23:05:32 2020...
INFO: [HLS 200-112] Total elapsed time: 48.13 seconds; peak allocated memory: 127.166 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 24 23:05:32 2020...
