{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425170403086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425170403087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 16:40:02 2015 " "Processing started: Sat Feb 28 16:40:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425170403087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425170403087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xillydemo -c xillydemo " "Command: quartus_sta xillydemo -c xillydemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425170403087 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1425170403322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1425170404284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425170404384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425170404384 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1425170406212 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1425170406212 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1425170406212 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1425170406212 ""}
{ "Info" "ISTA_SDC_FOUND" "src/xillydemo.sdc " "Reading SDC File: 'src/xillydemo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1425170406298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "xillydemo.sdc 3 clk_125 port " "Ignored filter at xillydemo.sdc(3): clk_125 could not be matched with a port" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170406300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock xillydemo.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at xillydemo.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_125\" -period 8.000ns \[get_ports \{clk_125\}\] " "create_clock -name \"clk_125\" -period 8.000ns \[get_ports \{clk_125\}\]" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170406301 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170406301 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkpll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clkpll\|auto_generated\|pll1\|clk\[0\]\} \{clkpll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkpll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clkpll\|auto_generated\|pll1\|clk\[0\]\} \{clkpll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170406313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1425170406317 ""}
{ "Info" "ISTA_SDC_FOUND" "../pcie_core/pcie_c4_1x.sdc " "Reading SDC File: '../pcie_core/pcie_c4_1x.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1425170406337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 3 refclk port or pin or register or keeper or net " "Ignored filter at pcie_c4_1x.sdc(3): refclk could not be matched with a port or pin or register or keeper or net" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170406346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_c4_1x.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at pcie_c4_1x.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170406346 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170406346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 4 fixedclk_serdes port or pin or register or keeper or net " "Ignored filter at pcie_c4_1x.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170406347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_c4_1x.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at pcie_c4_1x.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170406347 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170406347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at pcie_c4_1x.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170406365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_c4_1x.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at pcie_c4_1x.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170406365 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170406365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 8 *\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at pcie_c4_1x.sdc(8): *\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170406377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_c4_1x.sdc 8 Argument <to> is not an object ID " "Ignored set_false_path at pcie_c4_1x.sdc(8): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170406377 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170406377 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170406880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170406880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170406880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170406880 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1425170406880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1425170406991 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1425170406999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1425170407080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.030 " "Worst-case setup slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    1.030         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.213         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.213         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.180         0.000 n/a  " "   12.180         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.360         0.000 clk_50  " "   13.360         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.678         0.000 altera_reserved_tck  " "   42.678         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170407409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    0.311         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.316         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399         0.000 altera_reserved_tck  " "    0.399         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 clk_50  " "    0.400         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.127         0.000 n/a  " "    5.127         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170407524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.208 " "Worst-case recovery slack is 3.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.208         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.208         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.317         0.000 altera_reserved_tck  " "   47.317         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170407548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.036 " "Worst-case removal slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.036         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152         0.000 altera_reserved_tck  " "    1.152         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170407578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 clk_50  " "    0.000         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout  " "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.643         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    3.643         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.826         0.000 pcie_refclk  " "    4.826         0.000 pcie_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.581         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    7.581         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.977         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    7.977         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703         0.000 altera_reserved_tck  " "   49.703         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170407594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170407594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1425170408903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425170409041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1425170413113 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170414152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170414152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170414152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170414152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1425170414152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1425170414155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.553 " "Worst-case setup slack is 1.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    1.553         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.766         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.085         0.000 n/a  " "   13.085         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.431         0.000 clk_50  " "   13.431         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.400         0.000 altera_reserved_tck  " "   43.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170414556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    0.319         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.319         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 altera_reserved_tck  " "    0.350         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 clk_50  " "    0.352         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.638         0.000 n/a  " "    4.638         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170414705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.691 " "Worst-case recovery slack is 3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.691         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.514         0.000 altera_reserved_tck  " "   47.514         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170414750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.946 " "Worst-case removal slack is 0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.946         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053         0.000 altera_reserved_tck  " "    1.053         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170414793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 clk_50  " "    0.000         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout  " "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.649         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    3.649         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.824         0.000 pcie_refclk  " "    4.824         0.000 pcie_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.536         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    7.536         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.971         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    7.971         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.705         0.000 altera_reserved_tck  " "   49.705         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170414817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170414817 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1425170416012 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170417005 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170417005 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170417005 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170417005 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1425170417005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1425170417008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.801 " "Worst-case setup slack is 2.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.801         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    2.801         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.313         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.313         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.400         0.000 n/a  " "   15.400         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.812         0.000 clk_50  " "   16.812         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.649         0.000 altera_reserved_tck  " "   46.649         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170417144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    0.085         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.103         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "    0.179         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 clk_50  " "    0.180         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.645         0.000 n/a  " "    2.645         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170417274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.315 " "Worst-case recovery slack is 5.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.315         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.315         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.915         0.000 altera_reserved_tck  " "   48.915         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170417329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.493         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 altera_reserved_tck  " "    0.549         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170417380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 clk_50  " "    0.000         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout  " "    2.000         0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.743         0.000 clkpll\|auto_generated\|pll1\|clk\[0\]  " "    3.743         0.000 clkpll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570         0.000 pcie_refclk  " "    4.570         0.000 pcie_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.685         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    7.685         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.994         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    7.994         0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415         0.000 altera_reserved_tck  " "   49.415         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425170417417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425170417417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1425170419877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1425170419878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425170420603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 16:40:20 2015 " "Processing ended: Sat Feb 28 16:40:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425170420603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425170420603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425170420603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425170420603 ""}
