// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "12/16/2022 21:12:34"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab9Part1 (
	Done,
	Resetn,
	Clock,
	Run,
	DIN,
	BusWires);
output 	Done;
input 	Resetn;
input 	Clock;
input 	Run;
input 	[8:0] DIN;
output 	[8:0] BusWires;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Run~input_o ;
wire \Done~output_o ;
wire \BusWires[8]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[0]~output_o ;
wire \Clock~input_o ;
wire \Resetn~input_o ;
wire \inst|Tstep|Q~0_combout ;
wire \inst|Tstep|Q~1_combout ;
wire \DIN[7]~input_o ;
wire \inst|Decoder7~0_combout ;
wire \DIN[8]~input_o ;
wire \inst|Mux16~0_combout ;
wire \DIN[3]~input_o ;
wire \DIN[4]~input_o ;
wire \DIN[5]~input_o ;
wire \inst|Mux15~2_combout ;
wire \DIN[0]~input_o ;
wire \DIN[6]~input_o ;
wire \inst|Mux17~0_combout ;
wire \inst|Mux17~1_combout ;
wire \inst|Mux24~0_combout ;
wire \inst|Mux9~2_combout ;
wire \inst|Mux17~2_combout ;
wire \inst|Mux17~3_combout ;
wire \DIN[1]~input_o ;
wire \DIN[2]~input_o ;
wire \inst|Mux18~0_combout ;
wire \inst|Mux18~1_combout ;
wire \inst|Mux23~0_combout ;
wire \inst|Mux19~3_combout ;
wire \inst|Mux19~13_combout ;
wire \inst|Mux19~12_combout ;
wire \inst|Mux11~2_combout ;
wire \inst|Mux24~1_combout ;
wire \inst|Mux20~0_combout ;
wire \inst|Mux22~0_combout ;
wire \inst|Mux21~0_combout ;
wire \inst|Mux8~2_combout ;
wire \inst|Mux23~1_combout ;
wire \inst|Mux21~1_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|Mux24~2_combout ;
wire \inst|DINout~0_combout ;
wire \inst|Gout~0_combout ;
wire \inst|Equal11~0_combout ;
wire \inst|Mux23~2_combout ;
wire \inst|Mux17~4_combout ;
wire \inst|Equal4~0_combout ;
wire \inst|Mux22~1_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Mux10~2_combout ;
wire \inst|Equal2~1_combout ;
wire \inst|Equal3~0_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout ;
wire \inst|Selector2~0_combout ;
wire \inst|Equal6~0_combout ;
wire \inst|Equal7~0_combout ;
wire \inst|Equal9~0_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|Decoder4~0_combout ;
wire \inst|reg_G|Q[0]~10_cout ;
wire \inst|reg_G|Q[0]~11_combout ;
wire \inst|Gin~0_combout ;
wire \inst|Selector9~1_combout ;
wire \inst|Equal11~1_combout ;
wire \inst|Equal8~0_combout ;
wire \inst|Mux11~3_combout ;
wire \inst|Mux8~3_combout ;
wire \inst|Selector9~2_combout ;
wire \inst|Equal5~0_combout ;
wire \inst|Equal5~1_combout ;
wire \inst|Equal2~2_combout ;
wire \inst|Mux14~2_combout ;
wire \inst|Selector9~3_combout ;
wire \inst|Equal10~0_combout ;
wire \inst|Equal10~1_combout ;
wire \inst|Equal6~1_combout ;
wire \inst|Mux13~2_combout ;
wire \inst|Mux9~3_combout ;
wire \inst|Selector9~4_combout ;
wire \inst|Equal7~1_combout ;
wire \inst|Mux12~2_combout ;
wire \inst|Selector9~5_combout ;
wire \inst|Selector9~6_combout ;
wire \inst|Equal4~1_combout ;
wire \inst|WideNor1~0_combout ;
wire \inst|WideNor1~1_combout ;
wire \inst|WideNor1~2_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout ;
wire \inst|reg_G|Q[0]~12 ;
wire \inst|reg_G|Q[1]~13_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Selector8~2_combout ;
wire \inst|Selector8~3_combout ;
wire \inst|Selector8~4_combout ;
wire \inst|Selector8~5_combout ;
wire \inst|Selector8~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout ;
wire \inst|reg_G|Q[1]~14 ;
wire \inst|reg_G|Q[2]~15_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|Selector7~2_combout ;
wire \inst|Selector7~3_combout ;
wire \inst|Selector7~4_combout ;
wire \inst|Selector7~5_combout ;
wire \inst|Selector7~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout ;
wire \inst|reg_G|Q[2]~16 ;
wire \inst|reg_G|Q[3]~17_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Selector6~2_combout ;
wire \inst|Selector6~3_combout ;
wire \inst|Selector6~4_combout ;
wire \inst|Selector6~5_combout ;
wire \inst|Selector6~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout ;
wire \inst|reg_G|Q[3]~18 ;
wire \inst|reg_G|Q[4]~19_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Selector5~2_combout ;
wire \inst|Selector5~3_combout ;
wire \inst|Selector5~4_combout ;
wire \inst|Selector5~5_combout ;
wire \inst|Selector5~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ;
wire \inst|reg_G|Q[4]~20 ;
wire \inst|reg_G|Q[5]~21_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|Selector4~2_combout ;
wire \inst|Selector4~3_combout ;
wire \inst|Selector4~4_combout ;
wire \inst|Selector4~5_combout ;
wire \inst|Selector4~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout ;
wire \inst|reg_G|Q[5]~22 ;
wire \inst|reg_G|Q[6]~23_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|Selector3~2_combout ;
wire \inst|Selector3~3_combout ;
wire \inst|Selector3~4_combout ;
wire \inst|Selector3~5_combout ;
wire \inst|Selector3~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout ;
wire \inst|reg_G|Q[6]~24 ;
wire \inst|reg_G|Q[7]~25_combout ;
wire \inst|Selector2~1_combout ;
wire \inst|Selector2~2_combout ;
wire \inst|Selector2~3_combout ;
wire \inst|Selector2~4_combout ;
wire \inst|Selector2~5_combout ;
wire \inst|Selector2~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout ;
wire \inst|reg_G|Q[7]~26 ;
wire \inst|reg_G|Q[8]~27_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|Selector1~2_combout ;
wire \inst|Selector1~3_combout ;
wire \inst|Selector1~4_combout ;
wire \inst|Selector1~5_combout ;
wire \inst|Selector1~6_combout ;
wire [8:0] \inst|reg_6|Q ;
wire [1:0] \inst|Tstep|Q ;
wire [8:0] \inst|reg_G|Q ;
wire [8:0] \inst|reg_4|Q ;
wire [8:0] \inst|reg_IR|Q ;
wire [8:0] \inst|reg_7|Q ;
wire [8:0] \inst|reg_0|Q ;
wire [8:0] \inst|reg_1|Q ;
wire [8:0] \inst|reg_5|Q ;
wire [8:0] \inst|reg_2|Q ;
wire [8:0] \inst|reg_3|Q ;
wire [8:0] \inst|reg_A|Q ;
wire [8:0] \inst|BusWires ;


cycloneiv_io_obuf \Done~output (
	.i(\inst|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[8]~output (
	.i(\inst|BusWires [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[7]~output (
	.i(\inst|BusWires [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[6]~output (
	.i(\inst|BusWires [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[5]~output (
	.i(\inst|BusWires [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[4]~output (
	.i(\inst|BusWires [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[3]~output (
	.i(\inst|BusWires [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[2]~output (
	.i(\inst|BusWires [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[1]~output (
	.i(\inst|BusWires [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[0]~output (
	.i(\inst|BusWires [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep|Q~0 (
// Equation(s):
// \inst|Tstep|Q~0_combout  = (!\inst|Tstep|Q [0] & \Resetn~input_o )

	.dataa(\inst|Tstep|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\inst|Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep|Q~0 .lut_mask = 16'h5500;
defparam \inst|Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Tstep|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|Tstep|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep|Q[0] .is_wysiwyg = "true";
defparam \inst|Tstep|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep|Q~1 (
// Equation(s):
// \inst|Tstep|Q~1_combout  = (\Resetn~input_o  & (!\inst|Mux16~0_combout  & (\inst|Tstep|Q [1] $ (\inst|Tstep|Q [0]))))

	.dataa(\Resetn~input_o ),
	.datab(\inst|Tstep|Q [1]),
	.datac(\inst|Tstep|Q [0]),
	.datad(\inst|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst|Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep|Q~1 .lut_mask = 16'h0028;
defparam \inst|Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Tstep|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|Tstep|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep|Q[1] .is_wysiwyg = "true";
defparam \inst|Tstep|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Decoder7~0 (
// Equation(s):
// \inst|Decoder7~0_combout  = (!\inst|Tstep|Q [1] & !\inst|Tstep|Q [0])

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|Tstep|Q [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Decoder7~0 .lut_mask = 16'h1111;
defparam \inst|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[7] (
	.clk(\Clock~input_o ),
	.d(\DIN[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[8] (
	.clk(\Clock~input_o ),
	.d(\DIN[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~0 (
// Equation(s):
// \inst|Mux16~0_combout  = (\inst|Tstep|Q [0] & (!\inst|reg_IR|Q [8] & (\inst|Tstep|Q [1] $ (!\inst|reg_IR|Q [7]))))

	.dataa(\inst|Tstep|Q [0]),
	.datab(\inst|Tstep|Q [1]),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~0 .lut_mask = 16'h0082;
defparam \inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[3] (
	.clk(\Clock~input_o ),
	.d(\DIN[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[4] (
	.clk(\Clock~input_o ),
	.d(\DIN[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[5] (
	.clk(\Clock~input_o ),
	.d(\DIN[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~2 (
// Equation(s):
// \inst|Mux15~2_combout  = (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & (\inst|Mux16~0_combout  & \inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~2 .lut_mask = 16'h8000;
defparam \inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[0] (
	.clk(\Clock~input_o ),
	.d(\DIN[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[6] (
	.clk(\Clock~input_o ),
	.d(\DIN[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~0 (
// Equation(s):
// \inst|Mux17~0_combout  = (\inst|Tstep|Q [1] & (\inst|reg_IR|Q [7])) # (!\inst|Tstep|Q [1] & (!\inst|reg_IR|Q [7] & !\inst|reg_IR|Q [6]))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|reg_IR|Q [7]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~0 .lut_mask = 16'h8899;
defparam \inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~1 (
// Equation(s):
// \inst|Mux17~1_combout  = (!\inst|reg_IR|Q [8] & (\inst|Tstep|Q [1] $ (\inst|Tstep|Q [0])))

	.dataa(gnd),
	.datab(\inst|Tstep|Q [1]),
	.datac(\inst|Tstep|Q [0]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~1 .lut_mask = 16'h003C;
defparam \inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux24~0 (
// Equation(s):
// \inst|Mux24~0_combout  = (\inst|reg_IR|Q [0] & (\inst|Mux17~0_combout  & \inst|Mux17~1_combout ))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|Mux17~0_combout ),
	.datac(\inst|Mux17~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux24~0 .lut_mask = 16'h8080;
defparam \inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~2 (
// Equation(s):
// \inst|Mux9~2_combout  = (\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])

	.dataa(\inst|reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~2 .lut_mask = 16'h00AA;
defparam \inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~2 (
// Equation(s):
// \inst|Mux17~2_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep|Q [0] & (!\inst|Tstep|Q [1] & !\inst|reg_IR|Q [8])))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~2 .lut_mask = 16'h0008;
defparam \inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~3 (
// Equation(s):
// \inst|Mux17~3_combout  = (\inst|Mux17~2_combout  & (!\inst|reg_IR|Q [5] & ((!\inst|Mux17~1_combout ) # (!\inst|Mux17~0_combout ))))

	.dataa(\inst|Mux17~2_combout ),
	.datab(\inst|Mux17~0_combout ),
	.datac(\inst|Mux17~1_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~3 .lut_mask = 16'h002A;
defparam \inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[1] (
	.clk(\Clock~input_o ),
	.d(\DIN[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_IR|Q[2] (
	.clk(\Clock~input_o ),
	.d(\DIN[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~0 (
// Equation(s):
// \inst|Mux18~0_combout  = (!\inst|reg_IR|Q [1] & !\inst|reg_IR|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~0 .lut_mask = 16'h000F;
defparam \inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~1 (
// Equation(s):
// \inst|Mux18~1_combout  = (\inst|Mux24~0_combout  & ((\inst|Mux18~0_combout ) # ((\inst|Mux9~2_combout  & \inst|Mux17~3_combout )))) # (!\inst|Mux24~0_combout  & (\inst|Mux9~2_combout  & (\inst|Mux17~3_combout )))

	.dataa(\inst|Mux24~0_combout ),
	.datab(\inst|Mux9~2_combout ),
	.datac(\inst|Mux17~3_combout ),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~1 .lut_mask = 16'hEAC0;
defparam \inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux23~0 (
// Equation(s):
// \inst|Mux23~0_combout  = (\inst|Mux17~0_combout  & (\inst|Mux17~1_combout  & (\inst|reg_IR|Q [1] & !\inst|reg_IR|Q [0])))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst|Mux17~1_combout ),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_IR|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux23~0 .lut_mask = 16'h0080;
defparam \inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~3 (
// Equation(s):
// \inst|Mux19~3_combout  = (!\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~3 .lut_mask = 16'h0404;
defparam \inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~13 (
// Equation(s):
// \inst|Mux19~13_combout  = (\inst|Mux19~3_combout  & (!\inst|Tstep|Q [1] & (\inst|Tstep|Q [0] & \inst|reg_IR|Q [7])))

	.dataa(\inst|Mux19~3_combout ),
	.datab(\inst|Tstep|Q [1]),
	.datac(\inst|Tstep|Q [0]),
	.datad(\inst|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~13 .lut_mask = 16'h2000;
defparam \inst|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~12 (
// Equation(s):
// \inst|Mux19~12_combout  = (\inst|Mux23~0_combout  & (((\inst|Mux19~13_combout  & !\inst|reg_IR|Q [5])) # (!\inst|reg_IR|Q [2]))) # (!\inst|Mux23~0_combout  & (\inst|Mux19~13_combout  & ((!\inst|reg_IR|Q [5]))))

	.dataa(\inst|Mux23~0_combout ),
	.datab(\inst|Mux19~13_combout ),
	.datac(\inst|reg_IR|Q [2]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~12 .lut_mask = 16'h0ACE;
defparam \inst|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~2 (
// Equation(s):
// \inst|Mux11~2_combout  = (\inst|reg_IR|Q [3] & \inst|reg_IR|Q [4])

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~2 .lut_mask = 16'h8888;
defparam \inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux24~1 (
// Equation(s):
// \inst|Mux24~1_combout  = (\inst|reg_IR|Q [0] & (\inst|Mux17~0_combout  & (\inst|Mux17~1_combout  & \inst|reg_IR|Q [1])))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|Mux17~0_combout ),
	.datac(\inst|Mux17~1_combout ),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux24~1 .lut_mask = 16'h8000;
defparam \inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux20~0 (
// Equation(s):
// \inst|Mux20~0_combout  = (\inst|Mux17~3_combout  & ((\inst|Mux11~2_combout ) # ((\inst|Mux24~1_combout  & !\inst|reg_IR|Q [2])))) # (!\inst|Mux17~3_combout  & (((\inst|Mux24~1_combout  & !\inst|reg_IR|Q [2]))))

	.dataa(\inst|Mux17~3_combout ),
	.datab(\inst|Mux11~2_combout ),
	.datac(\inst|Mux24~1_combout ),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux20~0 .lut_mask = 16'h88F8;
defparam \inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux22~0 (
// Equation(s):
// \inst|Mux22~0_combout  = (\inst|reg_IR|Q [2] & !\inst|reg_IR|Q [1])

	.dataa(\inst|reg_IR|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux22~0 .lut_mask = 16'h00AA;
defparam \inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux21~0 (
// Equation(s):
// \inst|Mux21~0_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux17~2_combout  & ((!\inst|Mux17~1_combout ) # (!\inst|Mux17~0_combout ))))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|Mux17~2_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst|Mux17~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~0 .lut_mask = 16'h0888;
defparam \inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~2 (
// Equation(s):
// \inst|Mux8~2_combout  = (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~2 .lut_mask = 16'h000F;
defparam \inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux23~1 (
// Equation(s):
// \inst|Mux23~1_combout  = (\inst|Mux17~0_combout  & (\inst|Mux17~1_combout  & !\inst|reg_IR|Q [0]))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst|Mux17~1_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux23~1 .lut_mask = 16'h0088;
defparam \inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux21~1 (
// Equation(s):
// \inst|Mux21~1_combout  = (\inst|Mux22~0_combout  & ((\inst|Mux23~1_combout ) # ((\inst|Mux21~0_combout  & \inst|Mux8~2_combout )))) # (!\inst|Mux22~0_combout  & (\inst|Mux21~0_combout  & (\inst|Mux8~2_combout )))

	.dataa(\inst|Mux22~0_combout ),
	.datab(\inst|Mux21~0_combout ),
	.datac(\inst|Mux8~2_combout ),
	.datad(\inst|Mux23~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~1 .lut_mask = 16'hEAC0;
defparam \inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (!\inst|Mux18~1_combout  & (!\inst|Mux19~12_combout  & (!\inst|Mux20~0_combout  & !\inst|Mux21~1_combout )))

	.dataa(\inst|Mux18~1_combout ),
	.datab(\inst|Mux19~12_combout ),
	.datac(\inst|Mux20~0_combout ),
	.datad(\inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = 16'h0001;
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux24~2 (
// Equation(s):
// \inst|Mux24~2_combout  = (\inst|reg_IR|Q [2] & ((\inst|Mux24~1_combout ) # ((\inst|Mux21~0_combout  & \inst|Mux11~2_combout )))) # (!\inst|reg_IR|Q [2] & (\inst|Mux21~0_combout  & (\inst|Mux11~2_combout )))

	.dataa(\inst|reg_IR|Q [2]),
	.datab(\inst|Mux21~0_combout ),
	.datac(\inst|Mux11~2_combout ),
	.datad(\inst|Mux24~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux24~2 .lut_mask = 16'hEAC0;
defparam \inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|DINout~0 (
// Equation(s):
// \inst|DINout~0_combout  = (\inst|Tstep|Q [0] & (\inst|reg_IR|Q [6] & (!\inst|Tstep|Q [1] & !\inst|reg_IR|Q [8])))

	.dataa(\inst|Tstep|Q [0]),
	.datab(\inst|reg_IR|Q [6]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|DINout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DINout~0 .lut_mask = 16'h0008;
defparam \inst|DINout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Gout~0 (
// Equation(s):
// \inst|Gout~0_combout  = (\inst|Tstep|Q [1] & (\inst|reg_IR|Q [7] & (\inst|Tstep|Q [0] & !\inst|reg_IR|Q [8])))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Tstep|Q [0]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Gout~0 .lut_mask = 16'h0080;
defparam \inst|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal11~0 (
// Equation(s):
// \inst|Equal11~0_combout  = (!\inst|Gout~0_combout  & ((\inst|reg_IR|Q [7]) # (!\inst|DINout~0_combout )))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(gnd),
	.datac(\inst|DINout~0_combout ),
	.datad(\inst|Gout~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal11~0 .lut_mask = 16'h00AF;
defparam \inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux23~2 (
// Equation(s):
// \inst|Mux23~2_combout  = (\inst|reg_IR|Q [2] & ((\inst|Mux23~0_combout ) # ((\inst|reg_IR|Q [5] & \inst|Mux19~13_combout )))) # (!\inst|reg_IR|Q [2] & (\inst|reg_IR|Q [5] & (\inst|Mux19~13_combout )))

	.dataa(\inst|reg_IR|Q [2]),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|Mux19~13_combout ),
	.datad(\inst|Mux23~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux23~2 .lut_mask = 16'hEAC0;
defparam \inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~4 (
// Equation(s):
// \inst|Mux17~4_combout  = (\inst|Mux18~0_combout  & ((\inst|Mux23~1_combout ) # ((\inst|Mux17~3_combout  & \inst|Mux8~2_combout )))) # (!\inst|Mux18~0_combout  & (\inst|Mux17~3_combout  & (\inst|Mux8~2_combout )))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst|Mux17~3_combout ),
	.datac(\inst|Mux8~2_combout ),
	.datad(\inst|Mux23~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~4 .lut_mask = 16'hEAC0;
defparam \inst|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~0 (
// Equation(s):
// \inst|Equal4~0_combout  = (\inst|Mux24~2_combout  & (\inst|Equal11~0_combout  & (!\inst|Mux23~2_combout  & !\inst|Mux17~4_combout )))

	.dataa(\inst|Mux24~2_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\inst|Mux23~2_combout ),
	.datad(\inst|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~0 .lut_mask = 16'h0008;
defparam \inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux22~1 (
// Equation(s):
// \inst|Mux22~1_combout  = (\inst|Mux24~0_combout  & ((\inst|Mux22~0_combout ) # ((\inst|Mux9~2_combout  & \inst|Mux21~0_combout )))) # (!\inst|Mux24~0_combout  & (\inst|Mux9~2_combout  & (\inst|Mux21~0_combout )))

	.dataa(\inst|Mux24~0_combout ),
	.datab(\inst|Mux9~2_combout ),
	.datac(\inst|Mux21~0_combout ),
	.datad(\inst|Mux22~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux22~1 .lut_mask = 16'hEAC0;
defparam \inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\inst|reg_0|Q [8] & (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & !\inst|Mux22~1_combout )))

	.dataa(\inst|reg_0|Q [8]),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Equal4~0_combout ),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'h0080;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~2 (
// Equation(s):
// \inst|Mux10~2_combout  = (\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [3] & (\inst|Mux16~0_combout  & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~2 .lut_mask = 16'h0020;
defparam \inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~1 (
// Equation(s):
// \inst|Equal2~1_combout  = (\inst|Equal2~0_combout  & (!\inst|Mux22~1_combout  & (!\inst|Mux24~2_combout  & !\inst|Mux23~2_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Mux22~1_combout ),
	.datac(\inst|Mux24~2_combout ),
	.datad(\inst|Mux23~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~1 .lut_mask = 16'h0002;
defparam \inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal3~0 (
// Equation(s):
// \inst|Equal3~0_combout  = (\inst|Gout~0_combout  & (\inst|Equal2~1_combout  & !\inst|Mux17~4_combout ))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal2~1_combout ),
	.datac(gnd),
	.datad(\inst|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal3~0 .lut_mask = 16'h0088;
defparam \inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|reg_IR|Q [7] & (\inst|reg_IR|Q [6] & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|reg_IR|Q [6]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h0088;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout  = \inst|BusWires [8] $ (((\inst|Tstep|Q [1] & (!\inst|Tstep|Q [0] & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|BusWires [8]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [7] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [7]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'h0080;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~0 (
// Equation(s):
// \inst|Equal6~0_combout  = (\inst|Equal11~0_combout  & (!\inst|Mux24~2_combout  & (!\inst|Mux23~2_combout  & !\inst|Mux17~4_combout )))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Mux24~2_combout ),
	.datac(\inst|Mux23~2_combout ),
	.datad(\inst|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~0 .lut_mask = 16'h0002;
defparam \inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~0 (
// Equation(s):
// \inst|Equal7~0_combout  = (\inst|Equal6~0_combout  & (!\inst|Mux22~1_combout  & !\inst|Mux18~1_combout ))

	.dataa(\inst|Equal6~0_combout ),
	.datab(gnd),
	.datac(\inst|Mux22~1_combout ),
	.datad(\inst|Mux18~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~0 .lut_mask = 16'h000A;
defparam \inst|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~0 (
// Equation(s):
// \inst|Equal9~0_combout  = (\inst|Mux19~12_combout  & (\inst|Equal7~0_combout  & (!\inst|Mux20~0_combout  & !\inst|Mux21~1_combout )))

	.dataa(\inst|Mux19~12_combout ),
	.datab(\inst|Equal7~0_combout ),
	.datac(\inst|Mux20~0_combout ),
	.datad(\inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~0 .lut_mask = 16'h0008;
defparam \inst|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [6] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [6]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'h0080;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [5] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [5]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h0080;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [4] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [4]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'h0080;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [3] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [3]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'h0080;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [2] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [2]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'h0080;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [1] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [1]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'h0080;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_0|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & (\inst|reg_0|Q [0] & !\inst|Mux22~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|reg_0|Q [0]),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'h0080;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Decoder4~0 (
// Equation(s):
// \inst|Decoder4~0_combout  = (\inst|Tstep|Q [1] & !\inst|Tstep|Q [0])

	.dataa(\inst|Tstep|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Tstep|Q [0]),
	.cin(gnd),
	.combout(\inst|Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Decoder4~0 .lut_mask = 16'h00AA;
defparam \inst|Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[0]~10 (
// Equation(s):
// \inst|reg_G|Q[0]~10_cout  = CARRY((\inst|Equal1~0_combout  & \inst|Decoder4~0_combout ))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Decoder4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|reg_G|Q[0]~10_cout ));
// synopsys translate_off
defparam \inst|reg_G|Q[0]~10 .lut_mask = 16'h0088;
defparam \inst|reg_G|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[0]~11 (
// Equation(s):
// \inst|reg_G|Q[0]~11_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & ((\inst|reg_A|Q [0] & (\inst|reg_G|Q[0]~10_cout  & VCC)) # (!\inst|reg_A|Q [0] & (!\inst|reg_G|Q[0]~10_cout )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & ((\inst|reg_A|Q [0] & (!\inst|reg_G|Q[0]~10_cout )) # (!\inst|reg_A|Q [0] & ((\inst|reg_G|Q[0]~10_cout ) # (GND)))))
// \inst|reg_G|Q[0]~12  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & (!\inst|reg_A|Q [0] & !\inst|reg_G|Q[0]~10_cout )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & ((!\inst|reg_G|Q[0]~10_cout ) # 
// (!\inst|reg_A|Q [0]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout ),
	.datab(\inst|reg_A|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[0]~10_cout ),
	.combout(\inst|reg_G|Q[0]~11_combout ),
	.cout(\inst|reg_G|Q[0]~12 ));
// synopsys translate_off
defparam \inst|reg_G|Q[0]~11 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Gin~0 (
// Equation(s):
// \inst|Gin~0_combout  = (\inst|Tstep|Q [1] & (\inst|reg_IR|Q [7] & (!\inst|Tstep|Q [0] & !\inst|reg_IR|Q [8])))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Tstep|Q [0]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Gin~0 .lut_mask = 16'h0008;
defparam \inst|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [0]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [0])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [0])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [0]),
	.datad(\inst|reg_5|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal11~1 (
// Equation(s):
// \inst|Equal11~1_combout  = (\inst|Mux17~4_combout  & (\inst|Equal11~0_combout  & \inst|Equal2~1_combout ))

	.dataa(\inst|Mux17~4_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\inst|Equal2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal11~1 .lut_mask = 16'h8080;
defparam \inst|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal8~0 (
// Equation(s):
// \inst|Equal8~0_combout  = (\inst|Mux20~0_combout  & (\inst|Equal7~0_combout  & (!\inst|Mux19~12_combout  & !\inst|Mux21~1_combout )))

	.dataa(\inst|Mux20~0_combout ),
	.datab(\inst|Equal7~0_combout ),
	.datac(\inst|Mux19~12_combout ),
	.datad(\inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~0 .lut_mask = 16'h0008;
defparam \inst|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~3 (
// Equation(s):
// \inst|Mux11~3_combout  = (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & (\inst|Mux16~0_combout  & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~3 .lut_mask = 16'h0080;
defparam \inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~3 (
// Equation(s):
// \inst|Mux8~3_combout  = (!\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & (\inst|Mux16~0_combout  & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~3 .lut_mask = 16'h0010;
defparam \inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~2 (
// Equation(s):
// \inst|Selector9~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [0]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [0])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [0])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [0]),
	.datad(\inst|reg_7|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal5~0 (
// Equation(s):
// \inst|Equal5~0_combout  = (\inst|Mux23~2_combout  & (\inst|Equal11~0_combout  & !\inst|Mux24~2_combout ))

	.dataa(\inst|Mux23~2_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\inst|Mux24~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~0 .lut_mask = 16'h0808;
defparam \inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal5~1 (
// Equation(s):
// \inst|Equal5~1_combout  = (!\inst|Mux17~4_combout  & (\inst|Equal2~0_combout  & (!\inst|Mux22~1_combout  & \inst|Equal5~0_combout )))

	.dataa(\inst|Mux17~4_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Mux22~1_combout ),
	.datad(\inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~1 .lut_mask = 16'h0400;
defparam \inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~2 (
// Equation(s):
// \inst|Equal2~2_combout  = (\inst|DINout~0_combout  & (\inst|Equal2~1_combout  & (!\inst|reg_IR|Q [7] & !\inst|Mux17~4_combout )))

	.dataa(\inst|DINout~0_combout ),
	.datab(\inst|Equal2~1_combout ),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~2 .lut_mask = 16'h0008;
defparam \inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~2 (
// Equation(s):
// \inst|Mux14~2_combout  = (\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [3] & (\inst|Mux16~0_combout  & \inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~2 .lut_mask = 16'h2000;
defparam \inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~3 (
// Equation(s):
// \inst|Selector9~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [0]) # ((\inst|Equal2~2_combout  & \DIN[0]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[0]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[0]~input_o ),
	.datad(\inst|reg_1|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal10~0 (
// Equation(s):
// \inst|Equal10~0_combout  = (\inst|Mux18~1_combout  & (!\inst|Mux19~12_combout  & (!\inst|Mux20~0_combout  & !\inst|Mux21~1_combout )))

	.dataa(\inst|Mux18~1_combout ),
	.datab(\inst|Mux19~12_combout ),
	.datac(\inst|Mux20~0_combout ),
	.datad(\inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~0 .lut_mask = 16'h0002;
defparam \inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal10~1 (
// Equation(s):
// \inst|Equal10~1_combout  = (\inst|Equal6~0_combout  & (\inst|Equal10~0_combout  & !\inst|Mux22~1_combout ))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Equal10~0_combout ),
	.datac(gnd),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~1 .lut_mask = 16'h0088;
defparam \inst|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~1 (
// Equation(s):
// \inst|Equal6~1_combout  = (\inst|Mux22~1_combout  & (\inst|Equal2~0_combout  & \inst|Equal6~0_combout ))

	.dataa(\inst|Mux22~1_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~1 .lut_mask = 16'h8080;
defparam \inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~2 (
// Equation(s):
// \inst|Mux13~2_combout  = (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & (\inst|Mux16~0_combout  & \inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~2 .lut_mask = 16'h2000;
defparam \inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~3 (
// Equation(s):
// \inst|Mux9~3_combout  = (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & (\inst|Mux16~0_combout  & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~3 .lut_mask = 16'h0020;
defparam \inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_6|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~4 (
// Equation(s):
// \inst|Selector9~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [0]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [0])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [0])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [0]),
	.datad(\inst|reg_6|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~1 (
// Equation(s):
// \inst|Equal7~1_combout  = (\inst|Mux21~1_combout  & (\inst|Equal7~0_combout  & (!\inst|Mux19~12_combout  & !\inst|Mux20~0_combout )))

	.dataa(\inst|Mux21~1_combout ),
	.datab(\inst|Equal7~0_combout ),
	.datac(\inst|Mux19~12_combout ),
	.datad(\inst|Mux20~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~1 .lut_mask = 16'h0008;
defparam \inst|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~2 (
// Equation(s):
// \inst|Mux12~2_combout  = (!\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & (\inst|Mux16~0_combout  & \inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~2 .lut_mask = 16'h1000;
defparam \inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~5 (
// Equation(s):
// \inst|Selector9~5_combout  = (\inst|Selector9~3_combout ) # ((\inst|Selector9~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [0])))

	.dataa(\inst|Selector9~3_combout ),
	.datab(\inst|Selector9~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~6 (
// Equation(s):
// \inst|Selector9~6_combout  = (\inst|Selector9~0_combout ) # ((\inst|Selector9~1_combout ) # ((\inst|Selector9~2_combout ) # (\inst|Selector9~5_combout )))

	.dataa(\inst|Selector9~0_combout ),
	.datab(\inst|Selector9~1_combout ),
	.datac(\inst|Selector9~2_combout ),
	.datad(\inst|Selector9~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~1 (
// Equation(s):
// \inst|Equal4~1_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~0_combout  & !\inst|Mux22~1_combout ))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(gnd),
	.datad(\inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~1 .lut_mask = 16'h0088;
defparam \inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|WideNor1~0 (
// Equation(s):
// \inst|WideNor1~0_combout  = (\inst|Equal4~1_combout ) # ((\inst|Equal9~0_combout ) # ((\inst|Equal5~1_combout ) # (\inst|Equal10~1_combout )))

	.dataa(\inst|Equal4~1_combout ),
	.datab(\inst|Equal9~0_combout ),
	.datac(\inst|Equal5~1_combout ),
	.datad(\inst|Equal10~1_combout ),
	.cin(gnd),
	.combout(\inst|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor1~0 .lut_mask = 16'hFFFE;
defparam \inst|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|WideNor1~1 (
// Equation(s):
// \inst|WideNor1~1_combout  = (\inst|Equal8~0_combout ) # ((\inst|Equal7~1_combout ) # ((\inst|Equal6~1_combout ) # (\inst|WideNor1~0_combout )))

	.dataa(\inst|Equal8~0_combout ),
	.datab(\inst|Equal7~1_combout ),
	.datac(\inst|Equal6~1_combout ),
	.datad(\inst|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\inst|WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor1~1 .lut_mask = 16'hFFFE;
defparam \inst|WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|WideNor1~2 (
// Equation(s):
// \inst|WideNor1~2_combout  = (\inst|Equal3~0_combout ) # ((\inst|Equal11~1_combout ) # ((\inst|Equal2~2_combout ) # (\inst|WideNor1~1_combout )))

	.dataa(\inst|Equal3~0_combout ),
	.datab(\inst|Equal11~1_combout ),
	.datac(\inst|Equal2~2_combout ),
	.datad(\inst|WideNor1~1_combout ),
	.cin(gnd),
	.combout(\inst|WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor1~2 .lut_mask = 16'hFFFE;
defparam \inst|WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[0] (
// Equation(s):
// \inst|BusWires [0] = (\inst|WideNor1~2_combout  & (\inst|Selector9~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [0])))

	.dataa(gnd),
	.datab(\inst|Selector9~6_combout ),
	.datac(\inst|BusWires [0]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [0]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[0] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  = \inst|BusWires [0] $ (((!\inst|Tstep|Q [0] & (\inst|Tstep|Q [1] & \inst|Equal1~0_combout ))))

	.dataa(\inst|BusWires [0]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[1]~13 (
// Equation(s):
// \inst|reg_G|Q[1]~13_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  $ (\inst|reg_A|Q [1] $ (!\inst|reg_G|Q[0]~12 )))) # (GND)
// \inst|reg_G|Q[1]~14  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  & ((\inst|reg_A|Q [1]) # (!\inst|reg_G|Q[0]~12 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  & (\inst|reg_A|Q [1] & !\inst|reg_G|Q[0]~12 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout ),
	.datab(\inst|reg_A|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[0]~12 ),
	.combout(\inst|reg_G|Q[1]~13_combout ),
	.cout(\inst|reg_G|Q[1]~14 ));
// synopsys translate_off
defparam \inst|reg_G|Q[1]~13 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [1]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [1])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [1])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [1]),
	.datad(\inst|reg_5|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~2 (
// Equation(s):
// \inst|Selector8~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [1]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [1])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [1])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [1]),
	.datad(\inst|reg_7|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~3 (
// Equation(s):
// \inst|Selector8~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [1]) # ((\inst|Equal2~2_combout  & \DIN[1]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[1]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[1]~input_o ),
	.datad(\inst|reg_1|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~4 (
// Equation(s):
// \inst|Selector8~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [1]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [1])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [1])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [1]),
	.datad(\inst|reg_6|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~5 (
// Equation(s):
// \inst|Selector8~5_combout  = (\inst|Selector8~3_combout ) # ((\inst|Selector8~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [1])))

	.dataa(\inst|Selector8~3_combout ),
	.datab(\inst|Selector8~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~6 (
// Equation(s):
// \inst|Selector8~6_combout  = (\inst|Selector8~0_combout ) # ((\inst|Selector8~1_combout ) # ((\inst|Selector8~2_combout ) # (\inst|Selector8~5_combout )))

	.dataa(\inst|Selector8~0_combout ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\inst|Selector8~2_combout ),
	.datad(\inst|Selector8~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[1] (
// Equation(s):
// \inst|BusWires [1] = (\inst|WideNor1~2_combout  & (\inst|Selector8~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [1])))

	.dataa(gnd),
	.datab(\inst|Selector8~6_combout ),
	.datac(\inst|BusWires [1]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [1]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[1] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  = \inst|BusWires [1] $ (((!\inst|Tstep|Q [0] & (\inst|Tstep|Q [1] & \inst|Equal1~0_combout ))))

	.dataa(\inst|BusWires [1]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[2]~15 (
// Equation(s):
// \inst|reg_G|Q[2]~15_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & ((\inst|reg_A|Q [2] & (\inst|reg_G|Q[1]~14  & VCC)) # (!\inst|reg_A|Q [2] & (!\inst|reg_G|Q[1]~14 )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & ((\inst|reg_A|Q [2] & (!\inst|reg_G|Q[1]~14 )) # (!\inst|reg_A|Q [2] & ((\inst|reg_G|Q[1]~14 ) # (GND)))))
// \inst|reg_G|Q[2]~16  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & (!\inst|reg_A|Q [2] & !\inst|reg_G|Q[1]~14 )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & ((!\inst|reg_G|Q[1]~14 ) # (!\inst|reg_A|Q [2]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout ),
	.datab(\inst|reg_A|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[1]~14 ),
	.combout(\inst|reg_G|Q[2]~15_combout ),
	.cout(\inst|reg_G|Q[2]~16 ));
// synopsys translate_off
defparam \inst|reg_G|Q[2]~15 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [2]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [2])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [2])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [2]),
	.datad(\inst|reg_5|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~2 (
// Equation(s):
// \inst|Selector7~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [2]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [2])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [2])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [2]),
	.datad(\inst|reg_7|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~3 (
// Equation(s):
// \inst|Selector7~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [2]) # ((\inst|Equal2~2_combout  & \DIN[2]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[2]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[2]~input_o ),
	.datad(\inst|reg_1|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~4 (
// Equation(s):
// \inst|Selector7~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [2]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [2])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [2])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [2]),
	.datad(\inst|reg_6|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~5 (
// Equation(s):
// \inst|Selector7~5_combout  = (\inst|Selector7~3_combout ) # ((\inst|Selector7~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [2])))

	.dataa(\inst|Selector7~3_combout ),
	.datab(\inst|Selector7~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~6 (
// Equation(s):
// \inst|Selector7~6_combout  = (\inst|Selector7~0_combout ) # ((\inst|Selector7~1_combout ) # ((\inst|Selector7~2_combout ) # (\inst|Selector7~5_combout )))

	.dataa(\inst|Selector7~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Selector7~2_combout ),
	.datad(\inst|Selector7~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[2] (
// Equation(s):
// \inst|BusWires [2] = (\inst|WideNor1~2_combout  & (\inst|Selector7~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [2])))

	.dataa(gnd),
	.datab(\inst|Selector7~6_combout ),
	.datac(\inst|BusWires [2]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [2]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[2] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  = \inst|BusWires [2] $ (((!\inst|Tstep|Q [0] & (\inst|Tstep|Q [1] & \inst|Equal1~0_combout ))))

	.dataa(\inst|BusWires [2]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[3]~17 (
// Equation(s):
// \inst|reg_G|Q[3]~17_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  $ (\inst|reg_A|Q [3] $ (!\inst|reg_G|Q[2]~16 )))) # (GND)
// \inst|reg_G|Q[3]~18  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  & ((\inst|reg_A|Q [3]) # (!\inst|reg_G|Q[2]~16 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  & (\inst|reg_A|Q [3] & !\inst|reg_G|Q[2]~16 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout ),
	.datab(\inst|reg_A|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[2]~16 ),
	.combout(\inst|reg_G|Q[3]~17_combout ),
	.cout(\inst|reg_G|Q[3]~18 ));
// synopsys translate_off
defparam \inst|reg_G|Q[3]~17 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [3]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [3])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [3])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [3]),
	.datad(\inst|reg_5|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~2 (
// Equation(s):
// \inst|Selector6~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [3]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [3])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [3])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [3]),
	.datad(\inst|reg_7|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~3 (
// Equation(s):
// \inst|Selector6~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [3]) # ((\inst|Equal2~2_combout  & \DIN[3]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[3]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[3]~input_o ),
	.datad(\inst|reg_1|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~4 (
// Equation(s):
// \inst|Selector6~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [3]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [3])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [3])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [3]),
	.datad(\inst|reg_6|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~5 (
// Equation(s):
// \inst|Selector6~5_combout  = (\inst|Selector6~3_combout ) # ((\inst|Selector6~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [3])))

	.dataa(\inst|Selector6~3_combout ),
	.datab(\inst|Selector6~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~6 (
// Equation(s):
// \inst|Selector6~6_combout  = (\inst|Selector6~0_combout ) # ((\inst|Selector6~1_combout ) # ((\inst|Selector6~2_combout ) # (\inst|Selector6~5_combout )))

	.dataa(\inst|Selector6~0_combout ),
	.datab(\inst|Selector6~1_combout ),
	.datac(\inst|Selector6~2_combout ),
	.datad(\inst|Selector6~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[3] (
// Equation(s):
// \inst|BusWires [3] = (\inst|WideNor1~2_combout  & (\inst|Selector6~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [3])))

	.dataa(gnd),
	.datab(\inst|Selector6~6_combout ),
	.datac(\inst|BusWires [3]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [3]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[3] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  = \inst|BusWires [3] $ (((!\inst|Tstep|Q [0] & (\inst|Tstep|Q [1] & \inst|Equal1~0_combout ))))

	.dataa(\inst|BusWires [3]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[4]~19 (
// Equation(s):
// \inst|reg_G|Q[4]~19_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((\inst|reg_A|Q [4] & (\inst|reg_G|Q[3]~18  & VCC)) # (!\inst|reg_A|Q [4] & (!\inst|reg_G|Q[3]~18 )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((\inst|reg_A|Q [4] & (!\inst|reg_G|Q[3]~18 )) # (!\inst|reg_A|Q [4] & ((\inst|reg_G|Q[3]~18 ) # (GND)))))
// \inst|reg_G|Q[4]~20  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & (!\inst|reg_A|Q [4] & !\inst|reg_G|Q[3]~18 )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((!\inst|reg_G|Q[3]~18 ) # (!\inst|reg_A|Q [4]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ),
	.datab(\inst|reg_A|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[3]~18 ),
	.combout(\inst|reg_G|Q[4]~19_combout ),
	.cout(\inst|reg_G|Q[4]~20 ));
// synopsys translate_off
defparam \inst|reg_G|Q[4]~19 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [4]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [4])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [4])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [4]),
	.datad(\inst|reg_5|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~2 (
// Equation(s):
// \inst|Selector5~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [4]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [4])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [4])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [4]),
	.datad(\inst|reg_7|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~3 (
// Equation(s):
// \inst|Selector5~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [4]) # ((\inst|Equal2~2_combout  & \DIN[4]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[4]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[4]~input_o ),
	.datad(\inst|reg_1|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~4 (
// Equation(s):
// \inst|Selector5~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [4]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [4])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [4])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [4]),
	.datad(\inst|reg_6|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~5 (
// Equation(s):
// \inst|Selector5~5_combout  = (\inst|Selector5~3_combout ) # ((\inst|Selector5~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [4])))

	.dataa(\inst|Selector5~3_combout ),
	.datab(\inst|Selector5~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~6 (
// Equation(s):
// \inst|Selector5~6_combout  = (\inst|Selector5~0_combout ) # ((\inst|Selector5~1_combout ) # ((\inst|Selector5~2_combout ) # (\inst|Selector5~5_combout )))

	.dataa(\inst|Selector5~0_combout ),
	.datab(\inst|Selector5~1_combout ),
	.datac(\inst|Selector5~2_combout ),
	.datad(\inst|Selector5~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[4] (
// Equation(s):
// \inst|BusWires [4] = (\inst|WideNor1~2_combout  & (\inst|Selector5~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [4])))

	.dataa(gnd),
	.datab(\inst|Selector5~6_combout ),
	.datac(\inst|BusWires [4]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [4]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[4] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  = \inst|BusWires [4] $ (((!\inst|Tstep|Q [0] & (\inst|Tstep|Q [1] & \inst|Equal1~0_combout ))))

	.dataa(\inst|BusWires [4]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|Tstep|Q [1]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[5]~21 (
// Equation(s):
// \inst|reg_G|Q[5]~21_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  $ (\inst|reg_A|Q [5] $ (!\inst|reg_G|Q[4]~20 )))) # (GND)
// \inst|reg_G|Q[5]~22  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  & ((\inst|reg_A|Q [5]) # (!\inst|reg_G|Q[4]~20 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  & (\inst|reg_A|Q [5] & !\inst|reg_G|Q[4]~20 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout ),
	.datab(\inst|reg_A|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[4]~20 ),
	.combout(\inst|reg_G|Q[5]~21_combout ),
	.cout(\inst|reg_G|Q[5]~22 ));
// synopsys translate_off
defparam \inst|reg_G|Q[5]~21 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [5]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [5])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [5])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [5]),
	.datad(\inst|reg_5|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~2 (
// Equation(s):
// \inst|Selector4~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [5]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [5])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [5])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [5]),
	.datad(\inst|reg_7|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~3 (
// Equation(s):
// \inst|Selector4~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [5]) # ((\inst|Equal2~2_combout  & \DIN[5]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[5]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[5]~input_o ),
	.datad(\inst|reg_1|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~4 (
// Equation(s):
// \inst|Selector4~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [5]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [5])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [5])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [5]),
	.datad(\inst|reg_6|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~5 (
// Equation(s):
// \inst|Selector4~5_combout  = (\inst|Selector4~3_combout ) # ((\inst|Selector4~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [5])))

	.dataa(\inst|Selector4~3_combout ),
	.datab(\inst|Selector4~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~6 (
// Equation(s):
// \inst|Selector4~6_combout  = (\inst|Selector4~0_combout ) # ((\inst|Selector4~1_combout ) # ((\inst|Selector4~2_combout ) # (\inst|Selector4~5_combout )))

	.dataa(\inst|Selector4~0_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector4~2_combout ),
	.datad(\inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[5] (
// Equation(s):
// \inst|BusWires [5] = (\inst|WideNor1~2_combout  & (\inst|Selector4~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [5])))

	.dataa(gnd),
	.datab(\inst|Selector4~6_combout ),
	.datac(\inst|BusWires [5]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [5]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[5] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  = \inst|BusWires [5] $ (((\inst|Tstep|Q [1] & (!\inst|Tstep|Q [0] & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|BusWires [5]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[6]~23 (
// Equation(s):
// \inst|reg_G|Q[6]~23_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & ((\inst|reg_A|Q [6] & (\inst|reg_G|Q[5]~22  & VCC)) # (!\inst|reg_A|Q [6] & (!\inst|reg_G|Q[5]~22 )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & ((\inst|reg_A|Q [6] & (!\inst|reg_G|Q[5]~22 )) # (!\inst|reg_A|Q [6] & ((\inst|reg_G|Q[5]~22 ) # (GND)))))
// \inst|reg_G|Q[6]~24  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & (!\inst|reg_A|Q [6] & !\inst|reg_G|Q[5]~22 )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & ((!\inst|reg_G|Q[5]~22 ) # (!\inst|reg_A|Q [6]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout ),
	.datab(\inst|reg_A|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[5]~22 ),
	.combout(\inst|reg_G|Q[6]~23_combout ),
	.cout(\inst|reg_G|Q[6]~24 ));
// synopsys translate_off
defparam \inst|reg_G|Q[6]~23 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [6]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [6])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [6])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [6]),
	.datad(\inst|reg_5|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~2 (
// Equation(s):
// \inst|Selector3~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [6]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [6])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [6])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [6]),
	.datad(\inst|reg_7|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~3 (
// Equation(s):
// \inst|Selector3~3_combout  = (\inst|Equal5~1_combout  & ((\inst|reg_1|Q [6]) # ((\inst|Equal2~2_combout  & \DIN[6]~input_o )))) # (!\inst|Equal5~1_combout  & (\inst|Equal2~2_combout  & (\DIN[6]~input_o )))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|Equal2~2_combout ),
	.datac(\DIN[6]~input_o ),
	.datad(\inst|reg_1|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~4 (
// Equation(s):
// \inst|Selector3~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [6]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [6])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [6])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [6]),
	.datad(\inst|reg_6|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~5 (
// Equation(s):
// \inst|Selector3~5_combout  = (\inst|Selector3~3_combout ) # ((\inst|Selector3~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [6])))

	.dataa(\inst|Selector3~3_combout ),
	.datab(\inst|Selector3~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~6 (
// Equation(s):
// \inst|Selector3~6_combout  = (\inst|Selector3~0_combout ) # ((\inst|Selector3~1_combout ) # ((\inst|Selector3~2_combout ) # (\inst|Selector3~5_combout )))

	.dataa(\inst|Selector3~0_combout ),
	.datab(\inst|Selector3~1_combout ),
	.datac(\inst|Selector3~2_combout ),
	.datad(\inst|Selector3~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[6] (
// Equation(s):
// \inst|BusWires [6] = (\inst|WideNor1~2_combout  & (\inst|Selector3~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [6])))

	.dataa(gnd),
	.datab(\inst|Selector3~6_combout ),
	.datac(\inst|BusWires [6]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [6]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[6] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  = \inst|BusWires [6] $ (((\inst|Tstep|Q [1] & (!\inst|Tstep|Q [0] & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|BusWires [6]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[7]~25 (
// Equation(s):
// \inst|reg_G|Q[7]~25_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  $ (\inst|reg_A|Q [7] $ (!\inst|reg_G|Q[6]~24 )))) # (GND)
// \inst|reg_G|Q[7]~26  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  & ((\inst|reg_A|Q [7]) # (!\inst|reg_G|Q[6]~24 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  & (\inst|reg_A|Q [7] & !\inst|reg_G|Q[6]~24 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout ),
	.datab(\inst|reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[6]~24 ),
	.combout(\inst|reg_G|Q[7]~25_combout ),
	.cout(\inst|reg_G|Q[7]~26 ));
// synopsys translate_off
defparam \inst|reg_G|Q[7]~25 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = (\inst|Equal9~0_combout  & ((\inst|reg_5|Q [7]) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [7])))) # (!\inst|Equal9~0_combout  & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [7])))

	.dataa(\inst|Equal9~0_combout ),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [7]),
	.datad(\inst|reg_5|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~2 (
// Equation(s):
// \inst|Selector2~2_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [7]) # ((\inst|Equal8~0_combout  & \inst|reg_4|Q [7])))) # (!\inst|Equal11~1_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [7])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [7]),
	.datad(\inst|reg_7|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~3 (
// Equation(s):
// \inst|Selector2~3_combout  = (\DIN[7]~input_o  & ((\inst|Equal2~2_combout ) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [7])))) # (!\DIN[7]~input_o  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [7])))

	.dataa(\DIN[7]~input_o ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [7]),
	.datad(\inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~4 (
// Equation(s):
// \inst|Selector2~4_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [7]) # ((\inst|Equal6~1_combout  & \inst|reg_2|Q [7])))) # (!\inst|Equal10~1_combout  & (\inst|Equal6~1_combout  & (\inst|reg_2|Q [7])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|reg_2|Q [7]),
	.datad(\inst|reg_6|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~5 (
// Equation(s):
// \inst|Selector2~5_combout  = (\inst|Selector2~3_combout ) # ((\inst|Selector2~4_combout ) # ((\inst|Equal7~1_combout  & \inst|reg_3|Q [7])))

	.dataa(\inst|Selector2~3_combout ),
	.datab(\inst|Selector2~4_combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|reg_3|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~6 (
// Equation(s):
// \inst|Selector2~6_combout  = (\inst|Selector2~0_combout ) # ((\inst|Selector2~1_combout ) # ((\inst|Selector2~2_combout ) # (\inst|Selector2~5_combout )))

	.dataa(\inst|Selector2~0_combout ),
	.datab(\inst|Selector2~1_combout ),
	.datac(\inst|Selector2~2_combout ),
	.datad(\inst|Selector2~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[7] (
// Equation(s):
// \inst|BusWires [7] = (\inst|WideNor1~2_combout  & (\inst|Selector2~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [7])))

	.dataa(gnd),
	.datab(\inst|Selector2~6_combout ),
	.datac(\inst|BusWires [7]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [7]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[7] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  = \inst|BusWires [7] $ (((\inst|Tstep|Q [1] & (!\inst|Tstep|Q [0] & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep|Q [1]),
	.datab(\inst|Tstep|Q [0]),
	.datac(\inst|BusWires [7]),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[8]~27 (
// Equation(s):
// \inst|reg_G|Q[8]~27_combout  = \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout  $ (\inst|reg_A|Q [8] $ (\inst|reg_G|Q[7]~26 ))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout ),
	.datab(\inst|reg_A|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|reg_G|Q[7]~26 ),
	.combout(\inst|reg_G|Q[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|reg_G|Q[8]~27 .lut_mask = 16'h9696;
defparam \inst|reg_G|Q[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|reg_G|Q[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = (\inst|reg_5|Q [8] & ((\inst|Equal9~0_combout ) # ((\inst|Equal3~0_combout  & \inst|reg_G|Q [8])))) # (!\inst|reg_5|Q [8] & (\inst|Equal3~0_combout  & (\inst|reg_G|Q [8])))

	.dataa(\inst|reg_5|Q [8]),
	.datab(\inst|Equal3~0_combout ),
	.datac(\inst|reg_G|Q [8]),
	.datad(\inst|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_4|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~2 (
// Equation(s):
// \inst|Selector1~2_combout  = (\inst|reg_7|Q [8] & ((\inst|Equal11~1_combout ) # ((\inst|reg_4|Q [8] & \inst|Equal8~0_combout )))) # (!\inst|reg_7|Q [8] & (\inst|reg_4|Q [8] & (\inst|Equal8~0_combout )))

	.dataa(\inst|reg_7|Q [8]),
	.datab(\inst|reg_4|Q [8]),
	.datac(\inst|Equal8~0_combout ),
	.datad(\inst|Equal11~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~3 (
// Equation(s):
// \inst|Selector1~3_combout  = (\DIN[8]~input_o  & ((\inst|Equal2~2_combout ) # ((\inst|reg_1|Q [8] & \inst|Equal5~1_combout )))) # (!\DIN[8]~input_o  & (\inst|reg_1|Q [8] & (\inst|Equal5~1_combout )))

	.dataa(\DIN[8]~input_o ),
	.datab(\inst|reg_1|Q [8]),
	.datac(\inst|Equal5~1_combout ),
	.datad(\inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_6|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_2|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~4 (
// Equation(s):
// \inst|Selector1~4_combout  = (\inst|reg_6|Q [8] & ((\inst|Equal10~1_combout ) # ((\inst|reg_2|Q [8] & \inst|Equal6~1_combout )))) # (!\inst|reg_6|Q [8] & (\inst|reg_2|Q [8] & (\inst|Equal6~1_combout )))

	.dataa(\inst|reg_6|Q [8]),
	.datab(\inst|reg_2|Q [8]),
	.datac(\inst|Equal6~1_combout ),
	.datad(\inst|Equal10~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~5 (
// Equation(s):
// \inst|Selector1~5_combout  = (\inst|Selector1~3_combout ) # ((\inst|Selector1~4_combout ) # ((\inst|reg_3|Q [8] & \inst|Equal7~1_combout )))

	.dataa(\inst|Selector1~3_combout ),
	.datab(\inst|Selector1~4_combout ),
	.datac(\inst|reg_3|Q [8]),
	.datad(\inst|Equal7~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~6 (
// Equation(s):
// \inst|Selector1~6_combout  = (\inst|Selector1~0_combout ) # ((\inst|Selector1~1_combout ) # ((\inst|Selector1~2_combout ) # (\inst|Selector1~5_combout )))

	.dataa(\inst|Selector1~0_combout ),
	.datab(\inst|Selector1~1_combout ),
	.datac(\inst|Selector1~2_combout ),
	.datad(\inst|Selector1~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWires[8] (
// Equation(s):
// \inst|BusWires [8] = (\inst|WideNor1~2_combout  & (\inst|Selector1~6_combout )) # (!\inst|WideNor1~2_combout  & ((\inst|BusWires [8])))

	.dataa(gnd),
	.datab(\inst|Selector1~6_combout ),
	.datac(\inst|BusWires [8]),
	.datad(\inst|WideNor1~2_combout ),
	.cin(gnd),
	.combout(\inst|BusWires [8]),
	.cout());
// synopsys translate_off
defparam \inst|BusWires[8] .lut_mask = 16'hCCF0;
defparam \inst|BusWires[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

assign Done = \Done~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

endmodule
