// Seed: 3096416694
module module_0;
  parameter id_1 = -1'd0 + 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output wand id_2
    , id_6,
    input wire id_3,
    input tri1 id_4
);
  logic id_7;
  ;
  or primCall (id_1, id_3, id_4, id_6, id_7, id_8);
  wire id_8;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output tri1 id_1;
  buf primCall (id_1, id_3);
  wire [1 'b0 : id_2] id_3;
  module_0 modCall_1 ();
  assign id_1 = -1'd0;
  assign id_3 = id_3;
  wire id_4;
  wire id_5;
endmodule
