
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.44

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.09 source latency main_reg[9]$_SDFFE_PN0P_/CK ^
  -0.09 target latency shadow_reg[9]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: main_reg[31]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[31]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.68    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   25.25    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     8   12.98    0.01    0.04    0.09 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.09 ^ main_reg[31]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.76    0.01    0.10    0.18 ^ main_reg[31]$_SDFFE_PN0P_/Q (DFF_X1)
                                         main_reg[31] (net)
                  0.01    0.00    0.18 ^ _403_/B (MUX2_X1)
     1    1.13    0.01    0.03    0.22 ^ _403_/Z (MUX2_X1)
                                         _164_ (net)
                  0.01    0.00    0.22 ^ _404_/A2 (AND2_X1)
     1    1.31    0.01    0.03    0.25 ^ _404_/ZN (AND2_X1)
                                         _056_ (net)
                  0.01    0.00    0.25 ^ shadow_reg[31]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.68    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   25.25    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
    10   14.01    0.01    0.04    0.09 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.01    0.00    0.09 ^ shadow_reg[31]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.09   clock reconvergence pessimism
                          0.01    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.76    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ _426_/A (CLKBUF_X3)
     5   18.67    0.02    0.04    0.24 ^ _426_/Z (CLKBUF_X3)
                                         _179_ (net)
                  0.02    0.00    0.24 ^ _449_/A (BUF_X4)
    10   26.06    0.02    0.03    0.27 ^ _449_/Z (BUF_X4)
                                         _182_ (net)
                  0.02    0.00    0.28 ^ _450_/S (MUX2_X1)
     1    1.40    0.01    0.06    0.34 v _450_/Z (MUX2_X1)
                                         net85 (net)
                  0.01    0.00    0.34 v output85/A (BUF_X1)
     1    0.34    0.00    0.02    0.36 v output85/Z (BUF_X1)
                                         main_data_out[28] (net)
                  0.00    0.00    0.36 v main_data_out[28] (out)
                                  0.36   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.76    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ _426_/A (CLKBUF_X3)
     5   18.67    0.02    0.04    0.24 ^ _426_/Z (CLKBUF_X3)
                                         _179_ (net)
                  0.02    0.00    0.24 ^ _449_/A (BUF_X4)
    10   26.06    0.02    0.03    0.27 ^ _449_/Z (BUF_X4)
                                         _182_ (net)
                  0.02    0.00    0.28 ^ _450_/S (MUX2_X1)
     1    1.40    0.01    0.06    0.34 v _450_/Z (MUX2_X1)
                                         net85 (net)
                  0.01    0.00    0.34 v output85/A (BUF_X1)
     1    0.34    0.00    0.02    0.36 v output85/Z (BUF_X1)
                                         main_data_out[28] (net)
                  0.00    0.00    0.36 v main_data_out[28] (out)
                                  0.36   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17517177760601044

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8823

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
55.230777740478516

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.72999954223633

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9094

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shadow_reg[15]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ shadow_reg[15]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.18 v shadow_reg[15]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.24 v _342_/Z (MUX2_X1)
   0.06    0.29 v _343_/Z (MUX2_X1)
   0.03    0.32 v _344_/ZN (AND2_X1)
   0.00    0.32 v shadow_reg[15]$_SDFFE_PN0P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    1.09 ^ shadow_reg[15]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.09   clock reconvergence pessimism
  -0.03    1.06   library setup time
           1.06   data required time
---------------------------------------------------------
           1.06   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[31]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[31]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ main_reg[31]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.18 ^ main_reg[31]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.22 ^ _403_/Z (MUX2_X1)
   0.03    0.25 ^ _404_/ZN (AND2_X1)
   0.00    0.25 ^ shadow_reg[31]$_SDFFE_PN0P_/D (DFF_X1)
           0.25   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ shadow_reg[31]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.09   clock reconvergence pessimism
   0.01    0.10   library hold time
           0.10   data required time
---------------------------------------------------------
           0.10   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0875

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0887

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.3607

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4393

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
121.790962

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.07e-04   1.55e-05   4.99e-06   4.27e-04  47.7%
Combinational          1.28e-04   5.83e-05   1.04e-05   1.97e-04  22.0%
Clock                  1.11e-04   1.60e-04   4.01e-07   2.72e-04  30.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.47e-04   2.34e-04   1.58e-05   8.96e-04 100.0%
                          72.2%      26.1%       1.8%
