\subsection{lms\+\_\+ctr.\+vhd}
\label{lms__ctr_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/lms\+\_\+ctr/synthesis/lms\+\_\+ctr.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/lms\+\_\+ctr/synthesis/lms\+\_\+ctr.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- lms\_ctr.vhd}
00002 
00003 \textcolor{keyword}{-- Generated using ACDS version 15.1 193}
00004 
00005 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{IEEE};
00006 \textcolor{vhdlkeyword}{use }IEEE.std\_logic\_1164.\textcolor{keywordflow}{all};
00007 \textcolor{vhdlkeyword}{use }IEEE.numeric\_std.\textcolor{keywordflow}{all};
00008 
00009 \textcolor{keywordflow}{entity }lms_ctr \textcolor{keywordflow}{is}
00010     \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00011         \textcolor{vhdlchar}{clk_clk}                                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --                              clk.clk}
00012         \textcolor{vhdlchar}{exfifo_if_d_export}                      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};\textcolor{keyword}{
       --                      exfifo\_if\_d.export}
00013         \textcolor{vhdlchar}{exfifo_if_rd_export}                     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                     exfifo\_if\_rd.export}
00014         \textcolor{vhdlchar}{exfifo_if_rdempty_export}                \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --                exfifo\_if\_rdempty.export}
00015         \textcolor{vhdlchar}{exfifo_of_d_export}                      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                   
       --                      exfifo\_of\_d.export}
00016         \textcolor{vhdlchar}{exfifo_of_wr_export}                     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                     exfifo\_of\_wr.export}
00017         \textcolor{vhdlchar}{exfifo_of_wrfull_export}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --                 exfifo\_of\_wrfull.export}
00018         \textcolor{vhdlchar}{exfifo_rst_export}                       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                       exfifo\_rst.export}
00019         \textcolor{vhdlchar}{leds_external_connection_export}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    
       --         leds\_external\_connection.export}
00020         \textcolor{vhdlchar}{lms_ctr_gpio_external_connection_export} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    
       -- lms\_ctr\_gpio\_external\_connection.export}
00021         \textcolor{vhdlchar}{scl_exp_export}                          \textcolor{vhdlchar}{:} \textcolor{keywordflow}{inout} \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --                          scl\_exp.export}
00022         \textcolor{vhdlchar}{sda_exp_export}                          \textcolor{vhdlchar}{:} \textcolor{keywordflow}{inout} \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --                          sda\_exp.export}
00023         \textcolor{vhdlchar}{spi_1_adf_external_MISO}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --               spi\_1\_adf\_external.MISO}
00024         \textcolor{vhdlchar}{spi_1_adf_external_MOSI}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .MOSI}
00025         \textcolor{vhdlchar}{spi_1_adf_external_SCLK}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .SCLK}
00026         \textcolor{vhdlchar}{spi_1_adf_external_SS_n}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .SS\_n}
00027         \textcolor{vhdlchar}{spi_1_dac_external_MISO}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --               spi\_1\_dac\_external.MISO}
00028         \textcolor{vhdlchar}{spi_1_dac_external_MOSI}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .MOSI}
00029         \textcolor{vhdlchar}{spi_1_dac_external_SCLK}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .SCLK}
00030         \textcolor{vhdlchar}{spi_1_dac_external_SS_n}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .SS\_n}
00031         \textcolor{vhdlchar}{spi_lms_external_MISO}                   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{            
       --                 spi\_lms\_external.MISO}
00032         \textcolor{vhdlchar}{spi_lms_external_MOSI}                   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .MOSI}
00033         \textcolor{vhdlchar}{spi_lms_external_SCLK}                   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};\textcolor{keyword}{                                       
       --                                 .SCLK}
00034         \textcolor{vhdlchar}{spi_lms_external_SS_n}                   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    
       --                                 .SS\_n}
00035         \textcolor{vhdlchar}{switch_external_connection_export}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{keyword}{ 
       --       switch\_external\_connection.export}
00036     \textcolor{vhdlchar}{)};
00037 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{lms\_ctr};
00038 
00039 \textcolor{keywordflow}{architecture} rtl \textcolor{keywordflow}{of} lms_ctr is
00040     \textcolor{keywordflow}{component} avfifo \textcolor{keywordflow}{is}
00041         \textcolor{keywordflow}{generic} (
00042             width : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32}
00043         );
00044         \textcolor{keywordflow}{port} (
00045             clk            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00046             address        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00047             chipselect     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00048             write          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write}
00049             writedata      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00050             read           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- read}
00051             readdata       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00052             rsi_nrst       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00053             coe_if_d       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- export}
00054             coe_if_rd      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00055             coe_of_wrfull  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- export}
00056             coe_of_wr      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00057             coe_of_d       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- export}
00058             coe_if_rdempty : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- export}
00059             coe_fifo_rst   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         -- export}
00060         );
00061     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{avfifo};
00062 
00063     \textcolor{keywordflow}{component} i2c\_opencores \textcolor{keywordflow}{is}
00064         \textcolor{keywordflow}{port} (
00065             wb\_clk\_i   : \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                    := 'X';             \textcolor{keyword}{-- clk}
00066             wb\_rst\_i   : \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                    := 'X';             \textcolor{keyword}{-- reset}
00067             scl\_pad\_io : \textcolor{keywordflow}{inout} \textcolor{comment}{std\_logic}                    := 'X';             \textcolor{keyword}{-- export}
00068             sda\_pad\_io : \textcolor{keywordflow}{inout} \textcolor{comment}{std\_logic}                    := 'X';             \textcolor{keyword}{-- export}
00069             wb\_adr\_i   : \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00070             wb\_dat\_i   : \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00071             wb\_dat\_o   : \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00072             wb\_we\_i    : \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                    := 'X';             \textcolor{keyword}{-- write}
00073             wb\_stb\_i   : \textcolor{keywordflow}{in}    \textcolor{comment}{std\_logic}                    := 'X';             \textcolor{keyword}{-- chipselect}
00074             wb\_ack\_o   : \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic};                                       \textcolor{keyword}{-- waitrequest\_n}
00075             wb\_inta\_o  : \textcolor{keywordflow}{out}   \textcolor{comment}{std\_logic}\textcolor{keyword}{                                        -- irq}
00076         );
00077     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{i2c_opencores};
00078 
00079     \textcolor{keywordflow}{component} lms\_ctr\_leds \textcolor{keywordflow}{is}
00080         \textcolor{keywordflow}{port} (
00081             clk        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00082             reset\_n    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00083             address    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00084             write\_n    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write\_n}
00085             writedata  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00086             chipselect : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00087             readdata   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00088             out\_port   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{                      -- export}
00089         );
00090     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_leds};
00091 
00092     \textcolor{keywordflow}{component} lms\_ctr\_lms\_ctr\_gpio \textcolor{keywordflow}{is}
00093         \textcolor{keywordflow}{port} (
00094             clk        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00095             reset\_n    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00096             address    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00097             write\_n    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write\_n}
00098             writedata  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00099             chipselect : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00100             readdata   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00101             out\_port   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{                      -- export}
00102         );
00103     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_lms_ctr_gpio};
00104 
00105     \textcolor{keywordflow}{component} lms\_ctr\_nios2\_cpu \textcolor{keywordflow}{is}
00106         \textcolor{keywordflow}{port} (
00107             clk                                 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       clk}
00108             reset\_n                             : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       reset\_n}
00109             reset\_req                           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       reset\_req}
00110             d\_address                           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       address}
00111             d\_byteenable                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{--
       byteenable}
00112             d\_read                              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       read}
00113             d\_readdata                          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       readdata}
00114             d\_waitrequest                       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       waitrequest}
00115             d\_write                             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       write}
00116             d\_writedata                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       writedata}
00117             debug\_mem\_slave\_debugaccess\_to\_roms : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       debugaccess}
00118             i\_address                           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       address}
00119             i\_read                              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       read}
00120             i\_readdata                          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       readdata}
00121             i\_waitrequest                       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       waitrequest}
00122             irq                                 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       irq}
00123             debug\_reset\_request                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       reset}
00124             debug\_mem\_slave\_address             : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       address}
00125             debug\_mem\_slave\_byteenable          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       byteenable}
00126             debug\_mem\_slave\_debugaccess         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       debugaccess}
00127             debug\_mem\_slave\_read                : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       read}
00128             debug\_mem\_slave\_readdata            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       readdata}
00129             debug\_mem\_slave\_waitrequest         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       waitrequest}
00130             debug\_mem\_slave\_write               : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       write}
00131             debug\_mem\_slave\_writedata           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       writedata}
00132             E\_ci\_result                         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       result}
00133             D\_ci\_a                              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{--
       a}
00134             D\_ci\_b                              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{--
       b}
00135             D\_ci\_c                              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{--
       c}
00136             D\_ci\_n                              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{--
       n}
00137             D\_ci\_readra                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       readra}
00138             D\_ci\_readrb                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       readrb}
00139             D\_ci\_writerc                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       writerc}
00140             E\_ci\_dataa                          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       dataa}
00141             E\_ci\_datab                          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       datab}
00142             E\_ci\_multi\_clock                    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       clk}
00143             E\_ci\_multi\_reset                    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       reset}
00144             E\_ci\_multi\_reset\_req                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       reset\_req}
00145             W\_ci\_estatus                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{--
       estatus}
00146             W\_ci\_ipending                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{                     --
       ipending}
00147         );
00148     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_nios2_cpu};
00149 
00150     \textcolor{keywordflow}{component} bitswap\_qsys \textcolor{keywordflow}{is}
00151         \textcolor{keywordflow}{port} (
00152             dataa  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- dataa}
00153             datab  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- datab}
00154             result : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{                     -- result}
00155         );
00156     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{bitswap_qsys};
00157 
00158     \textcolor{keywordflow}{component} lms\_ctr\_oc\_mem \textcolor{keywordflow}{is}
00159         \textcolor{keywordflow}{port} (
00160             clk        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00161             address    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00162             clken      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clken}
00163             chipselect : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00164             write      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write}
00165             readdata   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00166             writedata  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00167             byteenable : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- byteenable}
00168             reset      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset}
00169             reset\_req  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'              \textcolor{keyword}{-- reset\_req}
00170         );
00171     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_oc_mem};
00172 
00173     \textcolor{keywordflow}{component} lms\_ctr\_spi\_1\_ADF \textcolor{keywordflow}{is}
00174         \textcolor{keywordflow}{port} (
00175             clk           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00176             reset\_n       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00177             data\_from\_cpu : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00178             data\_to\_cpu   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00179             mem\_addr      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00180             read\_n        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- read\_n}
00181             spi\_select    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00182             write\_n       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write\_n}
00183             irq           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- irq}
00184             MISO          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- export}
00185             MOSI          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00186             SCLK          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00187             SS\_n          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         -- export}
00188         );
00189     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_spi_1_ADF};
00190 
00191     \textcolor{keywordflow}{component} lms\_ctr\_spi\_1\_DAC \textcolor{keywordflow}{is}
00192         \textcolor{keywordflow}{port} (
00193             clk           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00194             reset\_n       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00195             data\_from\_cpu : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00196             data\_to\_cpu   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00197             mem\_addr      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00198             read\_n        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- read\_n}
00199             spi\_select    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00200             write\_n       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write\_n}
00201             irq           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- irq}
00202             MISO          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- export}
00203             MOSI          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00204             SCLK          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00205             SS\_n          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         -- export}
00206         );
00207     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_spi_1_DAC};
00208 
00209     \textcolor{keywordflow}{component} lms\_ctr\_spi\_lms \textcolor{keywordflow}{is}
00210         \textcolor{keywordflow}{port} (
00211             clk           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00212             reset\_n       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00213             data\_from\_cpu : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- writedata}
00214             data\_to\_cpu   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00215             mem\_addr      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00216             read\_n        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- read\_n}
00217             spi\_select    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- chipselect}
00218             write\_n       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- write\_n}
00219             irq           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- irq}
00220             MISO          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- export}
00221             MOSI          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00222             SCLK          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- export}
00223             SS\_n          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{                      -- export}
00224         );
00225     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_spi_lms};
00226 
00227     \textcolor{keywordflow}{component} lms\_ctr\_switch \textcolor{keywordflow}{is}
00228         \textcolor{keywordflow}{port} (
00229             clk      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00230             reset\_n  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00231             address  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- address}
00232             readdata : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- readdata}
00233             in\_port  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X')\textcolor{keyword}{  -- export}
00234         );
00235     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_switch};
00236 
00237     \textcolor{keywordflow}{component} lms\_ctr\_sysid\_qsys\_0 \textcolor{keywordflow}{is}
00238         \textcolor{keywordflow}{port} (
00239             clock    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- clk}
00240             reset\_n  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- reset\_n}
00241             readdata : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});        \textcolor{keyword}{-- readdata}
00242             address  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'  \textcolor{keyword}{-- address}
00243         );
00244     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_sysid_qsys_0};
00245 
00246     \textcolor{keywordflow}{component} altera\_customins\_master\_translator \textcolor{keywordflow}{is}
00247         \textcolor{keywordflow}{generic} (
00248             SHARED\_COMB\_AND\_MULTI : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}
00249         );
00250         \textcolor{keywordflow}{port} (
00251             ci\_slave\_dataa            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- dataa}
00252             ci\_slave\_datab            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- datab}
00253             ci\_slave\_result           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- result}
00254             ci\_slave\_n                : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- n}
00255             ci\_slave\_readra           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readra}
00256             ci\_slave\_readrb           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readrb}
00257             ci\_slave\_writerc          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- writerc}
00258             ci\_slave\_a                : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- a}
00259             ci\_slave\_b                : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- b}
00260             ci\_slave\_c                : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- c}
00261             ci\_slave\_ipending         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- ipending}
00262             ci\_slave\_estatus          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- estatus}
00263             comb\_ci\_master\_dataa      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- dataa}
00264             comb\_ci\_master\_datab      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- datab}
00265             comb\_ci\_master\_result     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- result}
00266             comb\_ci\_master\_n          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- n}
00267             comb\_ci\_master\_readra     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readra}
00268             comb\_ci\_master\_readrb     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readrb}
00269             comb\_ci\_master\_writerc    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- writerc}
00270             comb\_ci\_master\_a          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- a}
00271             comb\_ci\_master\_b          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- b}
00272             comb\_ci\_master\_c          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- c}
00273             comb\_ci\_master\_ipending   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- ipending}
00274             comb\_ci\_master\_estatus    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- estatus}
00275             ci\_slave\_multi\_clk        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00276             ci\_slave\_multi\_reset      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset}
00277             ci\_slave\_multi\_clken      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk\_en}
00278             ci\_slave\_multi\_reset\_req  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_req}
00279             ci\_slave\_multi\_start      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- start}
00280             ci\_slave\_multi\_done       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- done}
00281             ci\_slave\_multi\_dataa      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       multi\_dataa}
00282             ci\_slave\_multi\_datab      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{--
       multi\_datab}
00283             ci\_slave\_multi\_result     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       multi\_result}
00284             ci\_slave\_multi\_n          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- multi\_n}
00285             ci\_slave\_multi\_readra     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       multi\_readra}
00286             ci\_slave\_multi\_readrb     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       multi\_readrb}
00287             ci\_slave\_multi\_writerc    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{--
       multi\_writerc}
00288             ci\_slave\_multi\_a          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- multi\_a}
00289             ci\_slave\_multi\_b          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- multi\_b}
00290             ci\_slave\_multi\_c          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- multi\_c}
00291             multi\_ci\_master\_clk       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- clk}
00292             multi\_ci\_master\_reset     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- reset}
00293             multi\_ci\_master\_clken     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- clk\_en}
00294             multi\_ci\_master\_reset\_req : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- reset\_req}
00295             multi\_ci\_master\_start     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- start}
00296             multi\_ci\_master\_done      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- done}
00297             multi\_ci\_master\_dataa     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- dataa}
00298             multi\_ci\_master\_datab     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- datab}
00299             multi\_ci\_master\_result    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- result}
00300             multi\_ci\_master\_n         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- n}
00301             multi\_ci\_master\_readra    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readra}
00302             multi\_ci\_master\_readrb    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readrb}
00303             multi\_ci\_master\_writerc   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- writerc}
00304             multi\_ci\_master\_a         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- a}
00305             multi\_ci\_master\_b         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- b}
00306             multi\_ci\_master\_c         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{                      -- c}
00307         );
00308     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{altera_customins_master_translator};
00309 
00310     \textcolor{keywordflow}{component} lms\_ctr\_nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect \textcolor{keywordflow}{is}
00311         \textcolor{keywordflow}{port} (
00312             ci\_slave\_dataa      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- dataa}
00313             ci\_slave\_datab      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- datab}
00314             ci\_slave\_result     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- result}
00315             ci\_slave\_n          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- n}
00316             ci\_slave\_readra     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readra}
00317             ci\_slave\_readrb     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readrb}
00318             ci\_slave\_writerc    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- writerc}
00319             ci\_slave\_a          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- a}
00320             ci\_slave\_b          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- b}
00321             ci\_slave\_c          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- c}
00322             ci\_slave\_ipending   : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- ipending}
00323             ci\_slave\_estatus    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- estatus}
00324             ci\_master0\_dataa    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- dataa}
00325             ci\_master0\_datab    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- datab}
00326             ci\_master0\_result   : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- result}
00327             ci\_master0\_n        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- n}
00328             ci\_master0\_readra   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readra}
00329             ci\_master0\_readrb   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readrb}
00330             ci\_master0\_writerc  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- writerc}
00331             ci\_master0\_a        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- a}
00332             ci\_master0\_b        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- b}
00333             ci\_master0\_c        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- c}
00334             ci\_master0\_ipending : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- ipending}
00335             ci\_master0\_estatus  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         -- estatus}
00336         );
00337     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect};
00338 
00339     \textcolor{keywordflow}{component} altera\_customins\_slave\_translator \textcolor{keywordflow}{is}
00340         \textcolor{keywordflow}{generic} (
00341             N\_WIDTH          : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8};
00342             USE\_DONE         : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00343             NUM\_FIXED\_CYCLES : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}
00344         );
00345         \textcolor{keywordflow}{port} (
00346             ci\_slave\_dataa      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- dataa}
00347             ci\_slave\_datab      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- datab}
00348             ci\_slave\_result     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- result}
00349             ci\_slave\_n          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- n}
00350             ci\_slave\_readra     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readra}
00351             ci\_slave\_readrb     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readrb}
00352             ci\_slave\_writerc    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- writerc}
00353             ci\_slave\_a          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- a}
00354             ci\_slave\_b          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- b}
00355             ci\_slave\_c          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- c}
00356             ci\_slave\_ipending   : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- ipending}
00357             ci\_slave\_estatus    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- estatus}
00358             ci\_master\_dataa     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- dataa}
00359             ci\_master\_datab     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- datab}
00360             ci\_master\_result    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- result}
00361             ci\_master\_n         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- n}
00362             ci\_master\_readra    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readra}
00363             ci\_master\_readrb    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- readrb}
00364             ci\_master\_writerc   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- writerc}
00365             ci\_master\_a         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- a}
00366             ci\_master\_b         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- b}
00367             ci\_master\_c         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- c}
00368             ci\_master\_ipending  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- ipending}
00369             ci\_master\_estatus   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- estatus}
00370             ci\_master\_clk       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- clk}
00371             ci\_master\_clken     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- clk\_en}
00372             ci\_master\_reset\_req : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- reset\_req}
00373             ci\_master\_reset     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- reset}
00374             ci\_master\_start     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- start}
00375             ci\_master\_done      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- done}
00376             ci\_slave\_clk        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00377             ci\_slave\_clken      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk\_en}
00378             ci\_slave\_reset\_req  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_req}
00379             ci\_slave\_reset      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset}
00380             ci\_slave\_start      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- start}
00381             ci\_slave\_done       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         -- done}
00382         );
00383     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{altera_customins_slave_translator};
00384 
00385     \textcolor{keywordflow}{component} lms\_ctr\_mm\_interconnect\_0 \textcolor{keywordflow}{is}
00386         \textcolor{keywordflow}{port} (
00387             clk\_main\_clk\_clk                            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- clk}
00388             nios2\_cpu\_reset\_reset\_bridge\_in\_reset\_reset : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- reset}
00389             nios2\_cpu\_data\_master\_address               : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- address}
00390             nios2\_cpu\_data\_master\_waitrequest           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- waitrequest}
00391             nios2\_cpu\_data\_master\_byteenable            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- byteenable}
00392             nios2\_cpu\_data\_master\_read                  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- read}
00393             nios2\_cpu\_data\_master\_readdata              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- readdata}
00394             nios2\_cpu\_data\_master\_write                 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- write}
00395             nios2\_cpu\_data\_master\_writedata             : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- writedata}
00396             nios2\_cpu\_data\_master\_debugaccess           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- debugaccess}
00397             nios2\_cpu\_instruction\_master\_address        : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- address}
00398             nios2\_cpu\_instruction\_master\_waitrequest    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- waitrequest}
00399             nios2\_cpu\_instruction\_master\_read           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- read}
00400             nios2\_cpu\_instruction\_master\_readdata       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- readdata}
00401             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_address        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00402             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_write          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00403             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_read           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- read}
00404             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_readdata       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00405             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_writedata      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00406             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_chipselect     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00407             i2c\_opencores\_0\_avalon\_slave\_0\_address      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00408             i2c\_opencores\_0\_avalon\_slave\_0\_write        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00409             i2c\_opencores\_0\_avalon\_slave\_0\_readdata     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})  := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00410             i2c\_opencores\_0\_avalon\_slave\_0\_writedata    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- writedata}
00411             i2c\_opencores\_0\_avalon\_slave\_0\_waitrequest  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- waitrequest}
00412             i2c\_opencores\_0\_avalon\_slave\_0\_chipselect   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00413             leds\_s1\_address                             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00414             leds\_s1\_write                               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00415             leds\_s1\_readdata                            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00416             leds\_s1\_writedata                           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00417             leds\_s1\_chipselect                          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00418             lms\_ctr\_gpio\_s1\_address                     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00419             lms\_ctr\_gpio\_s1\_write                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00420             lms\_ctr\_gpio\_s1\_readdata                    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00421             lms\_ctr\_gpio\_s1\_writedata                   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00422             lms\_ctr\_gpio\_s1\_chipselect                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00423             nios2\_cpu\_debug\_mem\_slave\_address           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00424             nios2\_cpu\_debug\_mem\_slave\_write             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00425             nios2\_cpu\_debug\_mem\_slave\_read              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- read}
00426             nios2\_cpu\_debug\_mem\_slave\_readdata          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00427             nios2\_cpu\_debug\_mem\_slave\_writedata         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00428             nios2\_cpu\_debug\_mem\_slave\_byteenable        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- byteenable}
00429             nios2\_cpu\_debug\_mem\_slave\_waitrequest       : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';        
           \textcolor{keyword}{-- waitrequest}
00430             nios2\_cpu\_debug\_mem\_slave\_debugaccess       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- debugaccess}
00431             oc\_mem\_s1\_address                           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- address}
00432             oc\_mem\_s1\_write                             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00433             oc\_mem\_s1\_readdata                          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00434             oc\_mem\_s1\_writedata                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00435             oc\_mem\_s1\_byteenable                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- byteenable}
00436             oc\_mem\_s1\_chipselect                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00437             oc\_mem\_s1\_clken                             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- clken}
00438             spi\_1\_ADF\_spi\_control\_port\_address          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00439             spi\_1\_ADF\_spi\_control\_port\_write            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00440             spi\_1\_ADF\_spi\_control\_port\_read             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- read}
00441             spi\_1\_ADF\_spi\_control\_port\_readdata         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00442             spi\_1\_ADF\_spi\_control\_port\_writedata        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00443             spi\_1\_ADF\_spi\_control\_port\_chipselect       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00444             spi\_1\_DAC\_spi\_control\_port\_address          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00445             spi\_1\_DAC\_spi\_control\_port\_write            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00446             spi\_1\_DAC\_spi\_control\_port\_read             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- read}
00447             spi\_1\_DAC\_spi\_control\_port\_readdata         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00448             spi\_1\_DAC\_spi\_control\_port\_writedata        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00449             spi\_1\_DAC\_spi\_control\_port\_chipselect       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00450             spi\_lms\_spi\_control\_port\_address            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00451             spi\_lms\_spi\_control\_port\_write              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- write}
00452             spi\_lms\_spi\_control\_port\_read               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- read}
00453             spi\_lms\_spi\_control\_port\_readdata           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00454             spi\_lms\_spi\_control\_port\_writedata          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});               
           \textcolor{keyword}{-- writedata}
00455             spi\_lms\_spi\_control\_port\_chipselect         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                   
           \textcolor{keyword}{-- chipselect}
00456             switch\_s1\_address                           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00457             switch\_s1\_readdata                          : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X'); \textcolor{keyword}{-- readdata}
00458             sysid\_qsys\_0\_control\_slave\_address          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                
           \textcolor{keyword}{-- address}
00459             sysid\_qsys\_0\_control\_slave\_readdata         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => '
      X')\textcolor{keyword}{  -- readdata}
00460         );
00461     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_mm_interconnect_0};
00462 
00463     \textcolor{keywordflow}{component} lms\_ctr\_irq\_mapper \textcolor{keywordflow}{is}
00464         \textcolor{keywordflow}{port} (
00465             clk           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- clk}
00466             reset         : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- reset}
00467             receiver0\_irq : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- irq}
00468             receiver1\_irq : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- irq}
00469             receiver2\_irq : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- irq}
00470             receiver3\_irq : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X'; \textcolor{keyword}{-- irq}
00471             sender\_irq    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{         -- irq}
00472         );
00473     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{lms_ctr_irq_mapper};
00474 
00475     \textcolor{keywordflow}{component} altera\_reset\_controller \textcolor{keywordflow}{is}
00476         \textcolor{keywordflow}{generic} (
00477             NUM\_RESET\_INPUTS          : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6};
00478             OUTPUT\_RESET\_SYNC\_EDGES   : \textcolor{comment}{string}  := \textcolor{keyword}{"deassert"};
00479             SYNC\_DEPTH                : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00480             RESET\_REQUEST\_PRESENT     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00481             RESET\_REQ\_WAIT\_TIME       : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00482             MIN\_RST\_ASSERTION\_TIME    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3};
00483             RESET\_REQ\_EARLY\_DSRT\_TIME : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00484             USE\_RESET\_REQUEST\_IN0     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00485             USE\_RESET\_REQUEST\_IN1     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00486             USE\_RESET\_REQUEST\_IN2     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00487             USE\_RESET\_REQUEST\_IN3     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00488             USE\_RESET\_REQUEST\_IN4     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00489             USE\_RESET\_REQUEST\_IN5     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00490             USE\_RESET\_REQUEST\_IN6     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00491             USE\_RESET\_REQUEST\_IN7     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00492             USE\_RESET\_REQUEST\_IN8     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00493             USE\_RESET\_REQUEST\_IN9     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00494             USE\_RESET\_REQUEST\_IN10    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00495             USE\_RESET\_REQUEST\_IN11    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00496             USE\_RESET\_REQUEST\_IN12    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00497             USE\_RESET\_REQUEST\_IN13    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00498             USE\_RESET\_REQUEST\_IN14    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00499             USE\_RESET\_REQUEST\_IN15    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00500             ADAPT\_RESET\_REQUEST       : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}
00501         );
00502         \textcolor{keywordflow}{port} (
00503             reset\_in0      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00504             reset\_in1      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00505             clk            : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- clk}
00506             reset\_out      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};        \textcolor{keyword}{-- reset}
00507             reset\_req      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};        \textcolor{keyword}{-- reset\_req}
00508             reset\_req\_in0  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00509             reset\_req\_in1  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00510             reset\_in2      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00511             reset\_req\_in2  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00512             reset\_in3      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00513             reset\_req\_in3  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00514             reset\_in4      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00515             reset\_req\_in4  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00516             reset\_in5      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00517             reset\_req\_in5  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00518             reset\_in6      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00519             reset\_req\_in6  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00520             reset\_in7      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00521             reset\_req\_in7  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00522             reset\_in8      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00523             reset\_req\_in8  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00524             reset\_in9      : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00525             reset\_req\_in9  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00526             reset\_in10     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00527             reset\_req\_in10 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00528             reset\_in11     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00529             reset\_req\_in11 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00530             reset\_in12     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00531             reset\_req\_in12 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00532             reset\_in13     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00533             reset\_req\_in13 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00534             reset\_in14     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00535             reset\_req\_in14 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset\_req}
00536             reset\_in15     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- reset}
00537             reset\_req\_in15 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'  \textcolor{keyword}{-- reset\_req}
00538         );
00539     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{altera_reset_controller};
00540 
00541     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_debug_reset_request_reset}                                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:debug\_reset\_request -> [rst\_controller:reset\_in0, rst\_controller:reset\_in1]}
00542     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_readra}                                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:D\_ci\_readra -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_readra}
00543     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_a}                                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu:D\_ci\_a -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_a}
00544     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_b}                                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu:D\_ci\_b -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_b}
00545     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_c}                                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu:D\_ci\_c -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_c}
00546     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_readrb}                                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:D\_ci\_readrb -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_readrb}
00547     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_ipending}                                \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:W\_ci\_ipending -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_ipending}
00548     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_n}                                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu:D\_ci\_n -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_n}
00549     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_result}                                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_result -> nios2\_cpu:E\_ci\_result}
00550     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_estatus}                                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:W\_ci\_estatus -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_estatus}
00551     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_datab}                                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:E\_ci\_datab -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_datab}
00552     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_dataa}                                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:E\_ci\_dataa -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_dataa}
00553     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_writerc}                                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:D\_ci\_writerc -> nios2\_cpu\_custom\_instruction\_master\_translator:ci\_slave\_writerc}
00554     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_result}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_result ->
       nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_result}
00555     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_readra}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_readra ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_readra}
00556     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_a}             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_a ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_a}
00557     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_b}             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_b ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_b}
00558     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_readrb}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_readrb ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_readrb}
00559     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_c}             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_c ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_c}
00560     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_estatus}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_estatus ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_estatus}
00561     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_ipending}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
      ;\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_ipending ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_ipending}
00562     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_datab}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_datab ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_datab}
00563     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_dataa}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_dataa ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_dataa}
00564     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_writerc}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_writerc ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_writerc}
00565     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_translator_comb_ci_master_n}             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_translator:comb\_ci\_master\_n ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_slave\_n}
00566     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_result}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_result ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_result}
00567     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_readra}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_readra ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_readra}
00568     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_a}              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_a ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_a}
00569     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_b}              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_b ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_b}
00570     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_readrb}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_readrb ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_readrb}
00571     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_c}              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_c ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_c}
00572     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_estatus}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_estatus ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_estatus}
00573     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_ipending}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_ipending ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_ipending}
00574     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_datab}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_datab ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_datab}
00575     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_dataa}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_dataa ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_dataa}
00576     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_writerc}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_writerc ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_writerc}
00577     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_n}              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect:ci\_master0\_n ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_slave\_n}
00578     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_result} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
      ;\textcolor{keyword}{ -- nios\_custom\_instr\_bitswap\_0:result ->
       nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_master\_result}
00579     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_datab}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
      ;\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_master\_datab ->
       nios\_custom\_instr\_bitswap\_0:datab}
00580     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_dataa}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
      ;\textcolor{keyword}{ -- nios2\_cpu\_custom\_instruction\_master\_comb\_slave\_translator0:ci\_master\_dataa ->
       nios\_custom\_instr\_bitswap\_0:dataa}
00581     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_readdata}                                              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:nios2\_cpu\_data\_master\_readdata -> nios2\_cpu:d\_readdata}
00582     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_waitrequest}                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:nios2\_cpu\_data\_master\_waitrequest -> nios2\_cpu:d\_waitrequest}
00583     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_debugaccess}                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:debug\_mem\_slave\_debugaccess\_to\_roms ->
       mm\_interconnect\_0:nios2\_cpu\_data\_master\_debugaccess}
00584     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_address}                                               \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      16} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:d\_address -> mm\_interconnect\_0:nios2\_cpu\_data\_master\_address}
00585     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_byteenable}                                            \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- nios2\_cpu:d\_byteenable -> mm\_interconnect\_0:nios2\_cpu\_data\_master\_byteenable}
00586     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_read}                                                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:d\_read -> mm\_interconnect\_0:nios2\_cpu\_data\_master\_read}
00587     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_write}                                                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:d\_write -> mm\_interconnect\_0:nios2\_cpu\_data\_master\_write}
00588     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_data_master_writedata}                                             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:d\_writedata -> mm\_interconnect\_0:nios2\_cpu\_data\_master\_writedata}
00589     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_instruction_master_readdata}                                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:nios2\_cpu\_instruction\_master\_readdata -> nios2\_cpu:i\_readdata}
00590     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_instruction_master_waitrequest}                                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:nios2\_cpu\_instruction\_master\_waitrequest -> nios2\_cpu:i\_waitrequest}
00591     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_instruction_master_address}                                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      16} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:i\_address -> mm\_interconnect\_0:nios2\_cpu\_instruction\_master\_address}
00592     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_instruction_master_read}                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:i\_read -> mm\_interconnect\_0:nios2\_cpu\_instruction\_master\_read}
00593     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_av_fifo_int_0_avalon_slave_0_chipselect}                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:Av\_FIFO\_Int\_0\_avalon\_slave\_0\_chipselect -> Av\_FIFO\_Int\_0:chipselect}
00594     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_av_fifo_int_0_avalon_slave_0_readdata}                     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- Av\_FIFO\_Int\_0:readdata -> mm\_interconnect\_0:Av\_FIFO\_Int\_0\_avalon\_slave\_0\_readdata}
00595     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_av_fifo_int_0_avalon_slave_0_address}                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:Av\_FIFO\_Int\_0\_avalon\_slave\_0\_address -> Av\_FIFO\_Int\_0:address}
00596     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_av_fifo_int_0_avalon_slave_0_read}                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:Av\_FIFO\_Int\_0\_avalon\_slave\_0\_read -> Av\_FIFO\_Int\_0:read}
00597     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_av_fifo_int_0_avalon_slave_0_write}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:Av\_FIFO\_Int\_0\_avalon\_slave\_0\_write -> Av\_FIFO\_Int\_0:write}
00598     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_av_fifo_int_0_avalon_slave_0_writedata}                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:Av\_FIFO\_Int\_0\_avalon\_slave\_0\_writedata -> Av\_FIFO\_Int\_0:writedata}
00599     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_chipselect}                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:i2c\_opencores\_0\_avalon\_slave\_0\_chipselect -> i2c\_opencores\_0:wb\_stb\_i}
00600     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_readdata}                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- i2c\_opencores\_0:wb\_dat\_o -> mm\_interconnect\_0:i2c\_opencores\_0\_avalon\_slave\_0\_readdata}
00601     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{i2c_opencores_0_avalon_slave_0_waitrequest}                                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- i2c\_opencores\_0:wb\_ack\_o -> i2c\_opencores\_0\_avalon\_slave\_0\_waitrequest:in}
00602     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_address}                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:i2c\_opencores\_0\_avalon\_slave\_0\_address -> i2c\_opencores\_0:wb\_adr\_i}
00603     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_write}                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:i2c\_opencores\_0\_avalon\_slave\_0\_write -> i2c\_opencores\_0:wb\_we\_i}
00604     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_writedata}                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:i2c\_opencores\_0\_avalon\_slave\_0\_writedata -> i2c\_opencores\_0:wb\_dat\_i}
00605     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_sysid_qsys_0_control_slave_readdata}                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- sysid\_qsys\_0:readdata -> mm\_interconnect\_0:sysid\_qsys\_0\_control\_slave\_readdata}
00606     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_sysid_qsys_0_control_slave_address}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:sysid\_qsys\_0\_control\_slave\_address -> sysid\_qsys\_0:address}
00607     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_readdata}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- nios2\_cpu:debug\_mem\_slave\_readdata -> mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_readdata}
00608     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_waitrequest}                     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- nios2\_cpu:debug\_mem\_slave\_waitrequest ->
       mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_waitrequest}
00609     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_debugaccess}                     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_debugaccess ->
       nios2\_cpu:debug\_mem\_slave\_debugaccess}
00610     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_address}                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_address -> nios2\_cpu:debug\_mem\_slave\_address}
00611     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_read}                            \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_read -> nios2\_cpu:debug\_mem\_slave\_read}
00612     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_byteenable}                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_byteenable ->
       nios2\_cpu:debug\_mem\_slave\_byteenable}
00613     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_write}                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_write -> nios2\_cpu:debug\_mem\_slave\_write}
00614     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_nios2_cpu_debug_mem_slave_writedata}                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:nios2\_cpu\_debug\_mem\_slave\_writedata -> nios2\_cpu:debug\_mem\_slave\_writedata}
00615     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_chipselect}                                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:oc\_mem\_s1\_chipselect -> oc\_mem:chipselect}
00616     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_readdata}                                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- oc\_mem:readdata -> mm\_interconnect\_0:oc\_mem\_s1\_readdata}
00617     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_address}                                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      12} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:oc\_mem\_s1\_address -> oc\_mem:address}
00618     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_byteenable}                                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:oc\_mem\_s1\_byteenable -> oc\_mem:byteenable}
00619     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_write}                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:oc\_mem\_s1\_write -> oc\_mem:write}
00620     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_writedata}                                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:oc\_mem\_s1\_writedata -> oc\_mem:writedata}
00621     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_oc_mem_s1_clken}                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:oc\_mem\_s1\_clken -> oc\_mem:clken}
00622     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_switch_s1_readdata}                                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- switch:readdata -> mm\_interconnect\_0:switch\_s1\_readdata}
00623     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_switch_s1_address}                                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:switch\_s1\_address -> switch:address}
00624     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_chipselect}                                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:leds\_s1\_chipselect -> leds:chipselect}
00625     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_readdata}                                          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- leds:readdata -> mm\_interconnect\_0:leds\_s1\_readdata}
00626     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_address}                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:leds\_s1\_address -> leds:address}
00627     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_write}                                             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:leds\_s1\_write -> mm\_interconnect\_0\_leds\_s1\_write:in}
00628     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_writedata}                                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:leds\_s1\_writedata -> leds:writedata}
00629     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_chipselect}                                \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:lms\_ctr\_gpio\_s1\_chipselect -> lms\_ctr\_gpio:chipselect}
00630     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_readdata}                                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- lms\_ctr\_gpio:readdata -> mm\_interconnect\_0:lms\_ctr\_gpio\_s1\_readdata}
00631     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_address}                                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:lms\_ctr\_gpio\_s1\_address -> lms\_ctr\_gpio:address}
00632     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_write}                                     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:lms\_ctr\_gpio\_s1\_write -> mm\_interconnect\_0\_lms\_ctr\_gpio\_s1\_write:in}
00633     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_writedata}                                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:lms\_ctr\_gpio\_s1\_writedata -> lms\_ctr\_gpio:writedata}
00634     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_chipselect}                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_lms\_spi\_control\_port\_chipselect -> spi\_lms:spi\_select}
00635     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_readdata}                         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- spi\_lms:data\_to\_cpu -> mm\_interconnect\_0:spi\_lms\_spi\_control\_port\_readdata}
00636     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_address}                          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:spi\_lms\_spi\_control\_port\_address -> spi\_lms:mem\_addr}
00637     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_read}                             \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_lms\_spi\_control\_port\_read ->
       mm\_interconnect\_0\_spi\_lms\_spi\_control\_port\_read:in}
00638     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_write}                            \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_lms\_spi\_control\_port\_write ->
       mm\_interconnect\_0\_spi\_lms\_spi\_control\_port\_write:in}
00639     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_writedata}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:spi\_lms\_spi\_control\_port\_writedata -> spi\_lms:data\_from\_cpu}
00640     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_chipselect}                     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_1\_DAC\_spi\_control\_port\_chipselect -> spi\_1\_DAC:spi\_select}
00641     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_readdata}                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- spi\_1\_DAC:data\_to\_cpu -> mm\_interconnect\_0:spi\_1\_DAC\_spi\_control\_port\_readdata}
00642     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_address}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:spi\_1\_DAC\_spi\_control\_port\_address -> spi\_1\_DAC:mem\_addr}
00643     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_read}                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_1\_DAC\_spi\_control\_port\_read ->
       mm\_interconnect\_0\_spi\_1\_dac\_spi\_control\_port\_read:in}
00644     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_write}                          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_1\_DAC\_spi\_control\_port\_write ->
       mm\_interconnect\_0\_spi\_1\_dac\_spi\_control\_port\_write:in}
00645     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_writedata}                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:spi\_1\_DAC\_spi\_control\_port\_writedata -> spi\_1\_DAC:data\_from\_cpu}
00646     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_chipselect}                     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_1\_ADF\_spi\_control\_port\_chipselect -> spi\_1\_ADF:spi\_select}
00647     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_readdata}                       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- spi\_1\_ADF:data\_to\_cpu -> mm\_interconnect\_0:spi\_1\_ADF\_spi\_control\_port\_readdata}
00648     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_address}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}
       \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{  -- mm\_interconnect\_0:spi\_1\_ADF\_spi\_control\_port\_address -> spi\_1\_ADF:mem\_addr}
00649     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_read}                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_1\_ADF\_spi\_control\_port\_read ->
       mm\_interconnect\_0\_spi\_1\_adf\_spi\_control\_port\_read:in}
00650     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_write}                          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0:spi\_1\_ADF\_spi\_control\_port\_write ->
       mm\_interconnect\_0\_spi\_1\_adf\_spi\_control\_port\_write:in}
00651     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_writedata}                      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- mm\_interconnect\_0:spi\_1\_ADF\_spi\_control\_port\_writedata -> spi\_1\_ADF:data\_from\_cpu}
00652     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{irq_mapper_receiver0_irq}                                                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- i2c\_opencores\_0:wb\_inta\_o -> irq\_mapper:receiver0\_irq}
00653     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{irq_mapper_receiver1_irq}                                                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- spi\_lms:irq -> irq\_mapper:receiver1\_irq}
00654     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{irq_mapper_receiver2_irq}                                                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- spi\_1\_DAC:irq -> irq\_mapper:receiver2\_irq}
00655     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{irq_mapper_receiver3_irq}                                                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- spi\_1\_ADF:irq -> irq\_mapper:receiver3\_irq}
00656     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{nios2_cpu_irq_irq}                                                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- irq\_mapper:sender\_irq -> nios2\_cpu:irq}
00657     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rst_controller_reset_out_reset}                                              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- rst\_controller:reset\_out -> [i2c\_opencores\_0:wb\_rst\_i, irq\_mapper:reset,
       mm\_interconnect\_0:nios2\_cpu\_reset\_reset\_bridge\_in\_reset\_reset, oc\_mem:reset, rst\_controller\_reset\_out\_reset:in,
       rst\_translator:in\_reset]}
00658     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rst_controller_reset_out_reset_req}                                          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- rst\_controller:reset\_req -> [nios2\_cpu:reset\_req, oc\_mem:reset\_req,
       rst\_translator:reset\_req\_in]}
00659     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_inv}                        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- i2c\_opencores\_0\_avalon\_slave\_0\_waitrequest:inv ->
       mm\_interconnect\_0:i2c\_opencores\_0\_avalon\_slave\_0\_waitrequest}
00660     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_write_ports_inv}                                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_leds\_s1\_write:inv -> leds:write\_n}
00661     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_write_ports_inv}                           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_lms\_ctr\_gpio\_s1\_write:inv -> lms\_ctr\_gpio:write\_n}
00662     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_read_ports_inv}                   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_spi\_lms\_spi\_control\_port\_read:inv -> spi\_lms:read\_n}
00663     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_write_ports_inv}                  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_spi\_lms\_spi\_control\_port\_write:inv -> spi\_lms:write\_n}
00664     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_read_ports_inv}                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_spi\_1\_dac\_spi\_control\_port\_read:inv -> spi\_1\_DAC:read\_n}
00665     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_write_ports_inv}                \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_spi\_1\_dac\_spi\_control\_port\_write:inv -> spi\_1\_DAC:write\_n}
00666     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_read_ports_inv}                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_spi\_1\_adf\_spi\_control\_port\_read:inv -> spi\_1\_ADF:read\_n}
00667     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_write_ports_inv}                \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- mm\_interconnect\_0\_spi\_1\_adf\_spi\_control\_port\_write:inv -> spi\_1\_ADF:write\_n}
00668     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rst_controller_reset_out_reset_ports_inv}                                    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{        
                   -- rst\_controller\_reset\_out\_reset:inv -> [Av\_FIFO\_Int\_0:rsi\_nrst, leds:reset\_n,
       lms\_ctr\_gpio:reset\_n, nios2\_cpu:reset\_n, spi\_1\_ADF:reset\_n, spi\_1\_DAC:reset\_n, spi\_lms:reset\_n, switch:reset\_n,
       sysid\_qsys\_0:reset\_n]}
00669 
00670 \textcolor{vhdlkeyword}{begin}
00671 
00672     av_fifo_int_0 : \textcolor{keywordflow}{component} avfifo
00673         \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
00674             width => \textcolor{vhdllogic}{32}
00675         \textcolor{vhdlchar}{)}
00676         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00677             clk            => clk_clk,\textcolor{keyword}{                                                   --         
       clock.clk}
00678             address        => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_address,\textcolor{keyword}{    -- avalon\_slave\_0.address}
00679             chipselect     => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_chipselect,\textcolor{keyword}{ --               .chipselect}
00680             write          => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_write,\textcolor{keyword}{      --               .write}
00681             writedata      => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_writedata,\textcolor{keyword}{  --               .writedata}
00682             read           => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_read,\textcolor{keyword}{       --               .read}
00683             readdata       => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_readdata,\textcolor{keyword}{   --               .readdata}
00684             rsi_nrst       => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{                  --         
       reset.reset\_n}
00685             coe_if_d       => exfifo_if_d_export,\textcolor{keyword}{                                        --      
       cnd\_if\_d.export}
00686             coe_if_rd      => exfifo_if_rd_export,\textcolor{keyword}{                                       --     
       cnd\_if\_rd.export}
00687             coe_of_wrfull  => exfifo_of_wrfull_export,\textcolor{keyword}{                                   -- 
       cnd\_of\_wrfull.export}
00688             coe_of_wr      => exfifo_of_wr_export,\textcolor{keyword}{                                       --     
       cnd\_of\_wr.export}
00689             coe_of_d       => exfifo_of_d_export,\textcolor{keyword}{                                        --      
       cnd\_of\_d.export}
00690             coe_if_rdempty => exfifo_if_rdempty_export,\textcolor{keyword}{                                  --
       cnd\_if\_rdempty.export}
00691             coe_fifo_rst   => exfifo_rst_export                                          \textcolor{keyword}{--  
       cnd\_fifo\_rst.export}
00692         \textcolor{vhdlchar}{)};
00693 
00694     i2c_opencores_0 : \textcolor{keywordflow}{component} i2c\_opencores
00695         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00696             wb\_clk\_i   => clk_clk,\textcolor{keyword}{                                                     --           
       clock.clk}
00697             wb\_rst\_i   => rst_controller_reset_out_reset,\textcolor{keyword}{                              --     
       clock\_reset.reset}
00698             scl\_pad\_io => scl_exp_export,\textcolor{keyword}{                                              --      
       export\_scl.export}
00699             sda\_pad\_io => sda_exp_export,\textcolor{keyword}{                                              --      
       export\_sda.export}
00700             wb\_adr\_i   => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_address,\textcolor{keyword}{    --   avalon\_slave\_0.address}
00701             wb\_dat\_i   => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_writedata,\textcolor{keyword}{  --                 .writedata}
00702             wb\_dat\_o   => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_readdata,\textcolor{keyword}{   --                 .readdata}
00703             wb\_we\_i    => mm_interconnect_0_i2c_opencores_0_avalon_slave_0_write,\textcolor{keyword}{      --                
       .write}
00704             wb\_stb\_i   => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_chipselect,\textcolor{keyword}{ --                 .chipselect}
00705             wb\_ack\_o   => i2c_opencores_0_avalon_slave_0_waitrequest,\textcolor{keyword}{                  --                
       .waitrequest\_n}
00706             wb\_inta\_o  => irq_mapper_receiver0_irq                                     \textcolor{keyword}{--
       interrupt\_sender.irq}
00707         \textcolor{vhdlchar}{)};
00708 
00709     leds : \textcolor{keywordflow}{component} lms\_ctr\_leds
00710         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00711             clk        => clk_clk,\textcolor{keyword}{                                   --                 clk.clk}
00712             reset\_n    => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{  --               reset.reset\_n}
00713             address    => mm_interconnect_0_leds_s1_address,\textcolor{keyword}{         --                  s1.address}
00714             write\_n    => mm_interconnect_0_leds_s1_write_ports_inv,\textcolor{keyword}{ --                    .write\_n}
00715             writedata  => mm_interconnect_0_leds_s1_writedata,\textcolor{keyword}{       --                    .writedata}
00716             chipselect => mm_interconnect_0_leds_s1_chipselect,\textcolor{keyword}{      --                    .chipselect}
00717             readdata   => mm_interconnect_0_leds_s1_readdata,\textcolor{keyword}{        --                    .readdata}
00718             out\_port   => leds_external_connection_export            \textcolor{keyword}{-- external\_connection.export}
00719         \textcolor{vhdlchar}{)};
00720 
00721     lms_ctr_gpio : \textcolor{keywordflow}{component} lms\_ctr\_lms\_ctr\_gpio
00722         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00723             clk        => clk_clk,\textcolor{keyword}{                                           --                 clk.clk}
00724             reset\_n    => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{          --               reset.reset\_n}
00725             address    => mm_interconnect_0_lms_ctr_gpio_s1_address,\textcolor{keyword}{         --                  s1.address}
00726             write\_n    => mm_interconnect_0_lms_ctr_gpio_s1_write_ports_inv,\textcolor{keyword}{ --                    .write\_n}
00727             writedata  => mm_interconnect_0_lms_ctr_gpio_s1_writedata,\textcolor{keyword}{       --                   
       .writedata}
00728             chipselect => mm_interconnect_0_lms_ctr_gpio_s1_chipselect,\textcolor{keyword}{      --                   
       .chipselect}
00729             readdata   => mm_interconnect_0_lms_ctr_gpio_s1_readdata,\textcolor{keyword}{        --                   
       .readdata}
00730             out\_port   => lms_ctr_gpio_external_connection_export            \textcolor{keyword}{-- external\_connection.export}
00731         \textcolor{vhdlchar}{)};
00732 
00733     nios2_cpu : \textcolor{keywordflow}{component} lms\_ctr\_nios2\_cpu
00734         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00735             clk                                 => clk_clk,\textcolor{keyword}{                                                
       --                       clk.clk}
00736             reset\_n                             => 
      rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{                --                     reset.reset\_n}
00737             reset\_req                           => 
      rst_controller_reset_out_reset_req,\textcolor{keyword}{                      --                          .reset\_req}
00738             d\_address                           => nios2_cpu_data_master_address,\textcolor{keyword}{                          
       --               data\_master.address}
00739             d\_byteenable                        => 
      nios2_cpu_data_master_byteenable,\textcolor{keyword}{                        --                          .byteenable}
00740             d\_read                              => nios2_cpu_data_master_read,\textcolor{keyword}{                             
       --                          .read}
00741             d\_readdata                          => 
      nios2_cpu_data_master_readdata,\textcolor{keyword}{                          --                          .readdata}
00742             d\_waitrequest                       => 
      nios2_cpu_data_master_waitrequest,\textcolor{keyword}{                       --                          .waitrequest}
00743             d\_write                             => nios2_cpu_data_master_write,\textcolor{keyword}{                            
       --                          .write}
00744             d\_writedata                         => 
      nios2_cpu_data_master_writedata,\textcolor{keyword}{                         --                          .writedata}
00745             debug\_mem\_slave\_debugaccess\_to\_roms => 
      nios2_cpu_data_master_debugaccess,\textcolor{keyword}{                       --                          .debugaccess}
00746             i\_address                           => 
      nios2_cpu_instruction_master_address,\textcolor{keyword}{                    --        instruction\_master.address}
00747             i\_read                              => 
      nios2_cpu_instruction_master_read,\textcolor{keyword}{                       --                          .read}
00748             i\_readdata                          => 
      nios2_cpu_instruction_master_readdata,\textcolor{keyword}{                   --                          .readdata}
00749             i\_waitrequest                       => 
      nios2_cpu_instruction_master_waitrequest,\textcolor{keyword}{                --                          .waitrequest}
00750             irq                                 => nios2_cpu_irq_irq,\textcolor{keyword}{                                      
       --                       irq.irq}
00751             debug\_reset\_request                 => 
      nios2_cpu_debug_reset_request_reset,\textcolor{keyword}{                     --       debug\_reset\_request.reset}
00752             debug\_mem\_slave\_address             => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_address,\textcolor{keyword}{     --           debug\_mem\_slave.address}
00753             debug\_mem\_slave\_byteenable          => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_byteenable,\textcolor{keyword}{  --                          .byteenable}
00754             debug\_mem\_slave\_debugaccess         => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_debugaccess,\textcolor{keyword}{ --                          .debugaccess}
00755             debug\_mem\_slave\_read                => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_read,\textcolor{keyword}{        --                          .read}
00756             debug\_mem\_slave\_readdata            => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_readdata,\textcolor{keyword}{    --                          .readdata}
00757             debug\_mem\_slave\_waitrequest         => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_waitrequest,\textcolor{keyword}{ --                          .waitrequest}
00758             debug\_mem\_slave\_write               => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_write,\textcolor{keyword}{       --                          .write}
00759             debug\_mem\_slave\_writedata           => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_writedata,\textcolor{keyword}{   --                          .writedata}
00760             E\_ci\_result                         => 
      nios2_cpu_custom_instruction_master_result,\textcolor{keyword}{              -- custom\_instruction\_master.result}
00761             D\_ci\_a                              => 
      nios2_cpu_custom_instruction_master_a,\textcolor{keyword}{                   --                          .a}
00762             D\_ci\_b                              => 
      nios2_cpu_custom_instruction_master_b,\textcolor{keyword}{                   --                          .b}
00763             D\_ci\_c                              => 
      nios2_cpu_custom_instruction_master_c,\textcolor{keyword}{                   --                          .c}
00764             D\_ci\_n                              => 
      nios2_cpu_custom_instruction_master_n,\textcolor{keyword}{                   --                          .n}
00765             D\_ci\_readra                         => 
      nios2_cpu_custom_instruction_master_readra,\textcolor{keyword}{              --                          .readra}
00766             D\_ci\_readrb                         => 
      nios2_cpu_custom_instruction_master_readrb,\textcolor{keyword}{              --                          .readrb}
00767             D\_ci\_writerc                        => 
      nios2_cpu_custom_instruction_master_writerc,\textcolor{keyword}{             --                          .writerc}
00768             E\_ci\_dataa                          => 
      nios2_cpu_custom_instruction_master_dataa,\textcolor{keyword}{               --                          .dataa}
00769             E\_ci\_datab                          => 
      nios2_cpu_custom_instruction_master_datab,\textcolor{keyword}{               --                          .datab}
00770             E\_ci\_multi\_clock                    => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                   
       --                          .clk}
00771             E\_ci\_multi\_reset                    => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                   
       --                          .reset}
00772             E\_ci\_multi\_reset\_req                => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                   
       --                          .reset\_req}
00773             W\_ci\_estatus                        => 
      nios2_cpu_custom_instruction_master_estatus,\textcolor{keyword}{             --                          .estatus}
00774             W\_ci\_ipending                       => 
      nios2_cpu_custom_instruction_master_ipending             \textcolor{keyword}{--                          .ipending}
00775         \textcolor{vhdlchar}{)};
00776 
00777     nios_custom_instr_bitswap_0 : \textcolor{keywordflow}{component} bitswap\_qsys
00778         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00779             dataa  => 
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_dataa,\textcolor{keyword}{  -- s1.dataa}
00780             datab  => 
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_datab,\textcolor{keyword}{  --   .datab}
00781             result => 
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_result  \textcolor{keyword}{--   .result}
00782         \textcolor{vhdlchar}{)};
00783 
00784     oc_mem : \textcolor{keywordflow}{component} lms\_ctr\_oc\_mem
00785         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00786             clk        => clk_clk,\textcolor{keyword}{                                --   clk1.clk}
00787             address    => mm_interconnect_0_oc_mem_s1_address,\textcolor{keyword}{    --     s1.address}
00788             clken      => mm_interconnect_0_oc_mem_s1_clken,\textcolor{keyword}{      --       .clken}
00789             chipselect => mm_interconnect_0_oc_mem_s1_chipselect,\textcolor{keyword}{ --       .chipselect}
00790             write      => mm_interconnect_0_oc_mem_s1_write,\textcolor{keyword}{      --       .write}
00791             readdata   => mm_interconnect_0_oc_mem_s1_readdata,\textcolor{keyword}{   --       .readdata}
00792             writedata  => mm_interconnect_0_oc_mem_s1_writedata,\textcolor{keyword}{  --       .writedata}
00793             byteenable => mm_interconnect_0_oc_mem_s1_byteenable,\textcolor{keyword}{ --       .byteenable}
00794             reset      => rst_controller_reset_out_reset,\textcolor{keyword}{         -- reset1.reset}
00795             reset\_req  => rst_controller_reset_out_reset_req      \textcolor{keyword}{--       .reset\_req}
00796         \textcolor{vhdlchar}{)};
00797 
00798     spi_1_adf : \textcolor{keywordflow}{component} lms\_ctr\_spi\_1\_ADF
00799         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00800             clk           => clk_clk,\textcolor{keyword}{                                                      --             
       clk.clk}
00801             reset\_n       => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{                     --           
       reset.reset\_n}
00802             data\_from\_cpu => 
      mm_interconnect_0_spi_1_adf_spi_control_port_writedata,\textcolor{keyword}{       -- spi\_control\_port.writedata}
00803             data\_to\_cpu   => 
      mm_interconnect_0_spi_1_adf_spi_control_port_readdata,\textcolor{keyword}{        --                 .readdata}
00804             mem\_addr      => 
      mm_interconnect_0_spi_1_adf_spi_control_port_address,\textcolor{keyword}{         --                 .address}
00805             read\_n        => 
      mm_interconnect_0_spi_1_adf_spi_control_port_read_ports_inv,\textcolor{keyword}{  --                 .read\_n}
00806             spi\_select    => 
      mm_interconnect_0_spi_1_adf_spi_control_port_chipselect,\textcolor{keyword}{      --                 .chipselect}
00807             write\_n       => 
      mm_interconnect_0_spi_1_adf_spi_control_port_write_ports_inv,\textcolor{keyword}{ --                 .write\_n}
00808             irq           => irq_mapper_receiver3_irq,\textcolor{keyword}{                                     --             
       irq.irq}
00809             MISO          => spi_1_adf_external_MISO,\textcolor{keyword}{                                      --        
       external.export}
00810             MOSI          => spi_1_adf_external_MOSI,\textcolor{keyword}{                                      --              
         .export}
00811             SCLK          => spi_1_adf_external_SCLK,\textcolor{keyword}{                                      --              
         .export}
00812             SS\_n          => spi_1_adf_external_SS_n                                       \textcolor{keyword}{--              
         .export}
00813         \textcolor{vhdlchar}{)};
00814 
00815     spi_1_dac : \textcolor{keywordflow}{component} lms\_ctr\_spi\_1\_DAC
00816         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00817             clk           => clk_clk,\textcolor{keyword}{                                                      --             
       clk.clk}
00818             reset\_n       => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{                     --           
       reset.reset\_n}
00819             data\_from\_cpu => 
      mm_interconnect_0_spi_1_dac_spi_control_port_writedata,\textcolor{keyword}{       -- spi\_control\_port.writedata}
00820             data\_to\_cpu   => 
      mm_interconnect_0_spi_1_dac_spi_control_port_readdata,\textcolor{keyword}{        --                 .readdata}
00821             mem\_addr      => 
      mm_interconnect_0_spi_1_dac_spi_control_port_address,\textcolor{keyword}{         --                 .address}
00822             read\_n        => 
      mm_interconnect_0_spi_1_dac_spi_control_port_read_ports_inv,\textcolor{keyword}{  --                 .read\_n}
00823             spi\_select    => 
      mm_interconnect_0_spi_1_dac_spi_control_port_chipselect,\textcolor{keyword}{      --                 .chipselect}
00824             write\_n       => 
      mm_interconnect_0_spi_1_dac_spi_control_port_write_ports_inv,\textcolor{keyword}{ --                 .write\_n}
00825             irq           => irq_mapper_receiver2_irq,\textcolor{keyword}{                                     --             
       irq.irq}
00826             MISO          => spi_1_dac_external_MISO,\textcolor{keyword}{                                      --        
       external.export}
00827             MOSI          => spi_1_dac_external_MOSI,\textcolor{keyword}{                                      --              
         .export}
00828             SCLK          => spi_1_dac_external_SCLK,\textcolor{keyword}{                                      --              
         .export}
00829             SS\_n          => spi_1_dac_external_SS_n                                       \textcolor{keyword}{--              
         .export}
00830         \textcolor{vhdlchar}{)};
00831 
00832     spi_lms : \textcolor{keywordflow}{component} lms\_ctr\_spi\_lms
00833         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00834             clk           => clk_clk,\textcolor{keyword}{                                                    --             
       clk.clk}
00835             reset\_n       => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{                   --           
       reset.reset\_n}
00836             data\_from\_cpu => 
      mm_interconnect_0_spi_lms_spi_control_port_writedata,\textcolor{keyword}{       -- spi\_control\_port.writedata}
00837             data\_to\_cpu   => mm_interconnect_0_spi_lms_spi_control_port_readdata,\textcolor{keyword}{        --                
       .readdata}
00838             mem\_addr      => mm_interconnect_0_spi_lms_spi_control_port_address,\textcolor{keyword}{         --                
       .address}
00839             read\_n        => 
      mm_interconnect_0_spi_lms_spi_control_port_read_ports_inv,\textcolor{keyword}{  --                 .read\_n}
00840             spi\_select    => 
      mm_interconnect_0_spi_lms_spi_control_port_chipselect,\textcolor{keyword}{      --                 .chipselect}
00841             write\_n       => 
      mm_interconnect_0_spi_lms_spi_control_port_write_ports_inv,\textcolor{keyword}{ --                 .write\_n}
00842             irq           => irq_mapper_receiver1_irq,\textcolor{keyword}{                                   --             
       irq.irq}
00843             MISO          => spi_lms_external_MISO,\textcolor{keyword}{                                      --        
       external.export}
00844             MOSI          => spi_lms_external_MOSI,\textcolor{keyword}{                                      --                
       .export}
00845             SCLK          => spi_lms_external_SCLK,\textcolor{keyword}{                                      --                
       .export}
00846             SS\_n          => spi_lms_external_SS_n                                       \textcolor{keyword}{--                
       .export}
00847         \textcolor{vhdlchar}{)};
00848 
00849     switch : \textcolor{keywordflow}{component} lms\_ctr\_switch
00850         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00851             clk      => clk_clk,\textcolor{keyword}{                                  --                 clk.clk}
00852             reset\_n  => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{ --               reset.reset\_n}
00853             address  => mm_interconnect_0_switch_s1_address,\textcolor{keyword}{      --                  s1.address}
00854             readdata => mm_interconnect_0_switch_s1_readdata,\textcolor{keyword}{     --                    .readdata}
00855             in\_port  => switch_external_connection_export         \textcolor{keyword}{-- external\_connection.export}
00856         \textcolor{vhdlchar}{)};
00857 
00858     sysid_qsys_0 : \textcolor{keywordflow}{component} lms\_ctr\_sysid\_qsys\_0
00859         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00860             clock    => clk_clk,\textcolor{keyword}{                                                 --           clk.clk}
00861             reset\_n  => rst_controller_reset_out_reset_ports_inv,\textcolor{keyword}{                --         reset.reset\_n}
00862             readdata => mm_interconnect_0_sysid_qsys_0_control_slave_readdata,\textcolor{keyword}{   -- control\_slave.readdata}
00863             address  => mm_interconnect_0_sysid_qsys_0_control_slave_address\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{keyword}{  --              .address}
00864         \textcolor{vhdlchar}{)};
00865 
00866     nios2_cpu_custom_instruction_master_translator : \textcolor{keywordflow}{component} altera\_customins\_master\_translator
00867         \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
00868             SHARED\_COMB\_AND\_MULTI => \textcolor{vhdllogic}{1}
00869         \textcolor{vhdlchar}{)}
00870         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00871             ci\_slave\_dataa            => 
      nios2_cpu_custom_instruction_master_dataa,\textcolor{keyword}{                              --       ci\_slave.dataa}
00872             ci\_slave\_datab            => 
      nios2_cpu_custom_instruction_master_datab,\textcolor{keyword}{                              --               .datab}
00873             ci\_slave\_result           => 
      nios2_cpu_custom_instruction_master_result,\textcolor{keyword}{                             --               .result}
00874             ci\_slave\_n                => nios2_cpu_custom_instruction_master_n,\textcolor{keyword}{                            
            --               .n}
00875             ci\_slave\_readra           => 
      nios2_cpu_custom_instruction_master_readra,\textcolor{keyword}{                             --               .readra}
00876             ci\_slave\_readrb           => 
      nios2_cpu_custom_instruction_master_readrb,\textcolor{keyword}{                             --               .readrb}
00877             ci\_slave\_writerc          => 
      nios2_cpu_custom_instruction_master_writerc,\textcolor{keyword}{                            --               .writerc}
00878             ci\_slave\_a                => nios2_cpu_custom_instruction_master_a,\textcolor{keyword}{                            
            --               .a}
00879             ci\_slave\_b                => nios2_cpu_custom_instruction_master_b,\textcolor{keyword}{                            
            --               .b}
00880             ci\_slave\_c                => nios2_cpu_custom_instruction_master_c,\textcolor{keyword}{                            
            --               .c}
00881             ci\_slave\_ipending         => 
      nios2_cpu_custom_instruction_master_ipending,\textcolor{keyword}{                           --               .ipending}
00882             ci\_slave\_estatus          => 
      nios2_cpu_custom_instruction_master_estatus,\textcolor{keyword}{                            --               .estatus}
00883             comb\_ci\_master\_dataa      => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_dataa,\textcolor{keyword}{    -- comb\_ci\_master.dataa}
00884             comb\_ci\_master\_datab      => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_datab,\textcolor{keyword}{    --               .datab}
00885             comb\_ci\_master\_result     => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_result,\textcolor{keyword}{   --               .result}
00886             comb\_ci\_master\_n          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_n,\textcolor{keyword}{        --               .n}
00887             comb\_ci\_master\_readra     => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_readra,\textcolor{keyword}{   --               .readra}
00888             comb\_ci\_master\_readrb     => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_readrb,\textcolor{keyword}{   --               .readrb}
00889             comb\_ci\_master\_writerc    => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_writerc,\textcolor{keyword}{  --               .writerc}
00890             comb\_ci\_master\_a          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_a,\textcolor{keyword}{        --               .a}
00891             comb\_ci\_master\_b          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_b,\textcolor{keyword}{        --               .b}
00892             comb\_ci\_master\_c          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_c,\textcolor{keyword}{        --               .c}
00893             comb\_ci\_master\_ipending   => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_ipending,\textcolor{keyword}{ --               .ipending}
00894             comb\_ci\_master\_estatus    => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_estatus,\textcolor{keyword}{  --               .estatus}
00895             ci\_slave\_multi\_clk        => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00896             ci\_slave\_multi\_reset      => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00897             ci\_slave\_multi\_clken      => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00898             ci\_slave\_multi\_reset\_req  => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00899             ci\_slave\_multi\_start      => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00900             ci\_slave\_multi\_done       => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00901             ci\_slave\_multi\_dataa      => "\textcolor{vhdllogic}{00000000000000000000000000000000}",\textcolor{keyword}{                               
            --    (terminated)}
00902             ci\_slave\_multi\_datab      => "\textcolor{vhdllogic}{00000000000000000000000000000000}",\textcolor{keyword}{                               
            --    (terminated)}
00903             ci\_slave\_multi\_result     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00904             ci\_slave\_multi\_n          => "\textcolor{vhdllogic}{00000000}",\textcolor{keyword}{                                                       
            --    (terminated)}
00905             ci\_slave\_multi\_readra     => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00906             ci\_slave\_multi\_readrb     => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00907             ci\_slave\_multi\_writerc    => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00908             ci\_slave\_multi\_a          => "\textcolor{vhdllogic}{00000}",\textcolor{keyword}{                                                          
            --    (terminated)}
00909             ci\_slave\_multi\_b          => "\textcolor{vhdllogic}{00000}",\textcolor{keyword}{                                                          
            --    (terminated)}
00910             ci\_slave\_multi\_c          => "\textcolor{vhdllogic}{00000}",\textcolor{keyword}{                                                          
            --    (terminated)}
00911             multi\_ci\_master\_clk       => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00912             multi\_ci\_master\_reset     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00913             multi\_ci\_master\_clken     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00914             multi\_ci\_master\_reset\_req => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00915             multi\_ci\_master\_start     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00916             multi\_ci\_master\_done      => '0',\textcolor{keyword}{                                                              
            --    (terminated)}
00917             multi\_ci\_master\_dataa     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00918             multi\_ci\_master\_datab     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00919             multi\_ci\_master\_result    => "\textcolor{vhdllogic}{00000000000000000000000000000000}",\textcolor{keyword}{                               
            --    (terminated)}
00920             multi\_ci\_master\_n         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00921             multi\_ci\_master\_readra    => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00922             multi\_ci\_master\_readrb    => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00923             multi\_ci\_master\_writerc   => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00924             multi\_ci\_master\_a         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00925             multi\_ci\_master\_b         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                             
            --    (terminated)}
00926             multi\_ci\_master\_c         => \textcolor{keywordflow}{open}                                                              
            \textcolor{keyword}{--    (terminated)}
00927         \textcolor{vhdlchar}{)};
00928 
00929     nios2_cpu_custom_instruction_master_comb_xconnect : \textcolor{keywordflow}{component} 
      lms\_ctr\_nios2\_cpu\_custom\_instruction\_master\_comb\_xconnect
00930         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00931             ci\_slave\_dataa      => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_dataa,\textcolor{keyword}{    --   ci\_slave.dataa}
00932             ci\_slave\_datab      => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_datab,\textcolor{keyword}{    --           .datab}
00933             ci\_slave\_result     => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_result,\textcolor{keyword}{   --           .result}
00934             ci\_slave\_n          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_n,\textcolor{keyword}{        --           .n}
00935             ci\_slave\_readra     => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_readra,\textcolor{keyword}{   --           .readra}
00936             ci\_slave\_readrb     => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_readrb,\textcolor{keyword}{   --           .readrb}
00937             ci\_slave\_writerc    => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_writerc,\textcolor{keyword}{  --           .writerc}
00938             ci\_slave\_a          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_a,\textcolor{keyword}{        --           .a}
00939             ci\_slave\_b          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_b,\textcolor{keyword}{        --           .b}
00940             ci\_slave\_c          => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_c,\textcolor{keyword}{        --           .c}
00941             ci\_slave\_ipending   => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_ipending,\textcolor{keyword}{ --           .ipending}
00942             ci\_slave\_estatus    => 
      nios2_cpu_custom_instruction_master_translator_comb_ci_master_estatus,\textcolor{keyword}{  --           .estatus}
00943             ci\_master0\_dataa    => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_dataa,\textcolor{keyword}{     -- ci\_master0.dataa}
00944             ci\_master0\_datab    => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_datab,\textcolor{keyword}{     --           .datab}
00945             ci\_master0\_result   => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_result,\textcolor{keyword}{    --           .result}
00946             ci\_master0\_n        => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_n,\textcolor{keyword}{         --           .n}
00947             ci\_master0\_readra   => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_readra,\textcolor{keyword}{    --           .readra}
00948             ci\_master0\_readrb   => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_readrb,\textcolor{keyword}{    --           .readrb}
00949             ci\_master0\_writerc  => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_writerc,\textcolor{keyword}{   --           .writerc}
00950             ci\_master0\_a        => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_a,\textcolor{keyword}{         --           .a}
00951             ci\_master0\_b        => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_b,\textcolor{keyword}{         --           .b}
00952             ci\_master0\_c        => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_c,\textcolor{keyword}{         --           .c}
00953             ci\_master0\_ipending => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_ipending,\textcolor{keyword}{  --           .ipending}
00954             ci\_master0\_estatus  => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_estatus    \textcolor{keyword}{--           .estatus}
00955         \textcolor{vhdlchar}{)};
00956 
00957     nios2_cpu_custom_instruction_master_comb_slave_translator0 : \textcolor{keywordflow}{component} 
      altera\_customins\_slave\_translator
00958         \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
00959             N\_WIDTH          => \textcolor{vhdllogic}{8},
00960             USE\_DONE         => \textcolor{vhdllogic}{0},
00961             NUM\_FIXED\_CYCLES => \textcolor{vhdllogic}{1}
00962         \textcolor{vhdlchar}{)}
00963         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00964             ci\_slave\_dataa      => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_dataa,\textcolor{keyword}{          --  ci\_slave.dataa}
00965             ci\_slave\_datab      => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_datab,\textcolor{keyword}{          --          .datab}
00966             ci\_slave\_result     => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_result,\textcolor{keyword}{         --          .result}
00967             ci\_slave\_n          => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_n,\textcolor{keyword}{              --          .n}
00968             ci\_slave\_readra     => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_readra,\textcolor{keyword}{         --          .readra}
00969             ci\_slave\_readrb     => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_readrb,\textcolor{keyword}{         --          .readrb}
00970             ci\_slave\_writerc    => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_writerc,\textcolor{keyword}{        --          .writerc}
00971             ci\_slave\_a          => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_a,\textcolor{keyword}{              --          .a}
00972             ci\_slave\_b          => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_b,\textcolor{keyword}{              --          .b}
00973             ci\_slave\_c          => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_c,\textcolor{keyword}{              --          .c}
00974             ci\_slave\_ipending   => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_ipending,\textcolor{keyword}{       --          .ipending}
00975             ci\_slave\_estatus    => 
      nios2_cpu_custom_instruction_master_comb_xconnect_ci_master0_estatus,\textcolor{keyword}{        --          .estatus}
00976             ci\_master\_dataa     => 
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_dataa,\textcolor{keyword}{  -- ci\_master.dataa}
00977             ci\_master\_datab     => 
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_datab,\textcolor{keyword}{  --          .datab}
00978             ci\_master\_result    => 
      nios2_cpu_custom_instruction_master_comb_slave_translator0_ci_master_result,\textcolor{keyword}{ --          .result}
00979             ci\_master\_n         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00980             ci\_master\_readra    => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00981             ci\_master\_readrb    => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00982             ci\_master\_writerc   => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00983             ci\_master\_a         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00984             ci\_master\_b         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00985             ci\_master\_c         => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00986             ci\_master\_ipending  => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00987             ci\_master\_estatus   => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00988             ci\_master\_clk       => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00989             ci\_master\_clken     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00990             ci\_master\_reset\_req => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00991             ci\_master\_reset     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00992             ci\_master\_start     => \textcolor{keywordflow}{open},\textcolor{keyword}{                                                                   
           -- (terminated)}
00993             ci\_master\_done      => '0',\textcolor{keyword}{                                                                    
           -- (terminated)}
00994             ci\_slave\_clk        => '0',\textcolor{keyword}{                                                                    
           -- (terminated)}
00995             ci\_slave\_clken      => '0',\textcolor{keyword}{                                                                    
           -- (terminated)}
00996             ci\_slave\_reset\_req  => '0',\textcolor{keyword}{                                                                    
           -- (terminated)}
00997             ci\_slave\_reset      => '0',\textcolor{keyword}{                                                                    
           -- (terminated)}
00998             ci\_slave\_start      => '0',\textcolor{keyword}{                                                                    
           -- (terminated)}
00999             ci\_slave\_done       => \textcolor{keywordflow}{open}                                                                    
           \textcolor{keyword}{-- (terminated)}
01000         \textcolor{vhdlchar}{)};
01001 
01002     mm_interconnect_0 : \textcolor{keywordflow}{component} lms\_ctr\_mm\_interconnect\_0
01003         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
01004             clk\_main\_clk\_clk                            => clk_clk,\textcolor{keyword}{                                        
                   --                          clk\_main\_clk.clk}
01005             nios2\_cpu\_reset\_reset\_bridge\_in\_reset\_reset => 
      rst_controller_reset_out_reset,\textcolor{keyword}{                              -- nios2\_cpu\_reset\_reset\_bridge\_in\_reset.reset}
01006             nios2\_cpu\_data\_master\_address               => 
      nios2_cpu_data_master_address,\textcolor{keyword}{                               --                
       nios2\_cpu\_data\_master.address}
01007             nios2\_cpu\_data\_master\_waitrequest           => 
      nios2_cpu_data_master_waitrequest,\textcolor{keyword}{                           --                                     
       .waitrequest}
01008             nios2\_cpu\_data\_master\_byteenable            => 
      nios2_cpu_data_master_byteenable,\textcolor{keyword}{                            --                                     
       .byteenable}
01009             nios2\_cpu\_data\_master\_read                  => 
      nios2_cpu_data_master_read,\textcolor{keyword}{                                  --                                      .read}
01010             nios2\_cpu\_data\_master\_readdata              => 
      nios2_cpu_data_master_readdata,\textcolor{keyword}{                              --                                     
       .readdata}
01011             nios2\_cpu\_data\_master\_write                 => 
      nios2_cpu_data_master_write,\textcolor{keyword}{                                 --                                      .write}
01012             nios2\_cpu\_data\_master\_writedata             => 
      nios2_cpu_data_master_writedata,\textcolor{keyword}{                             --                                     
       .writedata}
01013             nios2\_cpu\_data\_master\_debugaccess           => 
      nios2_cpu_data_master_debugaccess,\textcolor{keyword}{                           --                                     
       .debugaccess}
01014             nios2\_cpu\_instruction\_master\_address        => 
      nios2_cpu_instruction_master_address,\textcolor{keyword}{                        --         
       nios2\_cpu\_instruction\_master.address}
01015             nios2\_cpu\_instruction\_master\_waitrequest    => 
      nios2_cpu_instruction_master_waitrequest,\textcolor{keyword}{                    --                                     
       .waitrequest}
01016             nios2\_cpu\_instruction\_master\_read           => 
      nios2_cpu_instruction_master_read,\textcolor{keyword}{                           --                                      .read}
01017             nios2\_cpu\_instruction\_master\_readdata       => 
      nios2_cpu_instruction_master_readdata,\textcolor{keyword}{                       --                                     
       .readdata}
01018             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_address        => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_address,\textcolor{keyword}{      --         
       Av\_FIFO\_Int\_0\_avalon\_slave\_0.address}
01019             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_write          => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_write,\textcolor{keyword}{        --                                      .write}
01020             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_read           => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_read,\textcolor{keyword}{         --                                      .read}
01021             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_readdata       => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_readdata,\textcolor{keyword}{     --                                     
       .readdata}
01022             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_writedata      => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_writedata,\textcolor{keyword}{    --                                     
       .writedata}
01023             Av\_FIFO\_Int\_0\_avalon\_slave\_0\_chipselect     => 
      mm_interconnect_0_av_fifo_int_0_avalon_slave_0_chipselect,\textcolor{keyword}{   --                                     
       .chipselect}
01024             i2c\_opencores\_0\_avalon\_slave\_0\_address      => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_address,\textcolor{keyword}{    --       
       i2c\_opencores\_0\_avalon\_slave\_0.address}
01025             i2c\_opencores\_0\_avalon\_slave\_0\_write        => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_write,\textcolor{keyword}{      --                                      .write}
01026             i2c\_opencores\_0\_avalon\_slave\_0\_readdata     => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_readdata,\textcolor{keyword}{   --                                     
       .readdata}
01027             i2c\_opencores\_0\_avalon\_slave\_0\_writedata    => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_writedata,\textcolor{keyword}{  --                                     
       .writedata}
01028             i2c\_opencores\_0\_avalon\_slave\_0\_waitrequest  => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_inv,\textcolor{keyword}{        --                                     
       .waitrequest}
01029             i2c\_opencores\_0\_avalon\_slave\_0\_chipselect   => 
      mm_interconnect_0_i2c_opencores_0_avalon_slave_0_chipselect,\textcolor{keyword}{ --                                     
       .chipselect}
01030             leds\_s1\_address                             => 
      mm_interconnect_0_leds_s1_address,\textcolor{keyword}{                           --                              
       leds\_s1.address}
01031             leds\_s1\_write                               => 
      mm_interconnect_0_leds_s1_write,\textcolor{keyword}{                             --                                      .write}
01032             leds\_s1\_readdata                            => 
      mm_interconnect_0_leds_s1_readdata,\textcolor{keyword}{                          --                                     
       .readdata}
01033             leds\_s1\_writedata                           => 
      mm_interconnect_0_leds_s1_writedata,\textcolor{keyword}{                         --                                     
       .writedata}
01034             leds\_s1\_chipselect                          => 
      mm_interconnect_0_leds_s1_chipselect,\textcolor{keyword}{                        --                                     
       .chipselect}
01035             lms\_ctr\_gpio\_s1\_address                     => 
      mm_interconnect_0_lms_ctr_gpio_s1_address,\textcolor{keyword}{                   --                      
       lms\_ctr\_gpio\_s1.address}
01036             lms\_ctr\_gpio\_s1\_write                       => 
      mm_interconnect_0_lms_ctr_gpio_s1_write,\textcolor{keyword}{                     --                                      .write}
01037             lms\_ctr\_gpio\_s1\_readdata                    => 
      mm_interconnect_0_lms_ctr_gpio_s1_readdata,\textcolor{keyword}{                  --                                     
       .readdata}
01038             lms\_ctr\_gpio\_s1\_writedata                   => 
      mm_interconnect_0_lms_ctr_gpio_s1_writedata,\textcolor{keyword}{                 --                                     
       .writedata}
01039             lms\_ctr\_gpio\_s1\_chipselect                  => 
      mm_interconnect_0_lms_ctr_gpio_s1_chipselect,\textcolor{keyword}{                --                                     
       .chipselect}
01040             nios2\_cpu\_debug\_mem\_slave\_address           => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_address,\textcolor{keyword}{         --            
       nios2\_cpu\_debug\_mem\_slave.address}
01041             nios2\_cpu\_debug\_mem\_slave\_write             => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_write,\textcolor{keyword}{           --                                      .write}
01042             nios2\_cpu\_debug\_mem\_slave\_read              => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_read,\textcolor{keyword}{            --                                      .read}
01043             nios2\_cpu\_debug\_mem\_slave\_readdata          => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_readdata,\textcolor{keyword}{        --                                     
       .readdata}
01044             nios2\_cpu\_debug\_mem\_slave\_writedata         => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_writedata,\textcolor{keyword}{       --                                     
       .writedata}
01045             nios2\_cpu\_debug\_mem\_slave\_byteenable        => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_byteenable,\textcolor{keyword}{      --                                     
       .byteenable}
01046             nios2\_cpu\_debug\_mem\_slave\_waitrequest       => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_waitrequest,\textcolor{keyword}{     --                                     
       .waitrequest}
01047             nios2\_cpu\_debug\_mem\_slave\_debugaccess       => 
      mm_interconnect_0_nios2_cpu_debug_mem_slave_debugaccess,\textcolor{keyword}{     --                                     
       .debugaccess}
01048             oc\_mem\_s1\_address                           => 
      mm_interconnect_0_oc_mem_s1_address,\textcolor{keyword}{                         --                            
       oc\_mem\_s1.address}
01049             oc\_mem\_s1\_write                             => 
      mm_interconnect_0_oc_mem_s1_write,\textcolor{keyword}{                           --                                      .write}
01050             oc\_mem\_s1\_readdata                          => 
      mm_interconnect_0_oc_mem_s1_readdata,\textcolor{keyword}{                        --                                     
       .readdata}
01051             oc\_mem\_s1\_writedata                         => 
      mm_interconnect_0_oc_mem_s1_writedata,\textcolor{keyword}{                       --                                     
       .writedata}
01052             oc\_mem\_s1\_byteenable                        => 
      mm_interconnect_0_oc_mem_s1_byteenable,\textcolor{keyword}{                      --                                     
       .byteenable}
01053             oc\_mem\_s1\_chipselect                        => 
      mm_interconnect_0_oc_mem_s1_chipselect,\textcolor{keyword}{                      --                                     
       .chipselect}
01054             oc\_mem\_s1\_clken                             => 
      mm_interconnect_0_oc_mem_s1_clken,\textcolor{keyword}{                           --                                      .clken}
01055             spi\_1\_ADF\_spi\_control\_port\_address          => 
      mm_interconnect_0_spi_1_adf_spi_control_port_address,\textcolor{keyword}{        --           
       spi\_1\_ADF\_spi\_control\_port.address}
01056             spi\_1\_ADF\_spi\_control\_port\_write            => 
      mm_interconnect_0_spi_1_adf_spi_control_port_write,\textcolor{keyword}{          --                                      .write}
01057             spi\_1\_ADF\_spi\_control\_port\_read             => 
      mm_interconnect_0_spi_1_adf_spi_control_port_read,\textcolor{keyword}{           --                                      .read}
01058             spi\_1\_ADF\_spi\_control\_port\_readdata         => 
      mm_interconnect_0_spi_1_adf_spi_control_port_readdata,\textcolor{keyword}{       --                                     
       .readdata}
01059             spi\_1\_ADF\_spi\_control\_port\_writedata        => 
      mm_interconnect_0_spi_1_adf_spi_control_port_writedata,\textcolor{keyword}{      --                                     
       .writedata}
01060             spi\_1\_ADF\_spi\_control\_port\_chipselect       => 
      mm_interconnect_0_spi_1_adf_spi_control_port_chipselect,\textcolor{keyword}{     --                                     
       .chipselect}
01061             spi\_1\_DAC\_spi\_control\_port\_address          => 
      mm_interconnect_0_spi_1_dac_spi_control_port_address,\textcolor{keyword}{        --           
       spi\_1\_DAC\_spi\_control\_port.address}
01062             spi\_1\_DAC\_spi\_control\_port\_write            => 
      mm_interconnect_0_spi_1_dac_spi_control_port_write,\textcolor{keyword}{          --                                      .write}
01063             spi\_1\_DAC\_spi\_control\_port\_read             => 
      mm_interconnect_0_spi_1_dac_spi_control_port_read,\textcolor{keyword}{           --                                      .read}
01064             spi\_1\_DAC\_spi\_control\_port\_readdata         => 
      mm_interconnect_0_spi_1_dac_spi_control_port_readdata,\textcolor{keyword}{       --                                     
       .readdata}
01065             spi\_1\_DAC\_spi\_control\_port\_writedata        => 
      mm_interconnect_0_spi_1_dac_spi_control_port_writedata,\textcolor{keyword}{      --                                     
       .writedata}
01066             spi\_1\_DAC\_spi\_control\_port\_chipselect       => 
      mm_interconnect_0_spi_1_dac_spi_control_port_chipselect,\textcolor{keyword}{     --                                     
       .chipselect}
01067             spi\_lms\_spi\_control\_port\_address            => 
      mm_interconnect_0_spi_lms_spi_control_port_address,\textcolor{keyword}{          --             
       spi\_lms\_spi\_control\_port.address}
01068             spi\_lms\_spi\_control\_port\_write              => 
      mm_interconnect_0_spi_lms_spi_control_port_write,\textcolor{keyword}{            --                                      .write}
01069             spi\_lms\_spi\_control\_port\_read               => 
      mm_interconnect_0_spi_lms_spi_control_port_read,\textcolor{keyword}{             --                                      .read}
01070             spi\_lms\_spi\_control\_port\_readdata           => 
      mm_interconnect_0_spi_lms_spi_control_port_readdata,\textcolor{keyword}{         --                                     
       .readdata}
01071             spi\_lms\_spi\_control\_port\_writedata          => 
      mm_interconnect_0_spi_lms_spi_control_port_writedata,\textcolor{keyword}{        --                                     
       .writedata}
01072             spi\_lms\_spi\_control\_port\_chipselect         => 
      mm_interconnect_0_spi_lms_spi_control_port_chipselect,\textcolor{keyword}{       --                                     
       .chipselect}
01073             switch\_s1\_address                           => 
      mm_interconnect_0_switch_s1_address,\textcolor{keyword}{                         --                            
       switch\_s1.address}
01074             switch\_s1\_readdata                          => 
      mm_interconnect_0_switch_s1_readdata,\textcolor{keyword}{                        --                                     
       .readdata}
01075             sysid\_qsys\_0\_control\_slave\_address          => 
      mm_interconnect_0_sysid_qsys_0_control_slave_address,\textcolor{keyword}{        --           
       sysid\_qsys\_0\_control\_slave.address}
01076             sysid\_qsys\_0\_control\_slave\_readdata         => 
      mm_interconnect_0_sysid_qsys_0_control_slave_readdata        \textcolor{keyword}{--                                     
       .readdata}
01077         \textcolor{vhdlchar}{)};
01078 
01079     irq_mapper : \textcolor{keywordflow}{component} lms\_ctr\_irq\_mapper
01080         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
01081             clk           => clk_clk,\textcolor{keyword}{                        --       clk.clk}
01082             reset         => rst_controller_reset_out_reset,\textcolor{keyword}{ -- clk\_reset.reset}
01083             receiver0\_irq => irq_mapper_receiver0_irq,\textcolor{keyword}{       -- receiver0.irq}
01084             receiver1\_irq => irq_mapper_receiver1_irq,\textcolor{keyword}{       -- receiver1.irq}
01085             receiver2\_irq => irq_mapper_receiver2_irq,\textcolor{keyword}{       -- receiver2.irq}
01086             receiver3\_irq => irq_mapper_receiver3_irq,\textcolor{keyword}{       -- receiver3.irq}
01087             sender\_irq    => nios2_cpu_irq_irq               \textcolor{keyword}{--    sender.irq}
01088         \textcolor{vhdlchar}{)};
01089 
01090     rst_controller : \textcolor{keywordflow}{component} altera\_reset\_controller
01091         \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
01092             NUM\_RESET\_INPUTS          => \textcolor{vhdllogic}{2},
01093             OUTPUT\_RESET\_SYNC\_EDGES   => \textcolor{keyword}{"deassert"},
01094             SYNC\_DEPTH                => \textcolor{vhdllogic}{2},
01095             RESET\_REQUEST\_PRESENT     => \textcolor{vhdllogic}{1},
01096             RESET\_REQ\_WAIT\_TIME       => \textcolor{vhdllogic}{1},
01097             MIN\_RST\_ASSERTION\_TIME    => \textcolor{vhdllogic}{3},
01098             RESET\_REQ\_EARLY\_DSRT\_TIME => \textcolor{vhdllogic}{1},
01099             USE\_RESET\_REQUEST\_IN0     => \textcolor{vhdllogic}{0},
01100             USE\_RESET\_REQUEST\_IN1     => \textcolor{vhdllogic}{0},
01101             USE\_RESET\_REQUEST\_IN2     => \textcolor{vhdllogic}{0},
01102             USE\_RESET\_REQUEST\_IN3     => \textcolor{vhdllogic}{0},
01103             USE\_RESET\_REQUEST\_IN4     => \textcolor{vhdllogic}{0},
01104             USE\_RESET\_REQUEST\_IN5     => \textcolor{vhdllogic}{0},
01105             USE\_RESET\_REQUEST\_IN6     => \textcolor{vhdllogic}{0},
01106             USE\_RESET\_REQUEST\_IN7     => \textcolor{vhdllogic}{0},
01107             USE\_RESET\_REQUEST\_IN8     => \textcolor{vhdllogic}{0},
01108             USE\_RESET\_REQUEST\_IN9     => \textcolor{vhdllogic}{0},
01109             USE\_RESET\_REQUEST\_IN10    => \textcolor{vhdllogic}{0},
01110             USE\_RESET\_REQUEST\_IN11    => \textcolor{vhdllogic}{0},
01111             USE\_RESET\_REQUEST\_IN12    => \textcolor{vhdllogic}{0},
01112             USE\_RESET\_REQUEST\_IN13    => \textcolor{vhdllogic}{0},
01113             USE\_RESET\_REQUEST\_IN14    => \textcolor{vhdllogic}{0},
01114             USE\_RESET\_REQUEST\_IN15    => \textcolor{vhdllogic}{0},
01115             ADAPT\_RESET\_REQUEST       => \textcolor{vhdllogic}{0}
01116         \textcolor{vhdlchar}{)}
01117         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
01118             reset\_in0      => nios2_cpu_debug_reset_request_reset,\textcolor{keyword}{ -- reset\_in0.reset}
01119             reset\_in1      => nios2_cpu_debug_reset_request_reset,\textcolor{keyword}{ -- reset\_in1.reset}
01120             clk            => clk_clk,\textcolor{keyword}{                             --       clk.clk}
01121             reset\_out      => rst_controller_reset_out_reset,\textcolor{keyword}{      -- reset\_out.reset}
01122             reset\_req      => rst_controller_reset_out_reset_req,\textcolor{keyword}{  --          .reset\_req}
01123             reset\_req\_in0  => '0',\textcolor{keyword}{                                 -- (terminated)}
01124             reset\_req\_in1  => '0',\textcolor{keyword}{                                 -- (terminated)}
01125             reset\_in2      => '0',\textcolor{keyword}{                                 -- (terminated)}
01126             reset\_req\_in2  => '0',\textcolor{keyword}{                                 -- (terminated)}
01127             reset\_in3      => '0',\textcolor{keyword}{                                 -- (terminated)}
01128             reset\_req\_in3  => '0',\textcolor{keyword}{                                 -- (terminated)}
01129             reset\_in4      => '0',\textcolor{keyword}{                                 -- (terminated)}
01130             reset\_req\_in4  => '0',\textcolor{keyword}{                                 -- (terminated)}
01131             reset\_in5      => '0',\textcolor{keyword}{                                 -- (terminated)}
01132             reset\_req\_in5  => '0',\textcolor{keyword}{                                 -- (terminated)}
01133             reset\_in6      => '0',\textcolor{keyword}{                                 -- (terminated)}
01134             reset\_req\_in6  => '0',\textcolor{keyword}{                                 -- (terminated)}
01135             reset\_in7      => '0',\textcolor{keyword}{                                 -- (terminated)}
01136             reset\_req\_in7  => '0',\textcolor{keyword}{                                 -- (terminated)}
01137             reset\_in8      => '0',\textcolor{keyword}{                                 -- (terminated)}
01138             reset\_req\_in8  => '0',\textcolor{keyword}{                                 -- (terminated)}
01139             reset\_in9      => '0',\textcolor{keyword}{                                 -- (terminated)}
01140             reset\_req\_in9  => '0',\textcolor{keyword}{                                 -- (terminated)}
01141             reset\_in10     => '0',\textcolor{keyword}{                                 -- (terminated)}
01142             reset\_req\_in10 => '0',\textcolor{keyword}{                                 -- (terminated)}
01143             reset\_in11     => '0',\textcolor{keyword}{                                 -- (terminated)}
01144             reset\_req\_in11 => '0',\textcolor{keyword}{                                 -- (terminated)}
01145             reset\_in12     => '0',\textcolor{keyword}{                                 -- (terminated)}
01146             reset\_req\_in12 => '0',\textcolor{keyword}{                                 -- (terminated)}
01147             reset\_in13     => '0',\textcolor{keyword}{                                 -- (terminated)}
01148             reset\_req\_in13 => '0',\textcolor{keyword}{                                 -- (terminated)}
01149             reset\_in14     => '0',\textcolor{keyword}{                                 -- (terminated)}
01150             reset\_req\_in14 => '0',\textcolor{keyword}{                                 -- (terminated)}
01151             reset\_in15     => '0',\textcolor{keyword}{                                 -- (terminated)}
01152             reset\_req\_in15 => '0'                                  \textcolor{keyword}{-- (terminated)}
01153         \textcolor{vhdlchar}{)};
01154 
01155     \textcolor{vhdlchar}{mm_interconnect_0_i2c_opencores_0_avalon_slave_0_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      i2c_opencores_0_avalon_slave_0_waitrequest};
01156 
01157     \textcolor{vhdlchar}{mm_interconnect_0_leds_s1_write_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_leds_s1_write};
01158 
01159     \textcolor{vhdlchar}{mm_interconnect_0_lms_ctr_gpio_s1_write_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_lms_ctr_gpio_s1_write};
01160 
01161     \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_read_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_spi_lms_spi_control_port_read};
01162 
01163     \textcolor{vhdlchar}{mm_interconnect_0_spi_lms_spi_control_port_write_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_spi_lms_spi_control_port_write};
01164 
01165     \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_read_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_spi_1_dac_spi_control_port_read};
01166 
01167     \textcolor{vhdlchar}{mm_interconnect_0_spi_1_dac_spi_control_port_write_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_spi_1_dac_spi_control_port_write};
01168 
01169     \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_read_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_spi_1_adf_spi_control_port_read};
01170 
01171     \textcolor{vhdlchar}{mm_interconnect_0_spi_1_adf_spi_control_port_write_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      mm_interconnect_0_spi_1_adf_spi_control_port_write};
01172 
01173     \textcolor{vhdlchar}{rst_controller_reset_out_reset_ports_inv} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{
      rst_controller_reset_out_reset};
01174 
01175 \textcolor{keywordflow}{end} \textcolor{keywordflow}{architecture} \textcolor{vhdlchar}{rtl};\textcolor{keyword}{ -- of lms\_ctr}
\end{DoxyCode}
