
solar_tracker_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080c8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08008268  08008268  00009268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008448  08008448  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008448  08008448  00009448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008450  08008450  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008450  08008450  00009450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008454  08008454  00009454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008458  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d80  20000060  080084b8  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004de0  080084b8  0000ade0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019da3  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de4  00000000  00000000  00023e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001620  00000000  00000000  00027c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000111b  00000000  00000000  00029238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7cc  00000000  00000000  0002a353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4c7  00000000  00000000  00044b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4501  00000000  00000000  0005efe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001034e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060d4  00000000  00000000  0010352c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00109600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008250 	.word	0x08008250

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008250 	.word	0x08008250

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	463b      	mov	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ce:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005d0:	4a3d      	ldr	r2, [pc, #244]	@ (80006c8 <MX_ADC1_Init+0x10c>)
 80005d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005d4:	4b3b      	ldr	r3, [pc, #236]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005dc:	4b39      	ldr	r3, [pc, #228]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005e2:	4b38      	ldr	r3, [pc, #224]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005e8:	4b36      	ldr	r3, [pc, #216]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ee:	4b35      	ldr	r3, [pc, #212]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005f6:	4b33      	ldr	r3, [pc, #204]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b31      	ldr	r3, [pc, #196]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005fe:	4a33      	ldr	r2, [pc, #204]	@ (80006cc <MX_ADC1_Init+0x110>)
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000602:	4b30      	ldr	r3, [pc, #192]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000608:	4b2e      	ldr	r3, [pc, #184]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800060a:	2205      	movs	r2, #5
 800060c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800060e:	4b2d      	ldr	r3, [pc, #180]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000610:	2201      	movs	r2, #1
 8000612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000616:	4b2b      	ldr	r3, [pc, #172]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000618:	2201      	movs	r2, #1
 800061a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061c:	4829      	ldr	r0, [pc, #164]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800061e:	f000 ff43 	bl	80014a8 <HAL_ADC_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000628:	f000 fcf6 	bl	8001018 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800062c:	2309      	movs	r3, #9
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000630:	2301      	movs	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000634:	2304      	movs	r3, #4
 8000636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	4821      	ldr	r0, [pc, #132]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800063e:	f001 f889 	bl	8001754 <HAL_ADC_ConfigChannel>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000648:	f000 fce6 	bl	8001018 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800064c:	230a      	movs	r3, #10
 800064e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000650:	2302      	movs	r3, #2
 8000652:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000654:	463b      	mov	r3, r7
 8000656:	4619      	mov	r1, r3
 8000658:	481a      	ldr	r0, [pc, #104]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800065a:	f001 f87b 	bl	8001754 <HAL_ADC_ConfigChannel>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000664:	f000 fcd8 	bl	8001018 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000668:	230b      	movs	r3, #11
 800066a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800066c:	2303      	movs	r3, #3
 800066e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000670:	463b      	mov	r3, r7
 8000672:	4619      	mov	r1, r3
 8000674:	4813      	ldr	r0, [pc, #76]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000676:	f001 f86d 	bl	8001754 <HAL_ADC_ConfigChannel>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000680:	f000 fcca 	bl	8001018 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000684:	230c      	movs	r3, #12
 8000686:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000688:	2304      	movs	r3, #4
 800068a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068c:	463b      	mov	r3, r7
 800068e:	4619      	mov	r1, r3
 8000690:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000692:	f001 f85f 	bl	8001754 <HAL_ADC_ConfigChannel>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800069c:	f000 fcbc 	bl	8001018 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80006a0:	230d      	movs	r3, #13
 80006a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80006a4:	2305      	movs	r3, #5
 80006a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a8:	463b      	mov	r3, r7
 80006aa:	4619      	mov	r1, r3
 80006ac:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80006ae:	f001 f851 	bl	8001754 <HAL_ADC_ConfigChannel>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80006b8:	f000 fcae 	bl	8001018 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	2000007c 	.word	0x2000007c
 80006c8:	40012000 	.word	0x40012000
 80006cc:	0f000001 	.word	0x0f000001

080006d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	@ 0x28
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	f107 0314 	add.w	r3, r7, #20
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <HAL_ADC_MspInit+0x110>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d171      	bne.n	80007d6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	613b      	str	r3, [r7, #16]
 80006f6:	4b3b      	ldr	r3, [pc, #236]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 80006f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006fa:	4a3a      	ldr	r2, [pc, #232]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 80006fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000700:	6453      	str	r3, [r2, #68]	@ 0x44
 8000702:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	4b34      	ldr	r3, [pc, #208]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	4a33      	ldr	r2, [pc, #204]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000718:	f043 0304 	orr.w	r3, r3, #4
 800071c:	6313      	str	r3, [r2, #48]	@ 0x30
 800071e:	4b31      	ldr	r3, [pc, #196]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	4b2d      	ldr	r3, [pc, #180]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a2c      	ldr	r2, [pc, #176]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000734:	f043 0302 	orr.w	r3, r3, #2
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b2a      	ldr	r3, [pc, #168]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0302 	and.w	r3, r3, #2
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = LDR_REF_Pin|LDR_OESTE_Pin|LDR_ESTE_Pin|LDR_SUR_Pin;
 8000746:	230f      	movs	r3, #15
 8000748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800074a:	2303      	movs	r3, #3
 800074c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	4619      	mov	r1, r3
 8000758:	4823      	ldr	r0, [pc, #140]	@ (80007e8 <HAL_ADC_MspInit+0x118>)
 800075a:	f001 ff7f 	bl	800265c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LDR_NORTE_Pin;
 800075e:	2302      	movs	r3, #2
 8000760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000762:	2303      	movs	r3, #3
 8000764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LDR_NORTE_GPIO_Port, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	481e      	ldr	r0, [pc, #120]	@ (80007ec <HAL_ADC_MspInit+0x11c>)
 8000772:	f001 ff73 	bl	800265c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000776:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000778:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <HAL_ADC_MspInit+0x124>)
 800077a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 800077e:	2200      	movs	r2, #0
 8000780:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000788:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000790:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000794:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000796:	4b16      	ldr	r3, [pc, #88]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000798:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800079c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800079e:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007a0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007ac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007ae:	4b10      	ldr	r3, [pc, #64]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ba:	480d      	ldr	r0, [pc, #52]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007bc:	f001 fb4c 	bl	8001e58 <HAL_DMA_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80007c6:	f000 fc27 	bl	8001018 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a08      	ldr	r2, [pc, #32]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80007d0:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007d6:	bf00      	nop
 80007d8:	3728      	adds	r7, #40	@ 0x28
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40012000 	.word	0x40012000
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020800 	.word	0x40020800
 80007ec:	40020400 	.word	0x40020400
 80007f0:	200000c4 	.word	0x200000c4
 80007f4:	40026410 	.word	0x40026410

080007f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	4b17      	ldr	r3, [pc, #92]	@ (8000860 <MX_DMA_Init+0x68>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a16      	ldr	r2, [pc, #88]	@ (8000860 <MX_DMA_Init+0x68>)
 8000808:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b14      	ldr	r3, [pc, #80]	@ (8000860 <MX_DMA_Init+0x68>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	603b      	str	r3, [r7, #0]
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_DMA_Init+0x68>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <MX_DMA_Init+0x68>)
 8000824:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <MX_DMA_Init+0x68>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000832:	603b      	str	r3, [r7, #0]
 8000834:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2105      	movs	r1, #5
 800083a:	2011      	movs	r0, #17
 800083c:	f001 fae2 	bl	8001e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000840:	2011      	movs	r0, #17
 8000842:	f001 fafb 	bl	8001e3c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2105      	movs	r1, #5
 800084a:	2038      	movs	r0, #56	@ 0x38
 800084c:	f001 fada 	bl	8001e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000850:	2038      	movs	r0, #56	@ 0x38
 8000852:	f001 faf3 	bl	8001e3c <HAL_NVIC_EnableIRQ>

}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of motorAzQueue */
  motorAzQueueHandle = osMessageQueueNew (5, sizeof(int32_t), &motorAzQueue_attributes);
 8000868:	4a18      	ldr	r2, [pc, #96]	@ (80008cc <MX_FREERTOS_Init+0x68>)
 800086a:	2104      	movs	r1, #4
 800086c:	2005      	movs	r0, #5
 800086e:	f004 f9c4 	bl	8004bfa <osMessageQueueNew>
 8000872:	4603      	mov	r3, r0
 8000874:	4a16      	ldr	r2, [pc, #88]	@ (80008d0 <MX_FREERTOS_Init+0x6c>)
 8000876:	6013      	str	r3, [r2, #0]

  /* creation of motorElQueue */
  motorElQueueHandle = osMessageQueueNew (5, sizeof(int32_t), &motorElQueue_attributes);
 8000878:	4a16      	ldr	r2, [pc, #88]	@ (80008d4 <MX_FREERTOS_Init+0x70>)
 800087a:	2104      	movs	r1, #4
 800087c:	2005      	movs	r0, #5
 800087e:	f004 f9bc 	bl	8004bfa <osMessageQueueNew>
 8000882:	4603      	mov	r3, r0
 8000884:	4a14      	ldr	r2, [pc, #80]	@ (80008d8 <MX_FREERTOS_Init+0x74>)
 8000886:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000888:	4a14      	ldr	r2, [pc, #80]	@ (80008dc <MX_FREERTOS_Init+0x78>)
 800088a:	2100      	movs	r1, #0
 800088c:	4814      	ldr	r0, [pc, #80]	@ (80008e0 <MX_FREERTOS_Init+0x7c>)
 800088e:	f004 f907 	bl	8004aa0 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a13      	ldr	r2, [pc, #76]	@ (80008e4 <MX_FREERTOS_Init+0x80>)
 8000896:	6013      	str	r3, [r2, #0]

  /* creation of controlTask */
  controlTaskHandle = osThreadNew(ControlTask, NULL, &controlTask_attributes);
 8000898:	4a13      	ldr	r2, [pc, #76]	@ (80008e8 <MX_FREERTOS_Init+0x84>)
 800089a:	2100      	movs	r1, #0
 800089c:	4813      	ldr	r0, [pc, #76]	@ (80008ec <MX_FREERTOS_Init+0x88>)
 800089e:	f004 f8ff 	bl	8004aa0 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a12      	ldr	r2, [pc, #72]	@ (80008f0 <MX_FREERTOS_Init+0x8c>)
 80008a6:	6013      	str	r3, [r2, #0]

  /* creation of motorAzTask */
  motorAzTaskHandle = osThreadNew(MotorAzTask, NULL, &motorAzTask_attributes);
 80008a8:	4a12      	ldr	r2, [pc, #72]	@ (80008f4 <MX_FREERTOS_Init+0x90>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	4812      	ldr	r0, [pc, #72]	@ (80008f8 <MX_FREERTOS_Init+0x94>)
 80008ae:	f004 f8f7 	bl	8004aa0 <osThreadNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a11      	ldr	r2, [pc, #68]	@ (80008fc <MX_FREERTOS_Init+0x98>)
 80008b6:	6013      	str	r3, [r2, #0]

  /* creation of motorElTask */
  motorElTaskHandle = osThreadNew(MotorElTask, NULL, &motorElTask_attributes);
 80008b8:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <MX_FREERTOS_Init+0x9c>)
 80008ba:	2100      	movs	r1, #0
 80008bc:	4811      	ldr	r0, [pc, #68]	@ (8000904 <MX_FREERTOS_Init+0xa0>)
 80008be:	f004 f8ef 	bl	8004aa0 <osThreadNew>
 80008c2:	4603      	mov	r3, r0
 80008c4:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <MX_FREERTOS_Init+0xa4>)
 80008c6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	080083c4 	.word	0x080083c4
 80008d0:	20000134 	.word	0x20000134
 80008d4:	080083dc 	.word	0x080083dc
 80008d8:	20000138 	.word	0x20000138
 80008dc:	08008334 	.word	0x08008334
 80008e0:	0800090d 	.word	0x0800090d
 80008e4:	20000124 	.word	0x20000124
 80008e8:	08008358 	.word	0x08008358
 80008ec:	0800092d 	.word	0x0800092d
 80008f0:	20000128 	.word	0x20000128
 80008f4:	0800837c 	.word	0x0800837c
 80008f8:	08000b8d 	.word	0x08000b8d
 80008fc:	2000012c 	.word	0x2000012c
 8000900:	080083a0 	.word	0x080083a0
 8000904:	08000c09 	.word	0x08000c09
 8000908:	20000130 	.word	0x20000130

0800090c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000914:	2120      	movs	r1, #32
 8000916:	4804      	ldr	r0, [pc, #16]	@ (8000928 <StartDefaultTask+0x1c>)
 8000918:	f002 f83d 	bl	8002996 <HAL_GPIO_TogglePin>
		osDelay(1000);
 800091c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000920:	f004 f950 	bl	8004bc4 <osDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000924:	bf00      	nop
 8000926:	e7f5      	b.n	8000914 <StartDefaultTask+0x8>
 8000928:	40020000 	.word	0x40020000

0800092c <ControlTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b0aa      	sub	sp, #168	@ 0xa8
 8000930:	af08      	add	r7, sp, #32
 8000932:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ControlTask */
	int32_t pasos_az_prueba = 20000;
 8000934:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000938:	677b      	str	r3, [r7, #116]	@ 0x74
	int32_t pasos_el_prueba = 10000;
 800093a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800093e:	673b      	str	r3, [r7, #112]	@ 0x70

	// --- PID para Azimuth ---
	float Kp_az = 0.1;
 8000940:	4b89      	ldr	r3, [pc, #548]	@ (8000b68 <ControlTask+0x23c>)
 8000942:	66fb      	str	r3, [r7, #108]	@ 0x6c
	float Ki_az = 0.01;
 8000944:	4b89      	ldr	r3, [pc, #548]	@ (8000b6c <ControlTask+0x240>)
 8000946:	66bb      	str	r3, [r7, #104]	@ 0x68
	float Kd_az = 0.05;
 8000948:	4b89      	ldr	r3, [pc, #548]	@ (8000b70 <ControlTask+0x244>)
 800094a:	667b      	str	r3, [r7, #100]	@ 0x64
	float integral_sum_az = 0.0;
 800094c:	f04f 0300 	mov.w	r3, #0
 8000950:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	float last_error_az = 0.0;
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

	// --- PID para Elevación ---
	float Kp_el = 0.1;
 800095c:	4b82      	ldr	r3, [pc, #520]	@ (8000b68 <ControlTask+0x23c>)
 800095e:	663b      	str	r3, [r7, #96]	@ 0x60
	float Ki_el = 0.01;
 8000960:	4b82      	ldr	r3, [pc, #520]	@ (8000b6c <ControlTask+0x240>)
 8000962:	65fb      	str	r3, [r7, #92]	@ 0x5c
	float Kd_el = 0.05;
 8000964:	4b82      	ldr	r3, [pc, #520]	@ (8000b70 <ControlTask+0x244>)
 8000966:	65bb      	str	r3, [r7, #88]	@ 0x58
	float integral_sum_el = 0.0;
 8000968:	f04f 0300 	mov.w	r3, #0
 800096c:	67fb      	str	r3, [r7, #124]	@ 0x7c
	float last_error_el = 0.0;
 800096e:	f04f 0300 	mov.w	r3, #0
 8000972:	67bb      	str	r3, [r7, #120]	@ 0x78

	const float dt = 0.05; // Tiempo de muestreo = 50ms = 0.05s
 8000974:	4b7e      	ldr	r3, [pc, #504]	@ (8000b70 <ControlTask+0x244>)
 8000976:	657b      	str	r3, [r7, #84]	@ 0x54
	const int32_t NOCHE_THRESHOLD = 500; // Valor ADC (0-4095) que consideras "noche"
 8000978:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800097c:	653b      	str	r3, [r7, #80]	@ 0x50
//		uint32_t ldr_sur = leer_adc(ADC_CHANNEL_10);
//		uint32_t ldr_este = leer_adc(ADC_CHANNEL_11);
//		uint32_t ldr_oeste = leer_adc(ADC_CHANNEL_12);
//		uint32_t ldr_ref = leer_adc(ADC_CHANNEL_13);

		uint32_t ldr_norte = g_adc_valores[0]; // Asumiendo Rank 1 = CH9
 800097e:	4b7d      	ldr	r3, [pc, #500]	@ (8000b74 <ControlTask+0x248>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	64fb      	str	r3, [r7, #76]	@ 0x4c
		uint32_t ldr_ref = g_adc_valores[1]; // Asumiendo Rank 2 = CH10
 8000984:	4b7b      	ldr	r3, [pc, #492]	@ (8000b74 <ControlTask+0x248>)
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	64bb      	str	r3, [r7, #72]	@ 0x48
		uint32_t ldr_oeste = g_adc_valores[2]; // Asumiendo Rank 3 = CH11
 800098a:	4b7a      	ldr	r3, [pc, #488]	@ (8000b74 <ControlTask+0x248>)
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	647b      	str	r3, [r7, #68]	@ 0x44
		uint32_t ldr_este = g_adc_valores[3]; // Asumiendo Rank 4 = CH12
 8000990:	4b78      	ldr	r3, [pc, #480]	@ (8000b74 <ControlTask+0x248>)
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	643b      	str	r3, [r7, #64]	@ 0x40
		uint32_t ldr_sur = g_adc_valores[4]; // Asumiendo Rank 5 = CH13
 8000996:	4b77      	ldr	r3, [pc, #476]	@ (8000b74 <ControlTask+0x248>)
 8000998:	691b      	ldr	r3, [r3, #16]
 800099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
//			// (Opcional: enviar motores a posición "dormir")
//			osDelay(1000); // Dormir 1 segundo y volver a chequear
//			continue;      // Saltar el resto del bucle
//		}
		// 2. Calcular Error_Az y Error_El
		int32_t error_az = ldr_este - ldr_oeste;
 800099c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800099e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	63bb      	str	r3, [r7, #56]	@ 0x38
		int32_t error_el = ldr_norte - ldr_sur;
 80009a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80009a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	637b      	str	r3, [r7, #52]	@ 0x34

		//PID AZIMUTH
		float p_term_az = Kp_az * (float) error_az;
 80009ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009ae:	ee07 3a90 	vmov	s15, r3
 80009b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009b6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80009ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009be:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		integral_sum_az += (float) error_az * dt;
 80009c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009c4:	ee07 3a90 	vmov	s15, r3
 80009c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009cc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80009d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009d4:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80009d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009dc:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		float i_term_az = Ki_az * integral_sum_az;
 80009e0:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80009e4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80009e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ec:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		float error_deriv_az = ((float) error_az - last_error_az) / dt;
 80009f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009f2:	ee07 3a90 	vmov	s15, r3
 80009f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009fa:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80009fe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000a02:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8000a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a0a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		float d_term_az = Kd_az * error_deriv_az;
 8000a0e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8000a12:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a1a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		last_error_az = (float) error_az;
 8000a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a20:	ee07 3a90 	vmov	s15, r3
 8000a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a28:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

		//PID ELEVACIÓN
		float p_term_el = Kp_el * (float) error_el;
 8000a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a2e:	ee07 3a90 	vmov	s15, r3
 8000a32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a36:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8000a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a3e:	edc7 7a08 	vstr	s15, [r7, #32]
		integral_sum_el += (float) error_el * dt;
 8000a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a44:	ee07 3a90 	vmov	s15, r3
 8000a48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a4c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8000a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a54:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8000a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a5c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		float i_term_el = Ki_el * integral_sum_el;
 8000a60:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8000a64:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8000a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a6c:	edc7 7a07 	vstr	s15, [r7, #28]
		float error_deriv_el = ((float) error_el - last_error_el) / dt;
 8000a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a72:	ee07 3a90 	vmov	s15, r3
 8000a76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a7a:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8000a7e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000a82:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8000a86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a8a:	edc7 7a06 	vstr	s15, [r7, #24]
		float d_term_el = Kd_el * error_deriv_el;
 8000a8e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8000a92:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a9a:	edc7 7a05 	vstr	s15, [r7, #20]
		last_error_el = (float) error_el;
 8000a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aa0:	ee07 3a90 	vmov	s15, r3
 8000aa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000aa8:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

		//SALIDA DEL PID AZIMUTH
		int32_t pasos_az = (int32_t) (p_term_az + i_term_az + d_term_az);
 8000aac:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000ab0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000ab4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ab8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ac0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ac4:	ee17 3a90 	vmov	r3, s15
 8000ac8:	613b      	str	r3, [r7, #16]
		//SALIDA DEL PID ELEVACION
		int32_t pasos_el = (int32_t) (p_term_el + i_term_el + d_term_el);
 8000aca:	ed97 7a08 	vldr	s14, [r7, #32]
 8000ace:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ad2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ad6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ade:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ae2:	ee17 3a90 	vmov	r3, s15
 8000ae6:	60fb      	str	r3, [r7, #12]

		// 5. Enviar la orden a las otras tareas (usando una "Queue" de FreeRTOS)
		if (pasos_az != 0) {
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d007      	beq.n	8000afe <ControlTask+0x1d2>
			osMessageQueuePut(motorAzQueueHandle, &pasos_az, 0U, 0U);
 8000aee:	4b22      	ldr	r3, [pc, #136]	@ (8000b78 <ControlTask+0x24c>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	f107 0110 	add.w	r1, r7, #16
 8000af6:	2300      	movs	r3, #0
 8000af8:	2200      	movs	r2, #0
 8000afa:	f004 f8f1 	bl	8004ce0 <osMessageQueuePut>
		}
		if (pasos_el != 0) {
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d007      	beq.n	8000b14 <ControlTask+0x1e8>
			osMessageQueuePut(motorElQueueHandle, &pasos_el, 0U, 0U);
 8000b04:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <ControlTask+0x250>)
 8000b06:	6818      	ldr	r0, [r3, #0]
 8000b08:	f107 010c 	add.w	r1, r7, #12
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f004 f8e6 	bl	8004ce0 <osMessageQueuePut>
		}

		if (HAL_UART_GetState(&huart2) == HAL_UART_STATE_READY) {
 8000b14:	481a      	ldr	r0, [pc, #104]	@ (8000b80 <ControlTask+0x254>)
 8000b16:	f003 fa3b 	bl	8003f90 <HAL_UART_GetState>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b20      	cmp	r3, #32
 8000b1e:	d11e      	bne.n	8000b5e <ControlTask+0x232>
			// (B) Formatear el string de forma segura
			// Usamos snprintf para evitar desbordamiento del búfer
			snprintf(tx_buffer, 256,
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	9206      	str	r2, [sp, #24]
 8000b26:	9305      	str	r3, [sp, #20]
 8000b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b2a:	9304      	str	r3, [sp, #16]
 8000b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b2e:	9303      	str	r3, [sp, #12]
 8000b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b32:	9302      	str	r3, [sp, #8]
 8000b34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b36:	9301      	str	r3, [sp, #4]
 8000b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b3a:	9300      	str	r3, [sp, #0]
 8000b3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b3e:	4a11      	ldr	r2, [pc, #68]	@ (8000b84 <ControlTask+0x258>)
 8000b40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b44:	4810      	ldr	r0, [pc, #64]	@ (8000b88 <ControlTask+0x25c>)
 8000b46:	f006 fecf 	bl	80078e8 <sniprintf>

			// (C) Iniciar la transmisión DMA
			// Esta función retorna INMEDIATAMENTE (no bloquea)
			// El hardware de DMA se encarga del resto.
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) tx_buffer,
					strlen(tx_buffer));
 8000b4a:	480f      	ldr	r0, [pc, #60]	@ (8000b88 <ControlTask+0x25c>)
 8000b4c:	f7ff fb48 	bl	80001e0 <strlen>
 8000b50:	4603      	mov	r3, r0
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) tx_buffer,
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	461a      	mov	r2, r3
 8000b56:	490c      	ldr	r1, [pc, #48]	@ (8000b88 <ControlTask+0x25c>)
 8000b58:	4809      	ldr	r0, [pc, #36]	@ (8000b80 <ControlTask+0x254>)
 8000b5a:	f002 febf 	bl	80038dc <HAL_UART_Transmit_DMA>
		}

		// 6. Dormir esta tarea por 50ms (para el bucle de control)
		osDelay(50);
 8000b5e:	2032      	movs	r0, #50	@ 0x32
 8000b60:	f004 f830 	bl	8004bc4 <osDelay>
	for (;;) {
 8000b64:	e70b      	b.n	800097e <ControlTask+0x52>
 8000b66:	bf00      	nop
 8000b68:	3dcccccd 	.word	0x3dcccccd
 8000b6c:	3c23d70a 	.word	0x3c23d70a
 8000b70:	3d4ccccd 	.word	0x3d4ccccd
 8000b74:	2000023c 	.word	0x2000023c
 8000b78:	20000134 	.word	0x20000134
 8000b7c:	20000138 	.word	0x20000138
 8000b80:	2000029c 	.word	0x2000029c
 8000b84:	080082b8 	.word	0x080082b8
 8000b88:	2000013c 	.word	0x2000013c

08000b8c <MotorAzTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_MotorAzTask */
void MotorAzTask(void *argument)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MotorAzTask */
	int32_t pasos_a_mover = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	60bb      	str	r3, [r7, #8]
	uint8_t paso_actual_az = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	75fb      	strb	r3, [r7, #23]
	/* Infinite loop */
	for (;;) {
		// 1. Esperar (bloqueado) hasta recibir una orden en la cola de AZIMUTH
		if (osMessageQueueGet(motorAzQueueHandle, &pasos_a_mover, NULL,
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <MotorAzTask+0x78>)
 8000b9e:	6818      	ldr	r0, [r3, #0]
 8000ba0:	f107 0108 	add.w	r1, r7, #8
 8000ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f004 f8f9 	bl	8004da0 <osMessageQueueGet>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d1f3      	bne.n	8000b9c <MotorAzTask+0x10>
		osWaitForever) == osOK) {

			// 2. Ejecutar la orden
			int32_t pasos_abs =
					(pasos_a_mover > 0) ? pasos_a_mover : -pasos_a_mover;
 8000bb4:	68bb      	ldr	r3, [r7, #8]
			int32_t pasos_abs =
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	bfb8      	it	lt
 8000bba:	425b      	neglt	r3, r3
 8000bbc:	60fb      	str	r3, [r7, #12]

			for (int i = 0; i < pasos_abs; i++) {
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	e019      	b.n	8000bf8 <MotorAzTask+0x6c>
				if (pasos_a_mover > 0) {
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	dd08      	ble.n	8000bdc <MotorAzTask+0x50>
					paso_actual_az++;
 8000bca:	7dfb      	ldrb	r3, [r7, #23]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	75fb      	strb	r3, [r7, #23]
					if (paso_actual_az > 7)
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b07      	cmp	r3, #7
 8000bd4:	d905      	bls.n	8000be2 <MotorAzTask+0x56>
						paso_actual_az = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	75fb      	strb	r3, [r7, #23]
 8000bda:	e002      	b.n	8000be2 <MotorAzTask+0x56>
				} else {
					paso_actual_az--;
 8000bdc:	7dfb      	ldrb	r3, [r7, #23]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	75fb      	strb	r3, [r7, #23]
					if (paso_actual_az < 0)
						paso_actual_az = 7;
				}
				setStep(paso_actual_az, MOTOR_AZIMUTH);
 8000be2:	7dfb      	ldrb	r3, [r7, #23]
 8000be4:	2101      	movs	r1, #1
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 f84c 	bl	8000c84 <setStep>
				osDelay(4);
 8000bec:	2004      	movs	r0, #4
 8000bee:	f003 ffe9 	bl	8004bc4 <osDelay>
			for (int i = 0; i < pasos_abs; i++) {
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	dbe1      	blt.n	8000bc4 <MotorAzTask+0x38>
		if (osMessageQueueGet(motorAzQueueHandle, &pasos_a_mover, NULL,
 8000c00:	e7cc      	b.n	8000b9c <MotorAzTask+0x10>
 8000c02:	bf00      	nop
 8000c04:	20000134 	.word	0x20000134

08000c08 <MotorElTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_MotorElTask */
void MotorElTask(void *argument)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MotorElTask */
	int32_t pasos_a_mover = 0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60bb      	str	r3, [r7, #8]
	uint8_t paso_actual_el = 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	75fb      	strb	r3, [r7, #23]
	/* Infinite loop */
	for (;;) {
		if (osMessageQueueGet(motorElQueueHandle, &pasos_a_mover, NULL,
 8000c18:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <MotorElTask+0x78>)
 8000c1a:	6818      	ldr	r0, [r3, #0]
 8000c1c:	f107 0108 	add.w	r1, r7, #8
 8000c20:	f04f 33ff 	mov.w	r3, #4294967295
 8000c24:	2200      	movs	r2, #0
 8000c26:	f004 f8bb 	bl	8004da0 <osMessageQueueGet>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d1f3      	bne.n	8000c18 <MotorElTask+0x10>
		osWaitForever) == osOK) {
			int32_t pasos_abs =
					(pasos_a_mover > 0) ? pasos_a_mover : -pasos_a_mover;
 8000c30:	68bb      	ldr	r3, [r7, #8]
			int32_t pasos_abs =
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	60fb      	str	r3, [r7, #12]

			for (int i = 0; i < pasos_abs; i++) {
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	e019      	b.n	8000c74 <MotorElTask+0x6c>
				if (pasos_a_mover > 0) {
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	dd08      	ble.n	8000c58 <MotorElTask+0x50>
					paso_actual_el++;
 8000c46:	7dfb      	ldrb	r3, [r7, #23]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	75fb      	strb	r3, [r7, #23]
					if (paso_actual_el > 7)
 8000c4c:	7dfb      	ldrb	r3, [r7, #23]
 8000c4e:	2b07      	cmp	r3, #7
 8000c50:	d905      	bls.n	8000c5e <MotorElTask+0x56>
						paso_actual_el = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	75fb      	strb	r3, [r7, #23]
 8000c56:	e002      	b.n	8000c5e <MotorElTask+0x56>
				} else {
					paso_actual_el--;
 8000c58:	7dfb      	ldrb	r3, [r7, #23]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	75fb      	strb	r3, [r7, #23]
					if (paso_actual_el < 0)
						paso_actual_el = 7;
				}
				setStep(paso_actual_el, MOTOR_ELEVATION);
 8000c5e:	7dfb      	ldrb	r3, [r7, #23]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 f80e 	bl	8000c84 <setStep>
				osDelay(4);
 8000c68:	2004      	movs	r0, #4
 8000c6a:	f003 ffab 	bl	8004bc4 <osDelay>
			for (int i = 0; i < pasos_abs; i++) {
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	3301      	adds	r3, #1
 8000c72:	613b      	str	r3, [r7, #16]
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbe1      	blt.n	8000c40 <MotorElTask+0x38>
		if (osMessageQueueGet(motorElQueueHandle, &pasos_a_mover, NULL,
 8000c7c:	e7cc      	b.n	8000c18 <MotorElTask+0x10>
 8000c7e:	bf00      	nop
 8000c80:	20000138 	.word	0x20000138

08000c84 <setStep>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void setStep(uint8_t step, enum Motor_Id motor_id) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	460a      	mov	r2, r1
 8000c8e:	71fb      	strb	r3, [r7, #7]
 8000c90:	4613      	mov	r3, r2
 8000c92:	71bb      	strb	r3, [r7, #6]
// Asegurarse de que el índice esté en el rango 0-7
	step = step % 8;
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	71fb      	strb	r3, [r7, #7]

	switch (motor_id) {
 8000c9c:	79bb      	ldrb	r3, [r7, #6]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d03d      	beq.n	8000d1e <setStep+0x9a>
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d177      	bne.n	8000d96 <setStep+0x112>
	case MOTOR_AZIMUTH:
		HAL_GPIO_WritePin(M_AZ_1_GPIO_Port, M_AZ_1_Pin,
				step_sequence[step][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	4a3d      	ldr	r2, [pc, #244]	@ (8000da0 <setStep+0x11c>)
 8000caa:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
		HAL_GPIO_WritePin(M_AZ_1_GPIO_Port, M_AZ_1_Pin,
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	bf14      	ite	ne
 8000cb2:	2301      	movne	r3, #1
 8000cb4:	2300      	moveq	r3, #0
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	461a      	mov	r2, r3
 8000cba:	2101      	movs	r1, #1
 8000cbc:	4839      	ldr	r0, [pc, #228]	@ (8000da4 <setStep+0x120>)
 8000cbe:	f001 fe51 	bl	8002964 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_AZ_2_GPIO_Port, M_AZ_2_Pin,
				step_sequence[step][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	4a36      	ldr	r2, [pc, #216]	@ (8000da0 <setStep+0x11c>)
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	4413      	add	r3, r2
 8000cca:	785b      	ldrb	r3, [r3, #1]
		HAL_GPIO_WritePin(M_AZ_2_GPIO_Port, M_AZ_2_Pin,
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	bf14      	ite	ne
 8000cd0:	2301      	movne	r3, #1
 8000cd2:	2300      	moveq	r3, #0
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	2102      	movs	r1, #2
 8000cda:	4832      	ldr	r0, [pc, #200]	@ (8000da4 <setStep+0x120>)
 8000cdc:	f001 fe42 	bl	8002964 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_AZ_3_GPIO_Port, M_AZ_3_Pin,
				step_sequence[step][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4a2f      	ldr	r2, [pc, #188]	@ (8000da0 <setStep+0x11c>)
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	789b      	ldrb	r3, [r3, #2]
		HAL_GPIO_WritePin(M_AZ_3_GPIO_Port, M_AZ_3_Pin,
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	bf14      	ite	ne
 8000cee:	2301      	movne	r3, #1
 8000cf0:	2300      	moveq	r3, #0
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	2110      	movs	r1, #16
 8000cf8:	482a      	ldr	r0, [pc, #168]	@ (8000da4 <setStep+0x120>)
 8000cfa:	f001 fe33 	bl	8002964 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_AZ_4_GPIO_Port, M_AZ_4_Pin,
				step_sequence[step][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	4a27      	ldr	r2, [pc, #156]	@ (8000da0 <setStep+0x11c>)
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	78db      	ldrb	r3, [r3, #3]
		HAL_GPIO_WritePin(M_AZ_4_GPIO_Port, M_AZ_4_Pin,
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	bf14      	ite	ne
 8000d0c:	2301      	movne	r3, #1
 8000d0e:	2300      	moveq	r3, #0
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	461a      	mov	r2, r3
 8000d14:	2101      	movs	r1, #1
 8000d16:	4824      	ldr	r0, [pc, #144]	@ (8000da8 <setStep+0x124>)
 8000d18:	f001 fe24 	bl	8002964 <HAL_GPIO_WritePin>
		break;
 8000d1c:	e03c      	b.n	8000d98 <setStep+0x114>
	case MOTOR_ELEVATION:
		HAL_GPIO_WritePin(M_EL_1_GPIO_Port, M_EL_1_Pin,
				step_sequence[step][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4a1f      	ldr	r2, [pc, #124]	@ (8000da0 <setStep+0x11c>)
 8000d22:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
		HAL_GPIO_WritePin(M_EL_1_GPIO_Port, M_EL_1_Pin,
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	bf14      	ite	ne
 8000d2a:	2301      	movne	r3, #1
 8000d2c:	2300      	moveq	r3, #0
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	461a      	mov	r2, r3
 8000d32:	2180      	movs	r1, #128	@ 0x80
 8000d34:	481d      	ldr	r0, [pc, #116]	@ (8000dac <setStep+0x128>)
 8000d36:	f001 fe15 	bl	8002964 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_EL_2_GPIO_Port, M_EL_2_Pin,
				step_sequence[step][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	4a18      	ldr	r2, [pc, #96]	@ (8000da0 <setStep+0x11c>)
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	4413      	add	r3, r2
 8000d42:	785b      	ldrb	r3, [r3, #1]
		HAL_GPIO_WritePin(M_EL_2_GPIO_Port, M_EL_2_Pin,
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	bf14      	ite	ne
 8000d48:	2301      	movne	r3, #1
 8000d4a:	2300      	moveq	r3, #0
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	461a      	mov	r2, r3
 8000d50:	2140      	movs	r1, #64	@ 0x40
 8000d52:	4815      	ldr	r0, [pc, #84]	@ (8000da8 <setStep+0x124>)
 8000d54:	f001 fe06 	bl	8002964 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_EL_3_GPIO_Port, M_EL_3_Pin,
				step_sequence[step][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	4a11      	ldr	r2, [pc, #68]	@ (8000da0 <setStep+0x11c>)
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	4413      	add	r3, r2
 8000d60:	789b      	ldrb	r3, [r3, #2]
		HAL_GPIO_WritePin(M_EL_3_GPIO_Port, M_EL_3_Pin,
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	bf14      	ite	ne
 8000d66:	2301      	movne	r3, #1
 8000d68:	2300      	moveq	r3, #0
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	2180      	movs	r1, #128	@ 0x80
 8000d70:	480c      	ldr	r0, [pc, #48]	@ (8000da4 <setStep+0x120>)
 8000d72:	f001 fdf7 	bl	8002964 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_EL_4_GPIO_Port, M_EL_4_Pin,
				step_sequence[step][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	4a09      	ldr	r2, [pc, #36]	@ (8000da0 <setStep+0x11c>)
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	78db      	ldrb	r3, [r3, #3]
		HAL_GPIO_WritePin(M_EL_4_GPIO_Port, M_EL_4_Pin,
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	bf14      	ite	ne
 8000d84:	2301      	movne	r3, #1
 8000d86:	2300      	moveq	r3, #0
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	2140      	movs	r1, #64	@ 0x40
 8000d8e:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <setStep+0x120>)
 8000d90:	f001 fde8 	bl	8002964 <HAL_GPIO_WritePin>
		break;
 8000d94:	e000      	b.n	8000d98 <setStep+0x114>
	default:
		break;
 8000d96:	bf00      	nop
	}
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	08008314 	.word	0x08008314
 8000da4:	40020000 	.word	0x40020000
 8000da8:	40020400 	.word	0x40020400
 8000dac:	40020800 	.word	0x40020800

08000db0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	@ 0x28
 8000db4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	613b      	str	r3, [r7, #16]
 8000dca:	4b40      	ldr	r3, [pc, #256]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	4a3f      	ldr	r2, [pc, #252]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000dd0:	f043 0304 	orr.w	r3, r3, #4
 8000dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	f003 0304 	and.w	r3, r3, #4
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	4b39      	ldr	r3, [pc, #228]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4a38      	ldr	r2, [pc, #224]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000dec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df2:	4b36      	ldr	r3, [pc, #216]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	4b32      	ldr	r3, [pc, #200]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a31      	ldr	r2, [pc, #196]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
 8000e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a2a      	ldr	r2, [pc, #168]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000e24:	f043 0302 	orr.w	r3, r3, #2
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b28      	ldr	r3, [pc, #160]	@ (8000ecc <MX_GPIO_Init+0x11c>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M_AZ_1_Pin|M_AZ_2_Pin|M_AZ_3_Pin|LD2_Pin
 8000e36:	2200      	movs	r2, #0
 8000e38:	21f3      	movs	r1, #243	@ 0xf3
 8000e3a:	4825      	ldr	r0, [pc, #148]	@ (8000ed0 <MX_GPIO_Init+0x120>)
 8000e3c:	f001 fd92 	bl	8002964 <HAL_GPIO_WritePin>
                          |M_EL_4_Pin|M_EL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M_AZ_4_Pin|M_EL_2_Pin, GPIO_PIN_RESET);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2141      	movs	r1, #65	@ 0x41
 8000e44:	4823      	ldr	r0, [pc, #140]	@ (8000ed4 <MX_GPIO_Init+0x124>)
 8000e46:	f001 fd8d 	bl	8002964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_EL_1_GPIO_Port, M_EL_1_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2180      	movs	r1, #128	@ 0x80
 8000e4e:	4822      	ldr	r0, [pc, #136]	@ (8000ed8 <MX_GPIO_Init+0x128>)
 8000e50:	f001 fd88 	bl	8002964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e54:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e5a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4619      	mov	r1, r3
 8000e6a:	481b      	ldr	r0, [pc, #108]	@ (8000ed8 <MX_GPIO_Init+0x128>)
 8000e6c:	f001 fbf6 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pins : M_AZ_1_Pin M_AZ_2_Pin M_AZ_3_Pin LD2_Pin
                           M_EL_4_Pin M_EL_3_Pin */
  GPIO_InitStruct.Pin = M_AZ_1_Pin|M_AZ_2_Pin|M_AZ_3_Pin|LD2_Pin
 8000e70:	23f3      	movs	r3, #243	@ 0xf3
 8000e72:	617b      	str	r3, [r7, #20]
                          |M_EL_4_Pin|M_EL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e74:	2301      	movs	r3, #1
 8000e76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	4619      	mov	r1, r3
 8000e86:	4812      	ldr	r0, [pc, #72]	@ (8000ed0 <MX_GPIO_Init+0x120>)
 8000e88:	f001 fbe8 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pins : M_AZ_4_Pin M_EL_2_Pin */
  GPIO_InitStruct.Pin = M_AZ_4_Pin|M_EL_2_Pin;
 8000e8c:	2341      	movs	r3, #65	@ 0x41
 8000e8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	2301      	movs	r3, #1
 8000e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	480c      	ldr	r0, [pc, #48]	@ (8000ed4 <MX_GPIO_Init+0x124>)
 8000ea4:	f001 fbda 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pin : M_EL_1_Pin */
  GPIO_InitStruct.Pin = M_EL_1_Pin;
 8000ea8:	2380      	movs	r3, #128	@ 0x80
 8000eaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_EL_1_GPIO_Port, &GPIO_InitStruct);
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4806      	ldr	r0, [pc, #24]	@ (8000ed8 <MX_GPIO_Init+0x128>)
 8000ec0:	f001 fbcc 	bl	800265c <HAL_GPIO_Init>

}
 8000ec4:	bf00      	nop
 8000ec6:	3728      	adds	r7, #40	@ 0x28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	40020000 	.word	0x40020000
 8000ed4:	40020400 	.word	0x40020400
 8000ed8:	40020800 	.word	0x40020800

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee0:	f000 faa0 	bl	8001424 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee4:	f000 f81a 	bl	8000f1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee8:	f7ff ff62 	bl	8000db0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eec:	f7ff fc84 	bl	80007f8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ef0:	f000 f9c2 	bl	8001278 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ef4:	f7ff fb62 	bl	80005bc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_adc_valores, 5);
 8000ef8:	2205      	movs	r2, #5
 8000efa:	4906      	ldr	r1, [pc, #24]	@ (8000f14 <main+0x38>)
 8000efc:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <main+0x3c>)
 8000efe:	f000 fb17 	bl	8001530 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000f02:	f003 fd83 	bl	8004a0c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000f06:	f7ff fcad 	bl	8000864 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f0a:	f003 fda3 	bl	8004a54 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000f0e:	bf00      	nop
 8000f10:	e7fd      	b.n	8000f0e <main+0x32>
 8000f12:	bf00      	nop
 8000f14:	2000023c 	.word	0x2000023c
 8000f18:	2000007c 	.word	0x2000007c

08000f1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b094      	sub	sp, #80	@ 0x50
 8000f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f22:	f107 0320 	add.w	r3, r7, #32
 8000f26:	2230      	movs	r2, #48	@ 0x30
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f006 fd12 	bl	8007954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	4b29      	ldr	r3, [pc, #164]	@ (8000fec <SystemClock_Config+0xd0>)
 8000f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f48:	4a28      	ldr	r2, [pc, #160]	@ (8000fec <SystemClock_Config+0xd0>)
 8000f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f50:	4b26      	ldr	r3, [pc, #152]	@ (8000fec <SystemClock_Config+0xd0>)
 8000f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	4b23      	ldr	r3, [pc, #140]	@ (8000ff0 <SystemClock_Config+0xd4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f68:	4a21      	ldr	r2, [pc, #132]	@ (8000ff0 <SystemClock_Config+0xd4>)
 8000f6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <SystemClock_Config+0xd4>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f80:	2301      	movs	r3, #1
 8000f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f84:	2310      	movs	r3, #16
 8000f86:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f90:	2310      	movs	r3, #16
 8000f92:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f94:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f98:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f9e:	2307      	movs	r3, #7
 8000fa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 fd10 	bl	80029cc <HAL_RCC_OscConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000fb2:	f000 f831 	bl	8001018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fc6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2102      	movs	r1, #2
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f001 ff72 	bl	8002ebc <HAL_RCC_ClockConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000fde:	f000 f81b 	bl	8001018 <Error_Handler>
  }
}
 8000fe2:	bf00      	nop
 8000fe4:	3750      	adds	r7, #80	@ 0x50
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40007000 	.word	0x40007000

08000ff4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d101      	bne.n	800100a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001006:	f000 fa2f 	bl	8001468 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40010000 	.word	0x40010000

08001018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800101c:	b672      	cpsid	i
}
 800101e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <Error_Handler+0x8>

08001024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <HAL_MspInit+0x54>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001032:	4a11      	ldr	r2, [pc, #68]	@ (8001078 <HAL_MspInit+0x54>)
 8001034:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001038:	6453      	str	r3, [r2, #68]	@ 0x44
 800103a:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <HAL_MspInit+0x54>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]
 800104a:	4b0b      	ldr	r3, [pc, #44]	@ (8001078 <HAL_MspInit+0x54>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <HAL_MspInit+0x54>)
 8001050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001054:	6413      	str	r3, [r2, #64]	@ 0x40
 8001056:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <HAL_MspInit+0x54>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	210f      	movs	r1, #15
 8001066:	f06f 0001 	mvn.w	r0, #1
 800106a:	f000 fecb 	bl	8001e04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40023800 	.word	0x40023800

0800107c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08c      	sub	sp, #48	@ 0x30
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001084:	2300      	movs	r3, #0
 8001086:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001088:	2300      	movs	r3, #0
 800108a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	4b2e      	ldr	r3, [pc, #184]	@ (800114c <HAL_InitTick+0xd0>)
 8001092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001094:	4a2d      	ldr	r2, [pc, #180]	@ (800114c <HAL_InitTick+0xd0>)
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	6453      	str	r3, [r2, #68]	@ 0x44
 800109c:	4b2b      	ldr	r3, [pc, #172]	@ (800114c <HAL_InitTick+0xd0>)
 800109e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010a8:	f107 020c 	add.w	r2, r7, #12
 80010ac:	f107 0310 	add.w	r3, r7, #16
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 f922 	bl	80032fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80010b8:	f002 f90c 	bl	80032d4 <HAL_RCC_GetPCLK2Freq>
 80010bc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c0:	4a23      	ldr	r2, [pc, #140]	@ (8001150 <HAL_InitTick+0xd4>)
 80010c2:	fba2 2303 	umull	r2, r3, r2, r3
 80010c6:	0c9b      	lsrs	r3, r3, #18
 80010c8:	3b01      	subs	r3, #1
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80010cc:	4b21      	ldr	r3, [pc, #132]	@ (8001154 <HAL_InitTick+0xd8>)
 80010ce:	4a22      	ldr	r2, [pc, #136]	@ (8001158 <HAL_InitTick+0xdc>)
 80010d0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80010d2:	4b20      	ldr	r3, [pc, #128]	@ (8001154 <HAL_InitTick+0xd8>)
 80010d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010d8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80010da:	4a1e      	ldr	r2, [pc, #120]	@ (8001154 <HAL_InitTick+0xd8>)
 80010dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010de:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_InitTick+0xd8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <HAL_InitTick+0xd8>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_InitTick+0xd8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80010f2:	4818      	ldr	r0, [pc, #96]	@ (8001154 <HAL_InitTick+0xd8>)
 80010f4:	f002 f934 	bl	8003360 <HAL_TIM_Base_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80010fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001102:	2b00      	cmp	r3, #0
 8001104:	d11b      	bne.n	800113e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001106:	4813      	ldr	r0, [pc, #76]	@ (8001154 <HAL_InitTick+0xd8>)
 8001108:	f002 f984 	bl	8003414 <HAL_TIM_Base_Start_IT>
 800110c:	4603      	mov	r3, r0
 800110e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001112:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001116:	2b00      	cmp	r3, #0
 8001118:	d111      	bne.n	800113e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800111a:	2019      	movs	r0, #25
 800111c:	f000 fe8e 	bl	8001e3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b0f      	cmp	r3, #15
 8001124:	d808      	bhi.n	8001138 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001126:	2200      	movs	r2, #0
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	2019      	movs	r0, #25
 800112c:	f000 fe6a 	bl	8001e04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001130:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <HAL_InitTick+0xe0>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
 8001136:	e002      	b.n	800113e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800113e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001142:	4618      	mov	r0, r3
 8001144:	3730      	adds	r7, #48	@ 0x30
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800
 8001150:	431bde83 	.word	0x431bde83
 8001154:	20000250 	.word	0x20000250
 8001158:	40010000 	.word	0x40010000
 800115c:	20000004 	.word	0x20000004

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <NMI_Handler+0x4>

08001168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <MemManage_Handler+0x4>

08001178 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <UsageFault_Handler+0x4>

08001188 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800119c:	4802      	ldr	r0, [pc, #8]	@ (80011a8 <DMA1_Stream6_IRQHandler+0x10>)
 800119e:	f000 fff3 	bl	8002188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	200002e4 	.word	0x200002e4

080011ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80011b2:	f002 f991 	bl	80034d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000250 	.word	0x20000250

080011c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011c4:	4802      	ldr	r0, [pc, #8]	@ (80011d0 <USART2_IRQHandler+0x10>)
 80011c6:	f002 fc05 	bl	80039d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	2000029c 	.word	0x2000029c

080011d4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011d8:	4802      	ldr	r0, [pc, #8]	@ (80011e4 <DMA2_Stream0_IRQHandler+0x10>)
 80011da:	f000 ffd5 	bl	8002188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200000c4 	.word	0x200000c4

080011e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f0:	4a14      	ldr	r2, [pc, #80]	@ (8001244 <_sbrk+0x5c>)
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <_sbrk+0x60>)
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <_sbrk+0x64>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d102      	bne.n	800120a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <_sbrk+0x64>)
 8001206:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <_sbrk+0x68>)
 8001208:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	429a      	cmp	r2, r3
 8001216:	d207      	bcs.n	8001228 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001218:	f006 fba4 	bl	8007964 <__errno>
 800121c:	4603      	mov	r3, r0
 800121e:	220c      	movs	r2, #12
 8001220:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
 8001226:	e009      	b.n	800123c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122e:	4b07      	ldr	r3, [pc, #28]	@ (800124c <_sbrk+0x64>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	4a05      	ldr	r2, [pc, #20]	@ (800124c <_sbrk+0x64>)
 8001238:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800123a:	68fb      	ldr	r3, [r7, #12]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20018000 	.word	0x20018000
 8001248:	00000400 	.word	0x00000400
 800124c:	20000298 	.word	0x20000298
 8001250:	20004de0 	.word	0x20004de0

08001254 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001258:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <SystemInit+0x20>)
 800125a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125e:	4a05      	ldr	r2, [pc, #20]	@ (8001274 <SystemInit+0x20>)
 8001260:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001264:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800127c:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 800127e:	4a12      	ldr	r2, [pc, #72]	@ (80012c8 <MX_USART2_UART_Init+0x50>)
 8001280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001282:	4b10      	ldr	r3, [pc, #64]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 8001284:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800128a:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001290:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001296:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 800129e:	220c      	movs	r2, #12
 80012a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a2:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012ae:	4805      	ldr	r0, [pc, #20]	@ (80012c4 <MX_USART2_UART_Init+0x4c>)
 80012b0:	f002 fac4 	bl	800383c <HAL_UART_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012ba:	f7ff fead 	bl	8001018 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	2000029c 	.word	0x2000029c
 80012c8:	40004400 	.word	0x40004400

080012cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	@ 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a34      	ldr	r2, [pc, #208]	@ (80013bc <HAL_UART_MspInit+0xf0>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d161      	bne.n	80013b2 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	4b33      	ldr	r3, [pc, #204]	@ (80013c0 <HAL_UART_MspInit+0xf4>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	4a32      	ldr	r2, [pc, #200]	@ (80013c0 <HAL_UART_MspInit+0xf4>)
 80012f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fe:	4b30      	ldr	r3, [pc, #192]	@ (80013c0 <HAL_UART_MspInit+0xf4>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b2c      	ldr	r3, [pc, #176]	@ (80013c0 <HAL_UART_MspInit+0xf4>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a2b      	ldr	r2, [pc, #172]	@ (80013c0 <HAL_UART_MspInit+0xf4>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b29      	ldr	r3, [pc, #164]	@ (80013c0 <HAL_UART_MspInit+0xf4>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001326:	230c      	movs	r3, #12
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	2302      	movs	r3, #2
 800132c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001336:	2307      	movs	r3, #7
 8001338:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	4619      	mov	r1, r3
 8001340:	4820      	ldr	r0, [pc, #128]	@ (80013c4 <HAL_UART_MspInit+0xf8>)
 8001342:	f001 f98b 	bl	800265c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001346:	4b20      	ldr	r3, [pc, #128]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001348:	4a20      	ldr	r2, [pc, #128]	@ (80013cc <HAL_UART_MspInit+0x100>)
 800134a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800134c:	4b1e      	ldr	r3, [pc, #120]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 800134e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001352:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001354:	4b1c      	ldr	r3, [pc, #112]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001356:	2240      	movs	r2, #64	@ 0x40
 8001358:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800135a:	4b1b      	ldr	r3, [pc, #108]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 800135c:	2200      	movs	r2, #0
 800135e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001360:	4b19      	ldr	r3, [pc, #100]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001362:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001366:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001368:	4b17      	ldr	r3, [pc, #92]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800136e:	4b16      	ldr	r3, [pc, #88]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001374:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 800137c:	2200      	movs	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001380:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001382:	2200      	movs	r2, #0
 8001384:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001386:	4810      	ldr	r0, [pc, #64]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 8001388:	f000 fd66 	bl	8001e58 <HAL_DMA_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001392:	f7ff fe41 	bl	8001018 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a0b      	ldr	r2, [pc, #44]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 800139a:	639a      	str	r2, [r3, #56]	@ 0x38
 800139c:	4a0a      	ldr	r2, [pc, #40]	@ (80013c8 <HAL_UART_MspInit+0xfc>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2105      	movs	r1, #5
 80013a6:	2026      	movs	r0, #38	@ 0x26
 80013a8:	f000 fd2c 	bl	8001e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013ac:	2026      	movs	r0, #38	@ 0x26
 80013ae:	f000 fd45 	bl	8001e3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013b2:	bf00      	nop
 80013b4:	3728      	adds	r7, #40	@ 0x28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40004400 	.word	0x40004400
 80013c0:	40023800 	.word	0x40023800
 80013c4:	40020000 	.word	0x40020000
 80013c8:	200002e4 	.word	0x200002e4
 80013cc:	400260a0 	.word	0x400260a0

080013d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001408 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013d4:	f7ff ff3e 	bl	8001254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013d8:	480c      	ldr	r0, [pc, #48]	@ (800140c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013da:	490d      	ldr	r1, [pc, #52]	@ (8001410 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e0:	e002      	b.n	80013e8 <LoopCopyDataInit>

080013e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e6:	3304      	adds	r3, #4

080013e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013ec:	d3f9      	bcc.n	80013e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013f0:	4c0a      	ldr	r4, [pc, #40]	@ (800141c <LoopFillZerobss+0x22>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f4:	e001      	b.n	80013fa <LoopFillZerobss>

080013f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f8:	3204      	adds	r2, #4

080013fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013fc:	d3fb      	bcc.n	80013f6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80013fe:	f006 fab7 	bl	8007970 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001402:	f7ff fd6b 	bl	8000edc <main>
  bx  lr    
 8001406:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001408:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800140c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001410:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001414:	08008458 	.word	0x08008458
  ldr r2, =_sbss
 8001418:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800141c:	20004de0 	.word	0x20004de0

08001420 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001420:	e7fe      	b.n	8001420 <ADC_IRQHandler>
	...

08001424 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001428:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <HAL_Init+0x40>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a0d      	ldr	r2, [pc, #52]	@ (8001464 <HAL_Init+0x40>)
 800142e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001432:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001434:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <HAL_Init+0x40>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <HAL_Init+0x40>)
 800143a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800143e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <HAL_Init+0x40>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <HAL_Init+0x40>)
 8001446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800144a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800144c:	2003      	movs	r0, #3
 800144e:	f000 fcce 	bl	8001dee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001452:	200f      	movs	r0, #15
 8001454:	f7ff fe12 	bl	800107c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001458:	f7ff fde4 	bl	8001024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40023c00 	.word	0x40023c00

08001468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_IncTick+0x20>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_IncTick+0x24>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4413      	add	r3, r2
 8001478:	4a04      	ldr	r2, [pc, #16]	@ (800148c <HAL_IncTick+0x24>)
 800147a:	6013      	str	r3, [r2, #0]
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008
 800148c:	20000344 	.word	0x20000344

08001490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return uwTick;
 8001494:	4b03      	ldr	r3, [pc, #12]	@ (80014a4 <HAL_GetTick+0x14>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000344 	.word	0x20000344

080014a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014b0:	2300      	movs	r3, #0
 80014b2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e033      	b.n	8001526 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d109      	bne.n	80014da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff f902 	bl	80006d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	f003 0310 	and.w	r3, r3, #16
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d118      	bne.n	8001518 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014ee:	f023 0302 	bic.w	r3, r3, #2
 80014f2:	f043 0202 	orr.w	r2, r3, #2
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f000 fa4c 	bl	8001998 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	f023 0303 	bic.w	r3, r3, #3
 800150e:	f043 0201 	orr.w	r2, r3, #1
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	641a      	str	r2, [r3, #64]	@ 0x40
 8001516:	e001      	b.n	800151c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001524:	7bfb      	ldrb	r3, [r7, #15]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800154a:	2b01      	cmp	r3, #1
 800154c:	d101      	bne.n	8001552 <HAL_ADC_Start_DMA+0x22>
 800154e:	2302      	movs	r3, #2
 8001550:	e0d0      	b.n	80016f4 <HAL_ADC_Start_DMA+0x1c4>
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2201      	movs	r2, #1
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	2b01      	cmp	r3, #1
 8001566:	d018      	beq.n	800159a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	689a      	ldr	r2, [r3, #8]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f042 0201 	orr.w	r2, r2, #1
 8001576:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001578:	4b60      	ldr	r3, [pc, #384]	@ (80016fc <HAL_ADC_Start_DMA+0x1cc>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a60      	ldr	r2, [pc, #384]	@ (8001700 <HAL_ADC_Start_DMA+0x1d0>)
 800157e:	fba2 2303 	umull	r2, r3, r2, r3
 8001582:	0c9a      	lsrs	r2, r3, #18
 8001584:	4613      	mov	r3, r2
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	4413      	add	r3, r2
 800158a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800158c:	e002      	b.n	8001594 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3b01      	subs	r3, #1
 8001592:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1f9      	bne.n	800158e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015a8:	d107      	bne.n	80015ba <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015b8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	f040 8088 	bne.w	80016da <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ce:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80015d2:	f023 0301 	bic.w	r3, r3, #1
 80015d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d007      	beq.n	80015fc <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001608:	d106      	bne.n	8001618 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160e:	f023 0206 	bic.w	r2, r3, #6
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	645a      	str	r2, [r3, #68]	@ 0x44
 8001616:	e002      	b.n	800161e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2200      	movs	r2, #0
 800161c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2200      	movs	r2, #0
 8001622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001626:	4b37      	ldr	r3, [pc, #220]	@ (8001704 <HAL_ADC_Start_DMA+0x1d4>)
 8001628:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800162e:	4a36      	ldr	r2, [pc, #216]	@ (8001708 <HAL_ADC_Start_DMA+0x1d8>)
 8001630:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001636:	4a35      	ldr	r2, [pc, #212]	@ (800170c <HAL_ADC_Start_DMA+0x1dc>)
 8001638:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800163e:	4a34      	ldr	r2, [pc, #208]	@ (8001710 <HAL_ADC_Start_DMA+0x1e0>)
 8001640:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800164a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800165a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689a      	ldr	r2, [r3, #8]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800166a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	334c      	adds	r3, #76	@ 0x4c
 8001676:	4619      	mov	r1, r3
 8001678:	68ba      	ldr	r2, [r7, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f000 fc9a 	bl	8001fb4 <HAL_DMA_Start_IT>
 8001680:	4603      	mov	r3, r0
 8001682:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 031f 	and.w	r3, r3, #31
 800168c:	2b00      	cmp	r3, #0
 800168e:	d10f      	bne.n	80016b0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d129      	bne.n	80016f2 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	e020      	b.n	80016f2 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a17      	ldr	r2, [pc, #92]	@ (8001714 <HAL_ADC_Start_DMA+0x1e4>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d11b      	bne.n	80016f2 <HAL_ADC_Start_DMA+0x1c2>
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d114      	bne.n	80016f2 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	e00b      	b.n	80016f2 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f043 0210 	orr.w	r2, r3, #16
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f043 0201 	orr.w	r2, r3, #1
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80016f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3720      	adds	r7, #32
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000000 	.word	0x20000000
 8001700:	431bde83 	.word	0x431bde83
 8001704:	40012300 	.word	0x40012300
 8001708:	08001b91 	.word	0x08001b91
 800170c:	08001c4b 	.word	0x08001c4b
 8001710:	08001c67 	.word	0x08001c67
 8001714:	40012000 	.word	0x40012000

08001718 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001768:	2b01      	cmp	r3, #1
 800176a:	d101      	bne.n	8001770 <HAL_ADC_ConfigChannel+0x1c>
 800176c:	2302      	movs	r3, #2
 800176e:	e105      	b.n	800197c <HAL_ADC_ConfigChannel+0x228>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b09      	cmp	r3, #9
 800177e:	d925      	bls.n	80017cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68d9      	ldr	r1, [r3, #12]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	b29b      	uxth	r3, r3
 800178c:	461a      	mov	r2, r3
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	3b1e      	subs	r3, #30
 8001796:	2207      	movs	r2, #7
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43da      	mvns	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	400a      	ands	r2, r1
 80017a4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68d9      	ldr	r1, [r3, #12]
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	4618      	mov	r0, r3
 80017b8:	4603      	mov	r3, r0
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4403      	add	r3, r0
 80017be:	3b1e      	subs	r3, #30
 80017c0:	409a      	lsls	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	430a      	orrs	r2, r1
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	e022      	b.n	8001812 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6919      	ldr	r1, [r3, #16]
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	461a      	mov	r2, r3
 80017da:	4613      	mov	r3, r2
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4413      	add	r3, r2
 80017e0:	2207      	movs	r2, #7
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43da      	mvns	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	400a      	ands	r2, r1
 80017ee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6919      	ldr	r1, [r3, #16]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	b29b      	uxth	r3, r3
 8001800:	4618      	mov	r0, r3
 8001802:	4603      	mov	r3, r0
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4403      	add	r3, r0
 8001808:	409a      	lsls	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	430a      	orrs	r2, r1
 8001810:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2b06      	cmp	r3, #6
 8001818:	d824      	bhi.n	8001864 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	4613      	mov	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	3b05      	subs	r3, #5
 800182c:	221f      	movs	r2, #31
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43da      	mvns	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	400a      	ands	r2, r1
 800183a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	b29b      	uxth	r3, r3
 8001848:	4618      	mov	r0, r3
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	3b05      	subs	r3, #5
 8001856:	fa00 f203 	lsl.w	r2, r0, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	430a      	orrs	r2, r1
 8001860:	635a      	str	r2, [r3, #52]	@ 0x34
 8001862:	e04c      	b.n	80018fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b0c      	cmp	r3, #12
 800186a:	d824      	bhi.n	80018b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	4613      	mov	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
 800187c:	3b23      	subs	r3, #35	@ 0x23
 800187e:	221f      	movs	r2, #31
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	43da      	mvns	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	400a      	ands	r2, r1
 800188c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	b29b      	uxth	r3, r3
 800189a:	4618      	mov	r0, r3
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	4613      	mov	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	3b23      	subs	r3, #35	@ 0x23
 80018a8:	fa00 f203 	lsl.w	r2, r0, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80018b4:	e023      	b.n	80018fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	3b41      	subs	r3, #65	@ 0x41
 80018c8:	221f      	movs	r2, #31
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43da      	mvns	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	400a      	ands	r2, r1
 80018d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	3b41      	subs	r3, #65	@ 0x41
 80018f2:	fa00 f203 	lsl.w	r2, r0, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018fe:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <HAL_ADC_ConfigChannel+0x234>)
 8001900:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a21      	ldr	r2, [pc, #132]	@ (800198c <HAL_ADC_ConfigChannel+0x238>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d109      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x1cc>
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b12      	cmp	r3, #18
 8001912:	d105      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a19      	ldr	r2, [pc, #100]	@ (800198c <HAL_ADC_ConfigChannel+0x238>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d123      	bne.n	8001972 <HAL_ADC_ConfigChannel+0x21e>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2b10      	cmp	r3, #16
 8001930:	d003      	beq.n	800193a <HAL_ADC_ConfigChannel+0x1e6>
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2b11      	cmp	r3, #17
 8001938:	d11b      	bne.n	8001972 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b10      	cmp	r3, #16
 800194c:	d111      	bne.n	8001972 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <HAL_ADC_ConfigChannel+0x23c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a10      	ldr	r2, [pc, #64]	@ (8001994 <HAL_ADC_ConfigChannel+0x240>)
 8001954:	fba2 2303 	umull	r2, r3, r2, r3
 8001958:	0c9a      	lsrs	r2, r3, #18
 800195a:	4613      	mov	r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001964:	e002      	b.n	800196c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	3b01      	subs	r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f9      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	40012300 	.word	0x40012300
 800198c:	40012000 	.word	0x40012000
 8001990:	20000000 	.word	0x20000000
 8001994:	431bde83 	.word	0x431bde83

08001998 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019a0:	4b79      	ldr	r3, [pc, #484]	@ (8001b88 <ADC_Init+0x1f0>)
 80019a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	431a      	orrs	r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6859      	ldr	r1, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	021a      	lsls	r2, r3, #8
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	430a      	orrs	r2, r1
 80019e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80019f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6859      	ldr	r1, [r3, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	430a      	orrs	r2, r1
 8001a02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	689a      	ldr	r2, [r3, #8]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6899      	ldr	r1, [r3, #8]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68da      	ldr	r2, [r3, #12]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2a:	4a58      	ldr	r2, [pc, #352]	@ (8001b8c <ADC_Init+0x1f4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d022      	beq.n	8001a76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	689a      	ldr	r2, [r3, #8]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6899      	ldr	r1, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6899      	ldr	r1, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	e00f      	b.n	8001a96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689a      	ldr	r2, [r3, #8]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0202 	bic.w	r2, r2, #2
 8001aa4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6899      	ldr	r1, [r3, #8]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	7e1b      	ldrb	r3, [r3, #24]
 8001ab0:	005a      	lsls	r2, r3, #1
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d01b      	beq.n	8001afc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ad2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ae2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	6859      	ldr	r1, [r3, #4]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aee:	3b01      	subs	r3, #1
 8001af0:	035a      	lsls	r2, r3, #13
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	430a      	orrs	r2, r1
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	e007      	b.n	8001b0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	051a      	lsls	r2, r3, #20
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	6899      	ldr	r1, [r3, #8]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b4e:	025a      	lsls	r2, r3, #9
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6899      	ldr	r1, [r3, #8]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	029a      	lsls	r2, r3, #10
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	609a      	str	r2, [r3, #8]
}
 8001b7c:	bf00      	nop
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	40012300 	.word	0x40012300
 8001b8c:	0f000001 	.word	0x0f000001

08001b90 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b9c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d13c      	bne.n	8001c24 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d12b      	bne.n	8001c1c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d127      	bne.n	8001c1c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d006      	beq.n	8001be8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d119      	bne.n	8001c1c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 0220 	bic.w	r2, r2, #32
 8001bf6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d105      	bne.n	8001c1c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c14:	f043 0201 	orr.w	r2, r3, #1
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f7ff fd7b 	bl	8001718 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c22:	e00e      	b.n	8001c42 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	f003 0310 	and.w	r3, r3, #16
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f7ff fd85 	bl	8001740 <HAL_ADC_ErrorCallback>
}
 8001c36:	e004      	b.n	8001c42 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	4798      	blx	r3
}
 8001c42:	bf00      	nop
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b084      	sub	sp, #16
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c56:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f7ff fd67 	bl	800172c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b084      	sub	sp, #16
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c72:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2240      	movs	r2, #64	@ 0x40
 8001c78:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	f043 0204 	orr.w	r2, r3, #4
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c86:	68f8      	ldr	r0, [r7, #12]
 8001c88:	f7ff fd5a 	bl	8001740 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c8c:	bf00      	nop
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cc6:	4a04      	ldr	r2, [pc, #16]	@ (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	60d3      	str	r3, [r2, #12]
}
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce0:	4b04      	ldr	r3, [pc, #16]	@ (8001cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	0a1b      	lsrs	r3, r3, #8
 8001ce6:	f003 0307 	and.w	r3, r3, #7
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	db0b      	blt.n	8001d22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	f003 021f 	and.w	r2, r3, #31
 8001d10:	4907      	ldr	r1, [pc, #28]	@ (8001d30 <__NVIC_EnableIRQ+0x38>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	095b      	lsrs	r3, r3, #5
 8001d18:	2001      	movs	r0, #1
 8001d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000e100 	.word	0xe000e100

08001d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	db0a      	blt.n	8001d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	490c      	ldr	r1, [pc, #48]	@ (8001d80 <__NVIC_SetPriority+0x4c>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	0112      	lsls	r2, r2, #4
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	440b      	add	r3, r1
 8001d58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d5c:	e00a      	b.n	8001d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4908      	ldr	r1, [pc, #32]	@ (8001d84 <__NVIC_SetPriority+0x50>)
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	3b04      	subs	r3, #4
 8001d6c:	0112      	lsls	r2, r2, #4
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	440b      	add	r3, r1
 8001d72:	761a      	strb	r2, [r3, #24]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	e000e100 	.word	0xe000e100
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b089      	sub	sp, #36	@ 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f1c3 0307 	rsb	r3, r3, #7
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	bf28      	it	cs
 8001da6:	2304      	movcs	r3, #4
 8001da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3304      	adds	r3, #4
 8001dae:	2b06      	cmp	r3, #6
 8001db0:	d902      	bls.n	8001db8 <NVIC_EncodePriority+0x30>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3b03      	subs	r3, #3
 8001db6:	e000      	b.n	8001dba <NVIC_EncodePriority+0x32>
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	401a      	ands	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de0:	4313      	orrs	r3, r2
         );
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3724      	adds	r7, #36	@ 0x24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ff4c 	bl	8001c94 <__NVIC_SetPriorityGrouping>
}
 8001dfc:	bf00      	nop
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
 8001e10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e16:	f7ff ff61 	bl	8001cdc <__NVIC_GetPriorityGrouping>
 8001e1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	68b9      	ldr	r1, [r7, #8]
 8001e20:	6978      	ldr	r0, [r7, #20]
 8001e22:	f7ff ffb1 	bl	8001d88 <NVIC_EncodePriority>
 8001e26:	4602      	mov	r2, r0
 8001e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e2c:	4611      	mov	r1, r2
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff ff80 	bl	8001d34 <__NVIC_SetPriority>
}
 8001e34:	bf00      	nop
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff ff54 	bl	8001cf8 <__NVIC_EnableIRQ>
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e64:	f7ff fb14 	bl	8001490 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e099      	b.n	8001fa8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2202      	movs	r2, #2
 8001e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0201 	bic.w	r2, r2, #1
 8001e92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e94:	e00f      	b.n	8001eb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e96:	f7ff fafb 	bl	8001490 <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b05      	cmp	r3, #5
 8001ea2:	d908      	bls.n	8001eb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2203      	movs	r2, #3
 8001eae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e078      	b.n	8001fa8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1e8      	bne.n	8001e96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	4b38      	ldr	r3, [pc, #224]	@ (8001fb0 <HAL_DMA_Init+0x158>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ee2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001efa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f02:	697a      	ldr	r2, [r7, #20]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0c:	2b04      	cmp	r3, #4
 8001f0e:	d107      	bne.n	8001f20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	f023 0307 	bic.w	r3, r3, #7
 8001f36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d117      	bne.n	8001f7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d00e      	beq.n	8001f7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 fb01 	bl	8002564 <DMA_CheckFifoParam>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d008      	beq.n	8001f7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2240      	movs	r2, #64	@ 0x40
 8001f6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001f76:	2301      	movs	r3, #1
 8001f78:	e016      	b.n	8001fa8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 fab8 	bl	80024f8 <DMA_CalcBaseAndBitshift>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f90:	223f      	movs	r2, #63	@ 0x3f
 8001f92:	409a      	lsls	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	f010803f 	.word	0xf010803f

08001fb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
 8001fc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d101      	bne.n	8001fda <HAL_DMA_Start_IT+0x26>
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	e040      	b.n	800205c <HAL_DMA_Start_IT+0xa8>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d12f      	bne.n	800204e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	68b9      	ldr	r1, [r7, #8]
 8002002:	68f8      	ldr	r0, [r7, #12]
 8002004:	f000 fa4a 	bl	800249c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200c:	223f      	movs	r2, #63	@ 0x3f
 800200e:	409a      	lsls	r2, r3
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f042 0216 	orr.w	r2, r2, #22
 8002022:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0208 	orr.w	r2, r2, #8
 800203a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	e005      	b.n	800205a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002056:	2302      	movs	r3, #2
 8002058:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800205a:	7dfb      	ldrb	r3, [r7, #23]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002070:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002072:	f7ff fa0d 	bl	8001490 <HAL_GetTick>
 8002076:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d008      	beq.n	8002096 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2280      	movs	r2, #128	@ 0x80
 8002088:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e052      	b.n	800213c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 0216 	bic.w	r2, r2, #22
 80020a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695a      	ldr	r2, [r3, #20]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d103      	bne.n	80020c6 <HAL_DMA_Abort+0x62>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d007      	beq.n	80020d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0208 	bic.w	r2, r2, #8
 80020d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 0201 	bic.w	r2, r2, #1
 80020e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020e6:	e013      	b.n	8002110 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020e8:	f7ff f9d2 	bl	8001490 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b05      	cmp	r3, #5
 80020f4:	d90c      	bls.n	8002110 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2220      	movs	r2, #32
 80020fa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2203      	movs	r2, #3
 8002100:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e015      	b.n	800213c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1e4      	bne.n	80020e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002122:	223f      	movs	r2, #63	@ 0x3f
 8002124:	409a      	lsls	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d004      	beq.n	8002162 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2280      	movs	r2, #128	@ 0x80
 800215c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e00c      	b.n	800217c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2205      	movs	r2, #5
 8002166:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0201 	bic.w	r2, r2, #1
 8002178:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002190:	2300      	movs	r3, #0
 8002192:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002194:	4b8e      	ldr	r3, [pc, #568]	@ (80023d0 <HAL_DMA_IRQHandler+0x248>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a8e      	ldr	r2, [pc, #568]	@ (80023d4 <HAL_DMA_IRQHandler+0x24c>)
 800219a:	fba2 2303 	umull	r2, r3, r2, r3
 800219e:	0a9b      	lsrs	r3, r3, #10
 80021a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b2:	2208      	movs	r2, #8
 80021b4:	409a      	lsls	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d01a      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d013      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0204 	bic.w	r2, r2, #4
 80021da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e0:	2208      	movs	r2, #8
 80021e2:	409a      	lsls	r2, r3
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ec:	f043 0201 	orr.w	r2, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f8:	2201      	movs	r2, #1
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d012      	beq.n	800222a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00b      	beq.n	800222a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002216:	2201      	movs	r2, #1
 8002218:	409a      	lsls	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002222:	f043 0202 	orr.w	r2, r3, #2
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222e:	2204      	movs	r2, #4
 8002230:	409a      	lsls	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	4013      	ands	r3, r2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d012      	beq.n	8002260 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00b      	beq.n	8002260 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224c:	2204      	movs	r2, #4
 800224e:	409a      	lsls	r2, r3
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002258:	f043 0204 	orr.w	r2, r3, #4
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002264:	2210      	movs	r2, #16
 8002266:	409a      	lsls	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4013      	ands	r3, r2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d043      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d03c      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002282:	2210      	movs	r2, #16
 8002284:	409a      	lsls	r2, r3
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d018      	beq.n	80022ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d108      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d024      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	4798      	blx	r3
 80022b6:	e01f      	b.n	80022f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d01b      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
 80022c8:	e016      	b.n	80022f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d107      	bne.n	80022e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f022 0208 	bic.w	r2, r2, #8
 80022e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fc:	2220      	movs	r2, #32
 80022fe:	409a      	lsls	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4013      	ands	r3, r2
 8002304:	2b00      	cmp	r3, #0
 8002306:	f000 808f 	beq.w	8002428 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0310 	and.w	r3, r3, #16
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 8087 	beq.w	8002428 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800231e:	2220      	movs	r2, #32
 8002320:	409a      	lsls	r2, r3
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b05      	cmp	r3, #5
 8002330:	d136      	bne.n	80023a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 0216 	bic.w	r2, r2, #22
 8002340:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	695a      	ldr	r2, [r3, #20]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002350:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002356:	2b00      	cmp	r3, #0
 8002358:	d103      	bne.n	8002362 <HAL_DMA_IRQHandler+0x1da>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800235e:	2b00      	cmp	r3, #0
 8002360:	d007      	beq.n	8002372 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0208 	bic.w	r2, r2, #8
 8002370:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002376:	223f      	movs	r2, #63	@ 0x3f
 8002378:	409a      	lsls	r2, r3
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002392:	2b00      	cmp	r3, #0
 8002394:	d07e      	beq.n	8002494 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	4798      	blx	r3
        }
        return;
 800239e:	e079      	b.n	8002494 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d01d      	beq.n	80023ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d10d      	bne.n	80023d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d031      	beq.n	8002428 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	4798      	blx	r3
 80023cc:	e02c      	b.n	8002428 <HAL_DMA_IRQHandler+0x2a0>
 80023ce:	bf00      	nop
 80023d0:	20000000 	.word	0x20000000
 80023d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d023      	beq.n	8002428 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	4798      	blx	r3
 80023e8:	e01e      	b.n	8002428 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d10f      	bne.n	8002418 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0210 	bic.w	r2, r2, #16
 8002406:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800241c:	2b00      	cmp	r3, #0
 800241e:	d003      	beq.n	8002428 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242c:	2b00      	cmp	r3, #0
 800242e:	d032      	beq.n	8002496 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b00      	cmp	r3, #0
 800243a:	d022      	beq.n	8002482 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2205      	movs	r2, #5
 8002440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0201 	bic.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	3301      	adds	r3, #1
 8002458:	60bb      	str	r3, [r7, #8]
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	429a      	cmp	r2, r3
 800245e:	d307      	bcc.n	8002470 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f2      	bne.n	8002454 <HAL_DMA_IRQHandler+0x2cc>
 800246e:	e000      	b.n	8002472 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002470:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002486:	2b00      	cmp	r3, #0
 8002488:	d005      	beq.n	8002496 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	4798      	blx	r3
 8002492:	e000      	b.n	8002496 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002494:	bf00      	nop
    }
  }
}
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
 80024a8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024b8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b40      	cmp	r3, #64	@ 0x40
 80024c8:	d108      	bne.n	80024dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024da:	e007      	b.n	80024ec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	60da      	str	r2, [r3, #12]
}
 80024ec:	bf00      	nop
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	b2db      	uxtb	r3, r3
 8002506:	3b10      	subs	r3, #16
 8002508:	4a14      	ldr	r2, [pc, #80]	@ (800255c <DMA_CalcBaseAndBitshift+0x64>)
 800250a:	fba2 2303 	umull	r2, r3, r2, r3
 800250e:	091b      	lsrs	r3, r3, #4
 8002510:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002512:	4a13      	ldr	r2, [pc, #76]	@ (8002560 <DMA_CalcBaseAndBitshift+0x68>)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4413      	add	r3, r2
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2b03      	cmp	r3, #3
 8002524:	d909      	bls.n	800253a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800252e:	f023 0303 	bic.w	r3, r3, #3
 8002532:	1d1a      	adds	r2, r3, #4
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	659a      	str	r2, [r3, #88]	@ 0x58
 8002538:	e007      	b.n	800254a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002542:	f023 0303 	bic.w	r3, r3, #3
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800254e:	4618      	mov	r0, r3
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	aaaaaaab 	.word	0xaaaaaaab
 8002560:	0800840c 	.word	0x0800840c

08002564 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800256c:	2300      	movs	r3, #0
 800256e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d11f      	bne.n	80025be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2b03      	cmp	r3, #3
 8002582:	d856      	bhi.n	8002632 <DMA_CheckFifoParam+0xce>
 8002584:	a201      	add	r2, pc, #4	@ (adr r2, 800258c <DMA_CheckFifoParam+0x28>)
 8002586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258a:	bf00      	nop
 800258c:	0800259d 	.word	0x0800259d
 8002590:	080025af 	.word	0x080025af
 8002594:	0800259d 	.word	0x0800259d
 8002598:	08002633 	.word	0x08002633
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d046      	beq.n	8002636 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ac:	e043      	b.n	8002636 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025b6:	d140      	bne.n	800263a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025bc:	e03d      	b.n	800263a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025c6:	d121      	bne.n	800260c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d837      	bhi.n	800263e <DMA_CheckFifoParam+0xda>
 80025ce:	a201      	add	r2, pc, #4	@ (adr r2, 80025d4 <DMA_CheckFifoParam+0x70>)
 80025d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d4:	080025e5 	.word	0x080025e5
 80025d8:	080025eb 	.word	0x080025eb
 80025dc:	080025e5 	.word	0x080025e5
 80025e0:	080025fd 	.word	0x080025fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	73fb      	strb	r3, [r7, #15]
      break;
 80025e8:	e030      	b.n	800264c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d025      	beq.n	8002642 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025fa:	e022      	b.n	8002642 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002600:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002604:	d11f      	bne.n	8002646 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800260a:	e01c      	b.n	8002646 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b02      	cmp	r3, #2
 8002610:	d903      	bls.n	800261a <DMA_CheckFifoParam+0xb6>
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	2b03      	cmp	r3, #3
 8002616:	d003      	beq.n	8002620 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002618:	e018      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	73fb      	strb	r3, [r7, #15]
      break;
 800261e:	e015      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002624:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00e      	beq.n	800264a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
      break;
 8002630:	e00b      	b.n	800264a <DMA_CheckFifoParam+0xe6>
      break;
 8002632:	bf00      	nop
 8002634:	e00a      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      break;
 8002636:	bf00      	nop
 8002638:	e008      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      break;
 800263a:	bf00      	nop
 800263c:	e006      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      break;
 800263e:	bf00      	nop
 8002640:	e004      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      break;
 8002642:	bf00      	nop
 8002644:	e002      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      break;   
 8002646:	bf00      	nop
 8002648:	e000      	b.n	800264c <DMA_CheckFifoParam+0xe8>
      break;
 800264a:	bf00      	nop
    }
  } 
  
  return status; 
 800264c:	7bfb      	ldrb	r3, [r7, #15]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3714      	adds	r7, #20
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	@ 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	e159      	b.n	800292c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002678:	2201      	movs	r2, #1
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	429a      	cmp	r2, r3
 8002692:	f040 8148 	bne.w	8002926 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d005      	beq.n	80026ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d130      	bne.n	8002710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	2203      	movs	r2, #3
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e4:	2201      	movs	r2, #1
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	f003 0201 	and.w	r2, r3, #1
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0303 	and.w	r3, r3, #3
 8002718:	2b03      	cmp	r3, #3
 800271a:	d017      	beq.n	800274c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d123      	bne.n	80027a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	08da      	lsrs	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3208      	adds	r2, #8
 8002760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	220f      	movs	r2, #15
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	08da      	lsrs	r2, r3, #3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3208      	adds	r2, #8
 800279a:	69b9      	ldr	r1, [r7, #24]
 800279c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	2203      	movs	r2, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0203 	and.w	r2, r3, #3
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80a2 	beq.w	8002926 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b57      	ldr	r3, [pc, #348]	@ (8002944 <HAL_GPIO_Init+0x2e8>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ea:	4a56      	ldr	r2, [pc, #344]	@ (8002944 <HAL_GPIO_Init+0x2e8>)
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027f2:	4b54      	ldr	r3, [pc, #336]	@ (8002944 <HAL_GPIO_Init+0x2e8>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027fe:	4a52      	ldr	r2, [pc, #328]	@ (8002948 <HAL_GPIO_Init+0x2ec>)
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	220f      	movs	r2, #15
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a49      	ldr	r2, [pc, #292]	@ (800294c <HAL_GPIO_Init+0x2f0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d019      	beq.n	800285e <HAL_GPIO_Init+0x202>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a48      	ldr	r2, [pc, #288]	@ (8002950 <HAL_GPIO_Init+0x2f4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d013      	beq.n	800285a <HAL_GPIO_Init+0x1fe>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a47      	ldr	r2, [pc, #284]	@ (8002954 <HAL_GPIO_Init+0x2f8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00d      	beq.n	8002856 <HAL_GPIO_Init+0x1fa>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a46      	ldr	r2, [pc, #280]	@ (8002958 <HAL_GPIO_Init+0x2fc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d007      	beq.n	8002852 <HAL_GPIO_Init+0x1f6>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a45      	ldr	r2, [pc, #276]	@ (800295c <HAL_GPIO_Init+0x300>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_GPIO_Init+0x1f2>
 800284a:	2304      	movs	r3, #4
 800284c:	e008      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800284e:	2307      	movs	r3, #7
 8002850:	e006      	b.n	8002860 <HAL_GPIO_Init+0x204>
 8002852:	2303      	movs	r3, #3
 8002854:	e004      	b.n	8002860 <HAL_GPIO_Init+0x204>
 8002856:	2302      	movs	r3, #2
 8002858:	e002      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800285e:	2300      	movs	r3, #0
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	f002 0203 	and.w	r2, r2, #3
 8002866:	0092      	lsls	r2, r2, #2
 8002868:	4093      	lsls	r3, r2
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4313      	orrs	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002870:	4935      	ldr	r1, [pc, #212]	@ (8002948 <HAL_GPIO_Init+0x2ec>)
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	089b      	lsrs	r3, r3, #2
 8002876:	3302      	adds	r3, #2
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287e:	4b38      	ldr	r3, [pc, #224]	@ (8002960 <HAL_GPIO_Init+0x304>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028a2:	4a2f      	ldr	r2, [pc, #188]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028cc:	4a24      	ldr	r2, [pc, #144]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028d2:	4b23      	ldr	r3, [pc, #140]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	43db      	mvns	r3, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028fc:	4b18      	ldr	r3, [pc, #96]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002920:	4a0f      	ldr	r2, [pc, #60]	@ (8002960 <HAL_GPIO_Init+0x304>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	3301      	adds	r3, #1
 800292a:	61fb      	str	r3, [r7, #28]
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	2b0f      	cmp	r3, #15
 8002930:	f67f aea2 	bls.w	8002678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3724      	adds	r7, #36	@ 0x24
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40023800 	.word	0x40023800
 8002948:	40013800 	.word	0x40013800
 800294c:	40020000 	.word	0x40020000
 8002950:	40020400 	.word	0x40020400
 8002954:	40020800 	.word	0x40020800
 8002958:	40020c00 	.word	0x40020c00
 800295c:	40021000 	.word	0x40021000
 8002960:	40013c00 	.word	0x40013c00

08002964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	807b      	strh	r3, [r7, #2]
 8002970:	4613      	mov	r3, r2
 8002972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002974:	787b      	ldrb	r3, [r7, #1]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800297a:	887a      	ldrh	r2, [r7, #2]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002980:	e003      	b.n	800298a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002982:	887b      	ldrh	r3, [r7, #2]
 8002984:	041a      	lsls	r2, r3, #16
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	619a      	str	r2, [r3, #24]
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002996:	b480      	push	{r7}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	460b      	mov	r3, r1
 80029a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029a8:	887a      	ldrh	r2, [r7, #2]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4013      	ands	r3, r2
 80029ae:	041a      	lsls	r2, r3, #16
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	43d9      	mvns	r1, r3
 80029b4:	887b      	ldrh	r3, [r7, #2]
 80029b6:	400b      	ands	r3, r1
 80029b8:	431a      	orrs	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e267      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d075      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029ea:	4b88      	ldr	r3, [pc, #544]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d00c      	beq.n	8002a10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029f6:	4b85      	ldr	r3, [pc, #532]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029fe:	2b08      	cmp	r3, #8
 8002a00:	d112      	bne.n	8002a28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a02:	4b82      	ldr	r3, [pc, #520]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a0e:	d10b      	bne.n	8002a28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	4b7e      	ldr	r3, [pc, #504]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d05b      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x108>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d157      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e242      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a30:	d106      	bne.n	8002a40 <HAL_RCC_OscConfig+0x74>
 8002a32:	4b76      	ldr	r3, [pc, #472]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a75      	ldr	r2, [pc, #468]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	e01d      	b.n	8002a7c <HAL_RCC_OscConfig+0xb0>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a48:	d10c      	bne.n	8002a64 <HAL_RCC_OscConfig+0x98>
 8002a4a:	4b70      	ldr	r3, [pc, #448]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a6f      	ldr	r2, [pc, #444]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	4b6d      	ldr	r3, [pc, #436]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a6c      	ldr	r2, [pc, #432]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	e00b      	b.n	8002a7c <HAL_RCC_OscConfig+0xb0>
 8002a64:	4b69      	ldr	r3, [pc, #420]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a68      	ldr	r2, [pc, #416]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a6e:	6013      	str	r3, [r2, #0]
 8002a70:	4b66      	ldr	r3, [pc, #408]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a65      	ldr	r2, [pc, #404]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d013      	beq.n	8002aac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a84:	f7fe fd04 	bl	8001490 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a8c:	f7fe fd00 	bl	8001490 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b64      	cmp	r3, #100	@ 0x64
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e207      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9e:	4b5b      	ldr	r3, [pc, #364]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0xc0>
 8002aaa:	e014      	b.n	8002ad6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7fe fcf0 	bl	8001490 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab4:	f7fe fcec 	bl	8001490 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	@ 0x64
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e1f3      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac6:	4b51      	ldr	r3, [pc, #324]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xe8>
 8002ad2:	e000      	b.n	8002ad6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d063      	beq.n	8002baa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00b      	beq.n	8002b06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aee:	4b47      	ldr	r3, [pc, #284]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d11c      	bne.n	8002b34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002afa:	4b44      	ldr	r3, [pc, #272]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d116      	bne.n	8002b34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b06:	4b41      	ldr	r3, [pc, #260]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <HAL_RCC_OscConfig+0x152>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d001      	beq.n	8002b1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e1c7      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4937      	ldr	r1, [pc, #220]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b32:	e03a      	b.n	8002baa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d020      	beq.n	8002b7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b3c:	4b34      	ldr	r3, [pc, #208]	@ (8002c10 <HAL_RCC_OscConfig+0x244>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b42:	f7fe fca5 	bl	8001490 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b4a:	f7fe fca1 	bl	8001490 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e1a8      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0f0      	beq.n	8002b4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b68:	4b28      	ldr	r3, [pc, #160]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4925      	ldr	r1, [pc, #148]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	600b      	str	r3, [r1, #0]
 8002b7c:	e015      	b.n	8002baa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b7e:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <HAL_RCC_OscConfig+0x244>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe fc84 	bl	8001490 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b8c:	f7fe fc80 	bl	8001490 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e187      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1f0      	bne.n	8002b8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d036      	beq.n	8002c24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d016      	beq.n	8002bec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bbe:	4b15      	ldr	r3, [pc, #84]	@ (8002c14 <HAL_RCC_OscConfig+0x248>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc4:	f7fe fc64 	bl	8001490 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bcc:	f7fe fc60 	bl	8001490 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e167      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bde:	4b0b      	ldr	r3, [pc, #44]	@ (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f0      	beq.n	8002bcc <HAL_RCC_OscConfig+0x200>
 8002bea:	e01b      	b.n	8002c24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bec:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_RCC_OscConfig+0x248>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf2:	f7fe fc4d 	bl	8001490 <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf8:	e00e      	b.n	8002c18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfa:	f7fe fc49 	bl	8001490 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d907      	bls.n	8002c18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e150      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	42470000 	.word	0x42470000
 8002c14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c18:	4b88      	ldr	r3, [pc, #544]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1ea      	bne.n	8002bfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 8097 	beq.w	8002d60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c32:	2300      	movs	r3, #0
 8002c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c36:	4b81      	ldr	r3, [pc, #516]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10f      	bne.n	8002c62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	4b7d      	ldr	r3, [pc, #500]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	4a7c      	ldr	r2, [pc, #496]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c52:	4b7a      	ldr	r3, [pc, #488]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c62:	4b77      	ldr	r3, [pc, #476]	@ (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d118      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c6e:	4b74      	ldr	r3, [pc, #464]	@ (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a73      	ldr	r2, [pc, #460]	@ (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c7a:	f7fe fc09 	bl	8001490 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c82:	f7fe fc05 	bl	8001490 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e10c      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	4b6a      	ldr	r3, [pc, #424]	@ (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d106      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x2ea>
 8002ca8:	4b64      	ldr	r3, [pc, #400]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cac:	4a63      	ldr	r2, [pc, #396]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cb4:	e01c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x324>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	2b05      	cmp	r3, #5
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x30c>
 8002cbe:	4b5f      	ldr	r3, [pc, #380]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc2:	4a5e      	ldr	r2, [pc, #376]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cc4:	f043 0304 	orr.w	r3, r3, #4
 8002cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cca:	4b5c      	ldr	r3, [pc, #368]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cce:	4a5b      	ldr	r2, [pc, #364]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cd6:	e00b      	b.n	8002cf0 <HAL_RCC_OscConfig+0x324>
 8002cd8:	4b58      	ldr	r3, [pc, #352]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cdc:	4a57      	ldr	r2, [pc, #348]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cde:	f023 0301 	bic.w	r3, r3, #1
 8002ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce4:	4b55      	ldr	r3, [pc, #340]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce8:	4a54      	ldr	r2, [pc, #336]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cea:	f023 0304 	bic.w	r3, r3, #4
 8002cee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d015      	beq.n	8002d24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf8:	f7fe fbca 	bl	8001490 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d00:	f7fe fbc6 	bl	8001490 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e0cb      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d16:	4b49      	ldr	r3, [pc, #292]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0ee      	beq.n	8002d00 <HAL_RCC_OscConfig+0x334>
 8002d22:	e014      	b.n	8002d4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d24:	f7fe fbb4 	bl	8001490 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7fe fbb0 	bl	8001490 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e0b5      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d42:	4b3e      	ldr	r3, [pc, #248]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1ee      	bne.n	8002d2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d4e:	7dfb      	ldrb	r3, [r7, #23]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d105      	bne.n	8002d60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d54:	4b39      	ldr	r3, [pc, #228]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d58:	4a38      	ldr	r2, [pc, #224]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 80a1 	beq.w	8002eac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d6a:	4b34      	ldr	r3, [pc, #208]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d05c      	beq.n	8002e30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d141      	bne.n	8002e02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d7e:	4b31      	ldr	r3, [pc, #196]	@ (8002e44 <HAL_RCC_OscConfig+0x478>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d84:	f7fe fb84 	bl	8001490 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8c:	f7fe fb80 	bl	8001490 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e087      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d9e:	4b27      	ldr	r3, [pc, #156]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f0      	bne.n	8002d8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69da      	ldr	r2, [r3, #28]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	431a      	orrs	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db8:	019b      	lsls	r3, r3, #6
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	041b      	lsls	r3, r3, #16
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dcc:	061b      	lsls	r3, r3, #24
 8002dce:	491b      	ldr	r1, [pc, #108]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e44 <HAL_RCC_OscConfig+0x478>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe fb59 	bl	8001490 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de2:	f7fe fb55 	bl	8001490 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e05c      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df4:	4b11      	ldr	r3, [pc, #68]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x416>
 8002e00:	e054      	b.n	8002eac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e02:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <HAL_RCC_OscConfig+0x478>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7fe fb42 	bl	8001490 <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e10:	f7fe fb3e 	bl	8001490 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e045      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e22:	4b06      	ldr	r3, [pc, #24]	@ (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1f0      	bne.n	8002e10 <HAL_RCC_OscConfig+0x444>
 8002e2e:	e03d      	b.n	8002eac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d107      	bne.n	8002e48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e038      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	40007000 	.word	0x40007000
 8002e44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e48:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb8 <HAL_RCC_OscConfig+0x4ec>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d028      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d121      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d11a      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e78:	4013      	ands	r3, r2
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d111      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8e:	085b      	lsrs	r3, r3, #1
 8002e90:	3b01      	subs	r3, #1
 8002e92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d107      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d001      	beq.n	8002eac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40023800 	.word	0x40023800

08002ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0cc      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ed0:	4b68      	ldr	r3, [pc, #416]	@ (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	683a      	ldr	r2, [r7, #0]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d90c      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ede:	4b65      	ldr	r3, [pc, #404]	@ (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee6:	4b63      	ldr	r3, [pc, #396]	@ (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0b8      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d020      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f10:	4b59      	ldr	r3, [pc, #356]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	4a58      	ldr	r2, [pc, #352]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f28:	4b53      	ldr	r3, [pc, #332]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	4a52      	ldr	r2, [pc, #328]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b50      	ldr	r3, [pc, #320]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	494d      	ldr	r1, [pc, #308]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d044      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	4b47      	ldr	r3, [pc, #284]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d119      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e07f      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d003      	beq.n	8002f7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f76:	2b03      	cmp	r3, #3
 8002f78:	d107      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d109      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e06f      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e067      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f9a:	4b37      	ldr	r3, [pc, #220]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f023 0203 	bic.w	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	4934      	ldr	r1, [pc, #208]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fac:	f7fe fa70 	bl	8001490 <HAL_GetTick>
 8002fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb2:	e00a      	b.n	8002fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb4:	f7fe fa6c 	bl	8001490 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e04f      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fca:	4b2b      	ldr	r3, [pc, #172]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 020c 	and.w	r2, r3, #12
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d1eb      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fdc:	4b25      	ldr	r3, [pc, #148]	@ (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d20c      	bcs.n	8003004 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fea:	4b22      	ldr	r3, [pc, #136]	@ (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b20      	ldr	r3, [pc, #128]	@ (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e032      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d008      	beq.n	8003022 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003010:	4b19      	ldr	r3, [pc, #100]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4916      	ldr	r1, [pc, #88]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d009      	beq.n	8003042 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800302e:	4b12      	ldr	r3, [pc, #72]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	490e      	ldr	r1, [pc, #56]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003042:	f000 f821 	bl	8003088 <HAL_RCC_GetSysClockFreq>
 8003046:	4602      	mov	r2, r0
 8003048:	4b0b      	ldr	r3, [pc, #44]	@ (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	091b      	lsrs	r3, r3, #4
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	490a      	ldr	r1, [pc, #40]	@ (800307c <HAL_RCC_ClockConfig+0x1c0>)
 8003054:	5ccb      	ldrb	r3, [r1, r3]
 8003056:	fa22 f303 	lsr.w	r3, r2, r3
 800305a:	4a09      	ldr	r2, [pc, #36]	@ (8003080 <HAL_RCC_ClockConfig+0x1c4>)
 800305c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800305e:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <HAL_RCC_ClockConfig+0x1c8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fe f80a 	bl	800107c <HAL_InitTick>

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40023c00 	.word	0x40023c00
 8003078:	40023800 	.word	0x40023800
 800307c:	080083f4 	.word	0x080083f4
 8003080:	20000000 	.word	0x20000000
 8003084:	20000004 	.word	0x20000004

08003088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800308c:	b094      	sub	sp, #80	@ 0x50
 800308e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003090:	2300      	movs	r3, #0
 8003092:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003094:	2300      	movs	r3, #0
 8003096:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003098:	2300      	movs	r3, #0
 800309a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030a0:	4b79      	ldr	r3, [pc, #484]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 030c 	and.w	r3, r3, #12
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	d00d      	beq.n	80030c8 <HAL_RCC_GetSysClockFreq+0x40>
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	f200 80e1 	bhi.w	8003274 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x34>
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d003      	beq.n	80030c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80030ba:	e0db      	b.n	8003274 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030bc:	4b73      	ldr	r3, [pc, #460]	@ (800328c <HAL_RCC_GetSysClockFreq+0x204>)
 80030be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030c0:	e0db      	b.n	800327a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030c2:	4b73      	ldr	r3, [pc, #460]	@ (8003290 <HAL_RCC_GetSysClockFreq+0x208>)
 80030c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030c6:	e0d8      	b.n	800327a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030c8:	4b6f      	ldr	r3, [pc, #444]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030d0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x200>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d063      	beq.n	80031a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030de:	4b6a      	ldr	r3, [pc, #424]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x200>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	099b      	lsrs	r3, r3, #6
 80030e4:	2200      	movs	r2, #0
 80030e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80030f2:	2300      	movs	r3, #0
 80030f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80030f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80030fa:	4622      	mov	r2, r4
 80030fc:	462b      	mov	r3, r5
 80030fe:	f04f 0000 	mov.w	r0, #0
 8003102:	f04f 0100 	mov.w	r1, #0
 8003106:	0159      	lsls	r1, r3, #5
 8003108:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800310c:	0150      	lsls	r0, r2, #5
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4621      	mov	r1, r4
 8003114:	1a51      	subs	r1, r2, r1
 8003116:	6139      	str	r1, [r7, #16]
 8003118:	4629      	mov	r1, r5
 800311a:	eb63 0301 	sbc.w	r3, r3, r1
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800312c:	4659      	mov	r1, fp
 800312e:	018b      	lsls	r3, r1, #6
 8003130:	4651      	mov	r1, sl
 8003132:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003136:	4651      	mov	r1, sl
 8003138:	018a      	lsls	r2, r1, #6
 800313a:	4651      	mov	r1, sl
 800313c:	ebb2 0801 	subs.w	r8, r2, r1
 8003140:	4659      	mov	r1, fp
 8003142:	eb63 0901 	sbc.w	r9, r3, r1
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003152:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003156:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800315a:	4690      	mov	r8, r2
 800315c:	4699      	mov	r9, r3
 800315e:	4623      	mov	r3, r4
 8003160:	eb18 0303 	adds.w	r3, r8, r3
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	462b      	mov	r3, r5
 8003168:	eb49 0303 	adc.w	r3, r9, r3
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800317a:	4629      	mov	r1, r5
 800317c:	024b      	lsls	r3, r1, #9
 800317e:	4621      	mov	r1, r4
 8003180:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003184:	4621      	mov	r1, r4
 8003186:	024a      	lsls	r2, r1, #9
 8003188:	4610      	mov	r0, r2
 800318a:	4619      	mov	r1, r3
 800318c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800318e:	2200      	movs	r2, #0
 8003190:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003194:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003198:	f7fd f87a 	bl	8000290 <__aeabi_uldivmod>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4613      	mov	r3, r2
 80031a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031a4:	e058      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a6:	4b38      	ldr	r3, [pc, #224]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x200>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	099b      	lsrs	r3, r3, #6
 80031ac:	2200      	movs	r2, #0
 80031ae:	4618      	mov	r0, r3
 80031b0:	4611      	mov	r1, r2
 80031b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031b6:	623b      	str	r3, [r7, #32]
 80031b8:	2300      	movs	r3, #0
 80031ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80031bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031c0:	4642      	mov	r2, r8
 80031c2:	464b      	mov	r3, r9
 80031c4:	f04f 0000 	mov.w	r0, #0
 80031c8:	f04f 0100 	mov.w	r1, #0
 80031cc:	0159      	lsls	r1, r3, #5
 80031ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d2:	0150      	lsls	r0, r2, #5
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	4641      	mov	r1, r8
 80031da:	ebb2 0a01 	subs.w	sl, r2, r1
 80031de:	4649      	mov	r1, r9
 80031e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031f8:	ebb2 040a 	subs.w	r4, r2, sl
 80031fc:	eb63 050b 	sbc.w	r5, r3, fp
 8003200:	f04f 0200 	mov.w	r2, #0
 8003204:	f04f 0300 	mov.w	r3, #0
 8003208:	00eb      	lsls	r3, r5, #3
 800320a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800320e:	00e2      	lsls	r2, r4, #3
 8003210:	4614      	mov	r4, r2
 8003212:	461d      	mov	r5, r3
 8003214:	4643      	mov	r3, r8
 8003216:	18e3      	adds	r3, r4, r3
 8003218:	603b      	str	r3, [r7, #0]
 800321a:	464b      	mov	r3, r9
 800321c:	eb45 0303 	adc.w	r3, r5, r3
 8003220:	607b      	str	r3, [r7, #4]
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	f04f 0300 	mov.w	r3, #0
 800322a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800322e:	4629      	mov	r1, r5
 8003230:	028b      	lsls	r3, r1, #10
 8003232:	4621      	mov	r1, r4
 8003234:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003238:	4621      	mov	r1, r4
 800323a:	028a      	lsls	r2, r1, #10
 800323c:	4610      	mov	r0, r2
 800323e:	4619      	mov	r1, r3
 8003240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003242:	2200      	movs	r2, #0
 8003244:	61bb      	str	r3, [r7, #24]
 8003246:	61fa      	str	r2, [r7, #28]
 8003248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800324c:	f7fd f820 	bl	8000290 <__aeabi_uldivmod>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4613      	mov	r3, r2
 8003256:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003258:	4b0b      	ldr	r3, [pc, #44]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x200>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	0c1b      	lsrs	r3, r3, #16
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	3301      	adds	r3, #1
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003268:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800326a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800326c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003270:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003272:	e002      	b.n	800327a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003274:	4b05      	ldr	r3, [pc, #20]	@ (800328c <HAL_RCC_GetSysClockFreq+0x204>)
 8003276:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800327a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800327c:	4618      	mov	r0, r3
 800327e:	3750      	adds	r7, #80	@ 0x50
 8003280:	46bd      	mov	sp, r7
 8003282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003286:	bf00      	nop
 8003288:	40023800 	.word	0x40023800
 800328c:	00f42400 	.word	0x00f42400
 8003290:	007a1200 	.word	0x007a1200

08003294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003298:	4b03      	ldr	r3, [pc, #12]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	20000000 	.word	0x20000000

080032ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032b0:	f7ff fff0 	bl	8003294 <HAL_RCC_GetHCLKFreq>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	0a9b      	lsrs	r3, r3, #10
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	4903      	ldr	r1, [pc, #12]	@ (80032d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c2:	5ccb      	ldrb	r3, [r1, r3]
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40023800 	.word	0x40023800
 80032d0:	08008404 	.word	0x08008404

080032d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032d8:	f7ff ffdc 	bl	8003294 <HAL_RCC_GetHCLKFreq>
 80032dc:	4602      	mov	r2, r0
 80032de:	4b05      	ldr	r3, [pc, #20]	@ (80032f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	0b5b      	lsrs	r3, r3, #13
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	4903      	ldr	r1, [pc, #12]	@ (80032f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ea:	5ccb      	ldrb	r3, [r1, r3]
 80032ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40023800 	.word	0x40023800
 80032f8:	08008404 	.word	0x08008404

080032fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	220f      	movs	r2, #15
 800330a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800330c:	4b12      	ldr	r3, [pc, #72]	@ (8003358 <HAL_RCC_GetClockConfig+0x5c>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 0203 	and.w	r2, r3, #3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003318:	4b0f      	ldr	r3, [pc, #60]	@ (8003358 <HAL_RCC_GetClockConfig+0x5c>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003324:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <HAL_RCC_GetClockConfig+0x5c>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003330:	4b09      	ldr	r3, [pc, #36]	@ (8003358 <HAL_RCC_GetClockConfig+0x5c>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	08db      	lsrs	r3, r3, #3
 8003336:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800333e:	4b07      	ldr	r3, [pc, #28]	@ (800335c <HAL_RCC_GetClockConfig+0x60>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0207 	and.w	r2, r3, #7
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	601a      	str	r2, [r3, #0]
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	40023800 	.word	0x40023800
 800335c:	40023c00 	.word	0x40023c00

08003360 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e041      	b.n	80033f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d106      	bne.n	800338c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f839 	bl	80033fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	4619      	mov	r1, r3
 800339e:	4610      	mov	r0, r2
 80033a0:	f000 f9b2 	bl	8003708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b01      	cmp	r3, #1
 8003426:	d001      	beq.n	800342c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e044      	b.n	80034b6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0201 	orr.w	r2, r2, #1
 8003442:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a1e      	ldr	r2, [pc, #120]	@ (80034c4 <HAL_TIM_Base_Start_IT+0xb0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d018      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x6c>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003456:	d013      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x6c>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a1a      	ldr	r2, [pc, #104]	@ (80034c8 <HAL_TIM_Base_Start_IT+0xb4>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00e      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x6c>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a19      	ldr	r2, [pc, #100]	@ (80034cc <HAL_TIM_Base_Start_IT+0xb8>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d009      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x6c>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a17      	ldr	r2, [pc, #92]	@ (80034d0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d004      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x6c>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a16      	ldr	r2, [pc, #88]	@ (80034d4 <HAL_TIM_Base_Start_IT+0xc0>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d111      	bne.n	80034a4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b06      	cmp	r3, #6
 8003490:	d010      	beq.n	80034b4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a2:	e007      	b.n	80034b4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	40010000 	.word	0x40010000
 80034c8:	40000400 	.word	0x40000400
 80034cc:	40000800 	.word	0x40000800
 80034d0:	40000c00 	.word	0x40000c00
 80034d4:	40014000 	.word	0x40014000

080034d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d020      	beq.n	800353c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01b      	beq.n	800353c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0202 	mvn.w	r2, #2
 800350c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f8d2 	bl	80036cc <HAL_TIM_IC_CaptureCallback>
 8003528:	e005      	b.n	8003536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f8c4 	bl	80036b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f8d5 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0304 	and.w	r3, r3, #4
 8003542:	2b00      	cmp	r3, #0
 8003544:	d020      	beq.n	8003588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f003 0304 	and.w	r3, r3, #4
 800354c:	2b00      	cmp	r3, #0
 800354e:	d01b      	beq.n	8003588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0204 	mvn.w	r2, #4
 8003558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2202      	movs	r2, #2
 800355e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f8ac 	bl	80036cc <HAL_TIM_IC_CaptureCallback>
 8003574:	e005      	b.n	8003582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f89e 	bl	80036b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f8af 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d020      	beq.n	80035d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b00      	cmp	r3, #0
 800359a:	d01b      	beq.n	80035d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f06f 0208 	mvn.w	r2, #8
 80035a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2204      	movs	r2, #4
 80035aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f886 	bl	80036cc <HAL_TIM_IC_CaptureCallback>
 80035c0:	e005      	b.n	80035ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f878 	bl	80036b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f889 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d020      	beq.n	8003620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f003 0310 	and.w	r3, r3, #16
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d01b      	beq.n	8003620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f06f 0210 	mvn.w	r2, #16
 80035f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2208      	movs	r2, #8
 80035f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003602:	2b00      	cmp	r3, #0
 8003604:	d003      	beq.n	800360e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f860 	bl	80036cc <HAL_TIM_IC_CaptureCallback>
 800360c:	e005      	b.n	800361a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f852 	bl	80036b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f000 f863 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00c      	beq.n	8003644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	2b00      	cmp	r3, #0
 8003632:	d007      	beq.n	8003644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0201 	mvn.w	r2, #1
 800363c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7fd fcd8 	bl	8000ff4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00c      	beq.n	8003668 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003654:	2b00      	cmp	r3, #0
 8003656:	d007      	beq.n	8003668 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f8e0 	bl	8003828 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00c      	beq.n	800368c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003678:	2b00      	cmp	r3, #0
 800367a:	d007      	beq.n	800368c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 f834 	bl	80036f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00c      	beq.n	80036b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f003 0320 	and.w	r3, r3, #32
 800369c:	2b00      	cmp	r3, #0
 800369e:	d007      	beq.n	80036b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f06f 0220 	mvn.w	r2, #32
 80036a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f8b2 	bl	8003814 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036b0:	bf00      	nop
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a37      	ldr	r2, [pc, #220]	@ (80037f8 <TIM_Base_SetConfig+0xf0>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d00f      	beq.n	8003740 <TIM_Base_SetConfig+0x38>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003726:	d00b      	beq.n	8003740 <TIM_Base_SetConfig+0x38>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a34      	ldr	r2, [pc, #208]	@ (80037fc <TIM_Base_SetConfig+0xf4>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d007      	beq.n	8003740 <TIM_Base_SetConfig+0x38>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a33      	ldr	r2, [pc, #204]	@ (8003800 <TIM_Base_SetConfig+0xf8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d003      	beq.n	8003740 <TIM_Base_SetConfig+0x38>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a32      	ldr	r2, [pc, #200]	@ (8003804 <TIM_Base_SetConfig+0xfc>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d108      	bne.n	8003752 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003746:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a28      	ldr	r2, [pc, #160]	@ (80037f8 <TIM_Base_SetConfig+0xf0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d01b      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003760:	d017      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a25      	ldr	r2, [pc, #148]	@ (80037fc <TIM_Base_SetConfig+0xf4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a24      	ldr	r2, [pc, #144]	@ (8003800 <TIM_Base_SetConfig+0xf8>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00f      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a23      	ldr	r2, [pc, #140]	@ (8003804 <TIM_Base_SetConfig+0xfc>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00b      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a22      	ldr	r2, [pc, #136]	@ (8003808 <TIM_Base_SetConfig+0x100>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d007      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a21      	ldr	r2, [pc, #132]	@ (800380c <TIM_Base_SetConfig+0x104>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d003      	beq.n	8003792 <TIM_Base_SetConfig+0x8a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a20      	ldr	r2, [pc, #128]	@ (8003810 <TIM_Base_SetConfig+0x108>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d108      	bne.n	80037a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a0c      	ldr	r2, [pc, #48]	@ (80037f8 <TIM_Base_SetConfig+0xf0>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d103      	bne.n	80037d2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f043 0204 	orr.w	r2, r3, #4
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	601a      	str	r2, [r3, #0]
}
 80037ea:	bf00      	nop
 80037ec:	3714      	adds	r7, #20
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40010000 	.word	0x40010000
 80037fc:	40000400 	.word	0x40000400
 8003800:	40000800 	.word	0x40000800
 8003804:	40000c00 	.word	0x40000c00
 8003808:	40014000 	.word	0x40014000
 800380c:	40014400 	.word	0x40014400
 8003810:	40014800 	.word	0x40014800

08003814 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e042      	b.n	80038d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d106      	bne.n	8003868 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7fd fd32 	bl	80012cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2224      	movs	r2, #36	@ 0x24
 800386c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68da      	ldr	r2, [r3, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800387e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f000 fe0b 	bl	800449c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	691a      	ldr	r2, [r3, #16]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003894:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	695a      	ldr	r2, [r3, #20]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68da      	ldr	r2, [r3, #12]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08c      	sub	sp, #48	@ 0x30
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	4613      	mov	r3, r2
 80038e8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b20      	cmp	r3, #32
 80038f4:	d162      	bne.n	80039bc <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d002      	beq.n	8003902 <HAL_UART_Transmit_DMA+0x26>
 80038fc:	88fb      	ldrh	r3, [r7, #6]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e05b      	b.n	80039be <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	88fa      	ldrh	r2, [r7, #6]
 8003910:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	88fa      	ldrh	r2, [r7, #6]
 8003916:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2221      	movs	r2, #33	@ 0x21
 8003922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392a:	4a27      	ldr	r2, [pc, #156]	@ (80039c8 <HAL_UART_Transmit_DMA+0xec>)
 800392c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003932:	4a26      	ldr	r2, [pc, #152]	@ (80039cc <HAL_UART_Transmit_DMA+0xf0>)
 8003934:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800393a:	4a25      	ldr	r2, [pc, #148]	@ (80039d0 <HAL_UART_Transmit_DMA+0xf4>)
 800393c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003942:	2200      	movs	r2, #0
 8003944:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003946:	f107 0308 	add.w	r3, r7, #8
 800394a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003952:	6819      	ldr	r1, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3304      	adds	r3, #4
 800395a:	461a      	mov	r2, r3
 800395c:	88fb      	ldrh	r3, [r7, #6]
 800395e:	f7fe fb29 	bl	8001fb4 <HAL_DMA_Start_IT>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d008      	beq.n	800397a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2210      	movs	r2, #16
 800396c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2220      	movs	r2, #32
 8003972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e021      	b.n	80039be <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003982:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	3314      	adds	r3, #20
 800398a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	e853 3f00 	ldrex	r3, [r3]
 8003992:	617b      	str	r3, [r7, #20]
   return(result);
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800399a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	3314      	adds	r3, #20
 80039a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80039a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a8:	6a39      	ldr	r1, [r7, #32]
 80039aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ac:	e841 2300 	strex	r3, r2, [r1]
 80039b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1e5      	bne.n	8003984 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80039b8:	2300      	movs	r3, #0
 80039ba:	e000      	b.n	80039be <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80039bc:	2302      	movs	r3, #2
  }
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3730      	adds	r7, #48	@ 0x30
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	08003fcd 	.word	0x08003fcd
 80039cc:	08004067 	.word	0x08004067
 80039d0:	08004083 	.word	0x08004083

080039d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b0ba      	sub	sp, #232	@ 0xe8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80039fa:	2300      	movs	r3, #0
 80039fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003a00:	2300      	movs	r3, #0
 8003a02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a0a:	f003 030f 	and.w	r3, r3, #15
 8003a0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10f      	bne.n	8003a3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a1e:	f003 0320 	and.w	r3, r3, #32
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d009      	beq.n	8003a3a <HAL_UART_IRQHandler+0x66>
 8003a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a2a:	f003 0320 	and.w	r3, r3, #32
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 fc73 	bl	800431e <UART_Receive_IT>
      return;
 8003a38:	e273      	b.n	8003f22 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f000 80de 	beq.w	8003c00 <HAL_UART_IRQHandler+0x22c>
 8003a44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d106      	bne.n	8003a5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 80d1 	beq.w	8003c00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00b      	beq.n	8003a82 <HAL_UART_IRQHandler+0xae>
 8003a6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d005      	beq.n	8003a82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7a:	f043 0201 	orr.w	r2, r3, #1
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a86:	f003 0304 	and.w	r3, r3, #4
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00b      	beq.n	8003aa6 <HAL_UART_IRQHandler+0xd2>
 8003a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d005      	beq.n	8003aa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9e:	f043 0202 	orr.w	r2, r3, #2
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00b      	beq.n	8003aca <HAL_UART_IRQHandler+0xf6>
 8003ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d005      	beq.n	8003aca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac2:	f043 0204 	orr.w	r2, r3, #4
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ace:	f003 0308 	and.w	r3, r3, #8
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d011      	beq.n	8003afa <HAL_UART_IRQHandler+0x126>
 8003ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ada:	f003 0320 	and.w	r3, r3, #32
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d105      	bne.n	8003aee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ae2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d005      	beq.n	8003afa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af2:	f043 0208 	orr.w	r2, r3, #8
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 820a 	beq.w	8003f18 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b08:	f003 0320 	and.w	r3, r3, #32
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d008      	beq.n	8003b22 <HAL_UART_IRQHandler+0x14e>
 8003b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b14:	f003 0320 	and.w	r3, r3, #32
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 fbfe 	bl	800431e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2c:	2b40      	cmp	r3, #64	@ 0x40
 8003b2e:	bf0c      	ite	eq
 8003b30:	2301      	moveq	r3, #1
 8003b32:	2300      	movne	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d103      	bne.n	8003b4e <HAL_UART_IRQHandler+0x17a>
 8003b46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d04f      	beq.n	8003bee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 fb09 	bl	8004166 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5e:	2b40      	cmp	r3, #64	@ 0x40
 8003b60:	d141      	bne.n	8003be6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3314      	adds	r3, #20
 8003b68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b70:	e853 3f00 	ldrex	r3, [r3]
 8003b74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003b78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	3314      	adds	r3, #20
 8003b8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003b8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003b92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003b9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003b9e:	e841 2300 	strex	r3, r2, [r1]
 8003ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1d9      	bne.n	8003b62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d013      	beq.n	8003bde <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bba:	4a8a      	ldr	r2, [pc, #552]	@ (8003de4 <HAL_UART_IRQHandler+0x410>)
 8003bbc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe fabe 	bl	8002144 <HAL_DMA_Abort_IT>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d016      	beq.n	8003bfc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bdc:	e00e      	b.n	8003bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 f9c0 	bl	8003f64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be4:	e00a      	b.n	8003bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f9bc 	bl	8003f64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bec:	e006      	b.n	8003bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f9b8 	bl	8003f64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003bfa:	e18d      	b.n	8003f18 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bfc:	bf00      	nop
    return;
 8003bfe:	e18b      	b.n	8003f18 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	f040 8167 	bne.w	8003ed8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 8160 	beq.w	8003ed8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 8159 	beq.w	8003ed8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	60bb      	str	r3, [r7, #8]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c46:	2b40      	cmp	r3, #64	@ 0x40
 8003c48:	f040 80ce 	bne.w	8003de8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 80a9 	beq.w	8003db4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	f080 80a2 	bcs.w	8003db4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c76:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c82:	f000 8088 	beq.w	8003d96 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	330c      	adds	r3, #12
 8003c8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c94:	e853 3f00 	ldrex	r3, [r3]
 8003c98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003c9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	330c      	adds	r3, #12
 8003cae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003cb2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003cb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003cbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003cc2:	e841 2300 	strex	r3, r2, [r1]
 8003cc6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003cca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1d9      	bne.n	8003c86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3314      	adds	r3, #20
 8003cd8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cdc:	e853 3f00 	ldrex	r3, [r3]
 8003ce0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003ce2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ce4:	f023 0301 	bic.w	r3, r3, #1
 8003ce8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	3314      	adds	r3, #20
 8003cf2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003cf6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003cfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003cfe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d02:	e841 2300 	strex	r3, r2, [r1]
 8003d06:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1e1      	bne.n	8003cd2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	3314      	adds	r3, #20
 8003d14:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d18:	e853 3f00 	ldrex	r3, [r3]
 8003d1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3314      	adds	r3, #20
 8003d2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e3      	bne.n	8003d0e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	330c      	adds	r3, #12
 8003d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d5e:	e853 3f00 	ldrex	r3, [r3]
 8003d62:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d66:	f023 0310 	bic.w	r3, r3, #16
 8003d6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	330c      	adds	r3, #12
 8003d74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003d78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003d7a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d80:	e841 2300 	strex	r3, r2, [r1]
 8003d84:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e3      	bne.n	8003d54 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7fe f967 	bl	8002064 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2202      	movs	r2, #2
 8003d9a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	4619      	mov	r1, r3
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f8e3 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003db2:	e0b3      	b.n	8003f1c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003db8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	f040 80ad 	bne.w	8003f1c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dcc:	f040 80a6 	bne.w	8003f1c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f8cb 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
      return;
 8003de2:	e09b      	b.n	8003f1c <HAL_UART_IRQHandler+0x548>
 8003de4:	0800422d 	.word	0x0800422d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 808e 	beq.w	8003f20 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003e04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 8089 	beq.w	8003f20 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	330c      	adds	r3, #12
 8003e14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e18:	e853 3f00 	ldrex	r3, [r3]
 8003e1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	330c      	adds	r3, #12
 8003e2e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003e32:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e3a:	e841 2300 	strex	r3, r2, [r1]
 8003e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1e3      	bne.n	8003e0e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	3314      	adds	r3, #20
 8003e4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e50:	e853 3f00 	ldrex	r3, [r3]
 8003e54:	623b      	str	r3, [r7, #32]
   return(result);
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	f023 0301 	bic.w	r3, r3, #1
 8003e5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	3314      	adds	r3, #20
 8003e66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e72:	e841 2300 	strex	r3, r2, [r1]
 8003e76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1e3      	bne.n	8003e46 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2220      	movs	r2, #32
 8003e82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	330c      	adds	r3, #12
 8003e92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	e853 3f00 	ldrex	r3, [r3]
 8003e9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f023 0310 	bic.w	r3, r3, #16
 8003ea2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003eb0:	61fa      	str	r2, [r7, #28]
 8003eb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb4:	69b9      	ldr	r1, [r7, #24]
 8003eb6:	69fa      	ldr	r2, [r7, #28]
 8003eb8:	e841 2300 	strex	r3, r2, [r1]
 8003ebc:	617b      	str	r3, [r7, #20]
   return(result);
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1e3      	bne.n	8003e8c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003eca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ece:	4619      	mov	r1, r3
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 f851 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ed6:	e023      	b.n	8003f20 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d009      	beq.n	8003ef8 <HAL_UART_IRQHandler+0x524>
 8003ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 f9ac 	bl	800424e <UART_Transmit_IT>
    return;
 8003ef6:	e014      	b.n	8003f22 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00e      	beq.n	8003f22 <HAL_UART_IRQHandler+0x54e>
 8003f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d008      	beq.n	8003f22 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f9ec 	bl	80042ee <UART_EndTransmit_IT>
    return;
 8003f16:	e004      	b.n	8003f22 <HAL_UART_IRQHandler+0x54e>
    return;
 8003f18:	bf00      	nop
 8003f1a:	e002      	b.n	8003f22 <HAL_UART_IRQHandler+0x54e>
      return;
 8003f1c:	bf00      	nop
 8003f1e:	e000      	b.n	8003f22 <HAL_UART_IRQHandler+0x54e>
      return;
 8003f20:	bf00      	nop
  }
}
 8003f22:	37e8      	adds	r7, #232	@ 0xe8
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	460b      	mov	r3, r1
 8003f82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	b2db      	uxtb	r3, r3
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b090      	sub	sp, #64	@ 0x40
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d137      	bne.n	8004058 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fea:	2200      	movs	r2, #0
 8003fec:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3314      	adds	r3, #20
 8003ff4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	623b      	str	r3, [r7, #32]
   return(result);
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004004:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3314      	adds	r3, #20
 800400c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800400e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004014:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004016:	e841 2300 	strex	r3, r2, [r1]
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1e5      	bne.n	8003fee <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	e853 3f00 	ldrex	r3, [r3]
 8004030:	60fb      	str	r3, [r7, #12]
   return(result);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004038:	637b      	str	r3, [r7, #52]	@ 0x34
 800403a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	330c      	adds	r3, #12
 8004040:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004042:	61fa      	str	r2, [r7, #28]
 8004044:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004046:	69b9      	ldr	r1, [r7, #24]
 8004048:	69fa      	ldr	r2, [r7, #28]
 800404a:	e841 2300 	strex	r3, r2, [r1]
 800404e:	617b      	str	r3, [r7, #20]
   return(result);
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1e5      	bne.n	8004022 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004056:	e002      	b.n	800405e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004058:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800405a:	f7ff ff65 	bl	8003f28 <HAL_UART_TxCpltCallback>
}
 800405e:	bf00      	nop
 8004060:	3740      	adds	r7, #64	@ 0x40
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004072:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f7ff ff61 	bl	8003f3c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800407a:	bf00      	nop
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800408a:	2300      	movs	r3, #0
 800408c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004092:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800409e:	2b80      	cmp	r3, #128	@ 0x80
 80040a0:	bf0c      	ite	eq
 80040a2:	2301      	moveq	r3, #1
 80040a4:	2300      	movne	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b21      	cmp	r3, #33	@ 0x21
 80040b4:	d108      	bne.n	80040c8 <UART_DMAError+0x46>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2200      	movs	r2, #0
 80040c0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80040c2:	68b8      	ldr	r0, [r7, #8]
 80040c4:	f000 f827 	bl	8004116 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d2:	2b40      	cmp	r3, #64	@ 0x40
 80040d4:	bf0c      	ite	eq
 80040d6:	2301      	moveq	r3, #1
 80040d8:	2300      	movne	r3, #0
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b22      	cmp	r3, #34	@ 0x22
 80040e8:	d108      	bne.n	80040fc <UART_DMAError+0x7a>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d005      	beq.n	80040fc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2200      	movs	r2, #0
 80040f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80040f6:	68b8      	ldr	r0, [r7, #8]
 80040f8:	f000 f835 	bl	8004166 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004100:	f043 0210 	orr.w	r2, r3, #16
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004108:	68b8      	ldr	r0, [r7, #8]
 800410a:	f7ff ff2b 	bl	8003f64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800410e:	bf00      	nop
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004116:	b480      	push	{r7}
 8004118:	b089      	sub	sp, #36	@ 0x24
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	330c      	adds	r3, #12
 8004124:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	e853 3f00 	ldrex	r3, [r3]
 800412c:	60bb      	str	r3, [r7, #8]
   return(result);
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004134:	61fb      	str	r3, [r7, #28]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	69fa      	ldr	r2, [r7, #28]
 800413e:	61ba      	str	r2, [r7, #24]
 8004140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004142:	6979      	ldr	r1, [r7, #20]
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	e841 2300 	strex	r3, r2, [r1]
 800414a:	613b      	str	r3, [r7, #16]
   return(result);
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1e5      	bne.n	800411e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2220      	movs	r2, #32
 8004156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800415a:	bf00      	nop
 800415c:	3724      	adds	r7, #36	@ 0x24
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr

08004166 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004166:	b480      	push	{r7}
 8004168:	b095      	sub	sp, #84	@ 0x54
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	330c      	adds	r3, #12
 8004174:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004178:	e853 3f00 	ldrex	r3, [r3]
 800417c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800417e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004180:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004184:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	330c      	adds	r3, #12
 800418c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800418e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004190:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004192:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004194:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004196:	e841 2300 	strex	r3, r2, [r1]
 800419a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800419c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1e5      	bne.n	800416e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3314      	adds	r3, #20
 80041a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041aa:	6a3b      	ldr	r3, [r7, #32]
 80041ac:	e853 3f00 	ldrex	r3, [r3]
 80041b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	f023 0301 	bic.w	r3, r3, #1
 80041b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	3314      	adds	r3, #20
 80041c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e5      	bne.n	80041a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d119      	bne.n	8004212 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	330c      	adds	r3, #12
 80041e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	e853 3f00 	ldrex	r3, [r3]
 80041ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f023 0310 	bic.w	r3, r3, #16
 80041f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	330c      	adds	r3, #12
 80041fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041fe:	61ba      	str	r2, [r7, #24]
 8004200:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004202:	6979      	ldr	r1, [r7, #20]
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	613b      	str	r3, [r7, #16]
   return(result);
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1e5      	bne.n	80041de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2220      	movs	r2, #32
 8004216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004220:	bf00      	nop
 8004222:	3754      	adds	r7, #84	@ 0x54
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004238:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f7ff fe8f 	bl	8003f64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004246:	bf00      	nop
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800424e:	b480      	push	{r7}
 8004250:	b085      	sub	sp, #20
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b21      	cmp	r3, #33	@ 0x21
 8004260:	d13e      	bne.n	80042e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800426a:	d114      	bne.n	8004296 <UART_Transmit_IT+0x48>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d110      	bne.n	8004296 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	881b      	ldrh	r3, [r3, #0]
 800427e:	461a      	mov	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004288:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	1c9a      	adds	r2, r3, #2
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	621a      	str	r2, [r3, #32]
 8004294:	e008      	b.n	80042a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	1c59      	adds	r1, r3, #1
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6211      	str	r1, [r2, #32]
 80042a0:	781a      	ldrb	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	4619      	mov	r1, r3
 80042b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10f      	bne.n	80042dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68da      	ldr	r2, [r3, #12]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68da      	ldr	r2, [r3, #12]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042dc:	2300      	movs	r3, #0
 80042de:	e000      	b.n	80042e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042e0:	2302      	movs	r3, #2
  }
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr

080042ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004304:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7ff fe0a 	bl	8003f28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b08c      	sub	sp, #48	@ 0x30
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004326:	2300      	movs	r3, #0
 8004328:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800432a:	2300      	movs	r3, #0
 800432c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b22      	cmp	r3, #34	@ 0x22
 8004338:	f040 80aa 	bne.w	8004490 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004344:	d115      	bne.n	8004372 <UART_Receive_IT+0x54>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d111      	bne.n	8004372 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004352:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	b29b      	uxth	r3, r3
 800435c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004360:	b29a      	uxth	r2, r3
 8004362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004364:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436a:	1c9a      	adds	r2, r3, #2
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004370:	e024      	b.n	80043bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004376:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004380:	d007      	beq.n	8004392 <UART_Receive_IT+0x74>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10a      	bne.n	80043a0 <UART_Receive_IT+0x82>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d106      	bne.n	80043a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	b2da      	uxtb	r2, r3
 800439a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	e008      	b.n	80043b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4619      	mov	r1, r3
 80043ca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d15d      	bne.n	800448c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0220 	bic.w	r2, r2, #32
 80043de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0201 	bic.w	r2, r2, #1
 80043fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2220      	movs	r2, #32
 8004404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	2b01      	cmp	r3, #1
 8004414:	d135      	bne.n	8004482 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	330c      	adds	r3, #12
 8004422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	e853 3f00 	ldrex	r3, [r3]
 800442a:	613b      	str	r3, [r7, #16]
   return(result);
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	f023 0310 	bic.w	r3, r3, #16
 8004432:	627b      	str	r3, [r7, #36]	@ 0x24
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	330c      	adds	r3, #12
 800443a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443c:	623a      	str	r2, [r7, #32]
 800443e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004440:	69f9      	ldr	r1, [r7, #28]
 8004442:	6a3a      	ldr	r2, [r7, #32]
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	61bb      	str	r3, [r7, #24]
   return(result);
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e5      	bne.n	800441c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0310 	and.w	r3, r3, #16
 800445a:	2b10      	cmp	r3, #16
 800445c:	d10a      	bne.n	8004474 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800445e:	2300      	movs	r3, #0
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004478:	4619      	mov	r1, r3
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7ff fd7c 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
 8004480:	e002      	b.n	8004488 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff fd64 	bl	8003f50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004488:	2300      	movs	r3, #0
 800448a:	e002      	b.n	8004492 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800448c:	2300      	movs	r3, #0
 800448e:	e000      	b.n	8004492 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004490:	2302      	movs	r3, #2
  }
}
 8004492:	4618      	mov	r0, r3
 8004494:	3730      	adds	r7, #48	@ 0x30
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
	...

0800449c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800449c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044a0:	b0c0      	sub	sp, #256	@ 0x100
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80044b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b8:	68d9      	ldr	r1, [r3, #12]
 80044ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	ea40 0301 	orr.w	r3, r0, r1
 80044c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	431a      	orrs	r2, r3
 80044d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	431a      	orrs	r2, r3
 80044dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80044f4:	f021 010c 	bic.w	r1, r1, #12
 80044f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004502:	430b      	orrs	r3, r1
 8004504:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004516:	6999      	ldr	r1, [r3, #24]
 8004518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	ea40 0301 	orr.w	r3, r0, r1
 8004522:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	4b8f      	ldr	r3, [pc, #572]	@ (8004768 <UART_SetConfig+0x2cc>)
 800452c:	429a      	cmp	r2, r3
 800452e:	d005      	beq.n	800453c <UART_SetConfig+0xa0>
 8004530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	4b8d      	ldr	r3, [pc, #564]	@ (800476c <UART_SetConfig+0x2d0>)
 8004538:	429a      	cmp	r2, r3
 800453a:	d104      	bne.n	8004546 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800453c:	f7fe feca 	bl	80032d4 <HAL_RCC_GetPCLK2Freq>
 8004540:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004544:	e003      	b.n	800454e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004546:	f7fe feb1 	bl	80032ac <HAL_RCC_GetPCLK1Freq>
 800454a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800454e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004558:	f040 810c 	bne.w	8004774 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800455c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004560:	2200      	movs	r2, #0
 8004562:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004566:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800456a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800456e:	4622      	mov	r2, r4
 8004570:	462b      	mov	r3, r5
 8004572:	1891      	adds	r1, r2, r2
 8004574:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004576:	415b      	adcs	r3, r3
 8004578:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800457a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800457e:	4621      	mov	r1, r4
 8004580:	eb12 0801 	adds.w	r8, r2, r1
 8004584:	4629      	mov	r1, r5
 8004586:	eb43 0901 	adc.w	r9, r3, r1
 800458a:	f04f 0200 	mov.w	r2, #0
 800458e:	f04f 0300 	mov.w	r3, #0
 8004592:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004596:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800459a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800459e:	4690      	mov	r8, r2
 80045a0:	4699      	mov	r9, r3
 80045a2:	4623      	mov	r3, r4
 80045a4:	eb18 0303 	adds.w	r3, r8, r3
 80045a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80045ac:	462b      	mov	r3, r5
 80045ae:	eb49 0303 	adc.w	r3, r9, r3
 80045b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80045b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80045c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80045c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80045ca:	460b      	mov	r3, r1
 80045cc:	18db      	adds	r3, r3, r3
 80045ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80045d0:	4613      	mov	r3, r2
 80045d2:	eb42 0303 	adc.w	r3, r2, r3
 80045d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80045d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80045dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80045e0:	f7fb fe56 	bl	8000290 <__aeabi_uldivmod>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4b61      	ldr	r3, [pc, #388]	@ (8004770 <UART_SetConfig+0x2d4>)
 80045ea:	fba3 2302 	umull	r2, r3, r3, r2
 80045ee:	095b      	lsrs	r3, r3, #5
 80045f0:	011c      	lsls	r4, r3, #4
 80045f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045f6:	2200      	movs	r2, #0
 80045f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004600:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004604:	4642      	mov	r2, r8
 8004606:	464b      	mov	r3, r9
 8004608:	1891      	adds	r1, r2, r2
 800460a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800460c:	415b      	adcs	r3, r3
 800460e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004610:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004614:	4641      	mov	r1, r8
 8004616:	eb12 0a01 	adds.w	sl, r2, r1
 800461a:	4649      	mov	r1, r9
 800461c:	eb43 0b01 	adc.w	fp, r3, r1
 8004620:	f04f 0200 	mov.w	r2, #0
 8004624:	f04f 0300 	mov.w	r3, #0
 8004628:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800462c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004630:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004634:	4692      	mov	sl, r2
 8004636:	469b      	mov	fp, r3
 8004638:	4643      	mov	r3, r8
 800463a:	eb1a 0303 	adds.w	r3, sl, r3
 800463e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004642:	464b      	mov	r3, r9
 8004644:	eb4b 0303 	adc.w	r3, fp, r3
 8004648:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800464c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004658:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800465c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004660:	460b      	mov	r3, r1
 8004662:	18db      	adds	r3, r3, r3
 8004664:	643b      	str	r3, [r7, #64]	@ 0x40
 8004666:	4613      	mov	r3, r2
 8004668:	eb42 0303 	adc.w	r3, r2, r3
 800466c:	647b      	str	r3, [r7, #68]	@ 0x44
 800466e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004672:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004676:	f7fb fe0b 	bl	8000290 <__aeabi_uldivmod>
 800467a:	4602      	mov	r2, r0
 800467c:	460b      	mov	r3, r1
 800467e:	4611      	mov	r1, r2
 8004680:	4b3b      	ldr	r3, [pc, #236]	@ (8004770 <UART_SetConfig+0x2d4>)
 8004682:	fba3 2301 	umull	r2, r3, r3, r1
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	2264      	movs	r2, #100	@ 0x64
 800468a:	fb02 f303 	mul.w	r3, r2, r3
 800468e:	1acb      	subs	r3, r1, r3
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004696:	4b36      	ldr	r3, [pc, #216]	@ (8004770 <UART_SetConfig+0x2d4>)
 8004698:	fba3 2302 	umull	r2, r3, r3, r2
 800469c:	095b      	lsrs	r3, r3, #5
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80046a4:	441c      	add	r4, r3
 80046a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046aa:	2200      	movs	r2, #0
 80046ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80046b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80046b8:	4642      	mov	r2, r8
 80046ba:	464b      	mov	r3, r9
 80046bc:	1891      	adds	r1, r2, r2
 80046be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80046c0:	415b      	adcs	r3, r3
 80046c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80046c8:	4641      	mov	r1, r8
 80046ca:	1851      	adds	r1, r2, r1
 80046cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80046ce:	4649      	mov	r1, r9
 80046d0:	414b      	adcs	r3, r1
 80046d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d4:	f04f 0200 	mov.w	r2, #0
 80046d8:	f04f 0300 	mov.w	r3, #0
 80046dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80046e0:	4659      	mov	r1, fp
 80046e2:	00cb      	lsls	r3, r1, #3
 80046e4:	4651      	mov	r1, sl
 80046e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ea:	4651      	mov	r1, sl
 80046ec:	00ca      	lsls	r2, r1, #3
 80046ee:	4610      	mov	r0, r2
 80046f0:	4619      	mov	r1, r3
 80046f2:	4603      	mov	r3, r0
 80046f4:	4642      	mov	r2, r8
 80046f6:	189b      	adds	r3, r3, r2
 80046f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046fc:	464b      	mov	r3, r9
 80046fe:	460a      	mov	r2, r1
 8004700:	eb42 0303 	adc.w	r3, r2, r3
 8004704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004714:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004718:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800471c:	460b      	mov	r3, r1
 800471e:	18db      	adds	r3, r3, r3
 8004720:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004722:	4613      	mov	r3, r2
 8004724:	eb42 0303 	adc.w	r3, r2, r3
 8004728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800472a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800472e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004732:	f7fb fdad 	bl	8000290 <__aeabi_uldivmod>
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	4b0d      	ldr	r3, [pc, #52]	@ (8004770 <UART_SetConfig+0x2d4>)
 800473c:	fba3 1302 	umull	r1, r3, r3, r2
 8004740:	095b      	lsrs	r3, r3, #5
 8004742:	2164      	movs	r1, #100	@ 0x64
 8004744:	fb01 f303 	mul.w	r3, r1, r3
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	3332      	adds	r3, #50	@ 0x32
 800474e:	4a08      	ldr	r2, [pc, #32]	@ (8004770 <UART_SetConfig+0x2d4>)
 8004750:	fba2 2303 	umull	r2, r3, r2, r3
 8004754:	095b      	lsrs	r3, r3, #5
 8004756:	f003 0207 	and.w	r2, r3, #7
 800475a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4422      	add	r2, r4
 8004762:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004764:	e106      	b.n	8004974 <UART_SetConfig+0x4d8>
 8004766:	bf00      	nop
 8004768:	40011000 	.word	0x40011000
 800476c:	40011400 	.word	0x40011400
 8004770:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004774:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004778:	2200      	movs	r2, #0
 800477a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800477e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004782:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004786:	4642      	mov	r2, r8
 8004788:	464b      	mov	r3, r9
 800478a:	1891      	adds	r1, r2, r2
 800478c:	6239      	str	r1, [r7, #32]
 800478e:	415b      	adcs	r3, r3
 8004790:	627b      	str	r3, [r7, #36]	@ 0x24
 8004792:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004796:	4641      	mov	r1, r8
 8004798:	1854      	adds	r4, r2, r1
 800479a:	4649      	mov	r1, r9
 800479c:	eb43 0501 	adc.w	r5, r3, r1
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	00eb      	lsls	r3, r5, #3
 80047aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047ae:	00e2      	lsls	r2, r4, #3
 80047b0:	4614      	mov	r4, r2
 80047b2:	461d      	mov	r5, r3
 80047b4:	4643      	mov	r3, r8
 80047b6:	18e3      	adds	r3, r4, r3
 80047b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80047bc:	464b      	mov	r3, r9
 80047be:	eb45 0303 	adc.w	r3, r5, r3
 80047c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80047c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80047d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80047d6:	f04f 0200 	mov.w	r2, #0
 80047da:	f04f 0300 	mov.w	r3, #0
 80047de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80047e2:	4629      	mov	r1, r5
 80047e4:	008b      	lsls	r3, r1, #2
 80047e6:	4621      	mov	r1, r4
 80047e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047ec:	4621      	mov	r1, r4
 80047ee:	008a      	lsls	r2, r1, #2
 80047f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80047f4:	f7fb fd4c 	bl	8000290 <__aeabi_uldivmod>
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	4b60      	ldr	r3, [pc, #384]	@ (8004980 <UART_SetConfig+0x4e4>)
 80047fe:	fba3 2302 	umull	r2, r3, r3, r2
 8004802:	095b      	lsrs	r3, r3, #5
 8004804:	011c      	lsls	r4, r3, #4
 8004806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800480a:	2200      	movs	r2, #0
 800480c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004810:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004814:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004818:	4642      	mov	r2, r8
 800481a:	464b      	mov	r3, r9
 800481c:	1891      	adds	r1, r2, r2
 800481e:	61b9      	str	r1, [r7, #24]
 8004820:	415b      	adcs	r3, r3
 8004822:	61fb      	str	r3, [r7, #28]
 8004824:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004828:	4641      	mov	r1, r8
 800482a:	1851      	adds	r1, r2, r1
 800482c:	6139      	str	r1, [r7, #16]
 800482e:	4649      	mov	r1, r9
 8004830:	414b      	adcs	r3, r1
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004840:	4659      	mov	r1, fp
 8004842:	00cb      	lsls	r3, r1, #3
 8004844:	4651      	mov	r1, sl
 8004846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800484a:	4651      	mov	r1, sl
 800484c:	00ca      	lsls	r2, r1, #3
 800484e:	4610      	mov	r0, r2
 8004850:	4619      	mov	r1, r3
 8004852:	4603      	mov	r3, r0
 8004854:	4642      	mov	r2, r8
 8004856:	189b      	adds	r3, r3, r2
 8004858:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800485c:	464b      	mov	r3, r9
 800485e:	460a      	mov	r2, r1
 8004860:	eb42 0303 	adc.w	r3, r2, r3
 8004864:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004872:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004880:	4649      	mov	r1, r9
 8004882:	008b      	lsls	r3, r1, #2
 8004884:	4641      	mov	r1, r8
 8004886:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800488a:	4641      	mov	r1, r8
 800488c:	008a      	lsls	r2, r1, #2
 800488e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004892:	f7fb fcfd 	bl	8000290 <__aeabi_uldivmod>
 8004896:	4602      	mov	r2, r0
 8004898:	460b      	mov	r3, r1
 800489a:	4611      	mov	r1, r2
 800489c:	4b38      	ldr	r3, [pc, #224]	@ (8004980 <UART_SetConfig+0x4e4>)
 800489e:	fba3 2301 	umull	r2, r3, r3, r1
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	2264      	movs	r2, #100	@ 0x64
 80048a6:	fb02 f303 	mul.w	r3, r2, r3
 80048aa:	1acb      	subs	r3, r1, r3
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	3332      	adds	r3, #50	@ 0x32
 80048b0:	4a33      	ldr	r2, [pc, #204]	@ (8004980 <UART_SetConfig+0x4e4>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	095b      	lsrs	r3, r3, #5
 80048b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048bc:	441c      	add	r4, r3
 80048be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048c2:	2200      	movs	r2, #0
 80048c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80048c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80048c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80048cc:	4642      	mov	r2, r8
 80048ce:	464b      	mov	r3, r9
 80048d0:	1891      	adds	r1, r2, r2
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	415b      	adcs	r3, r3
 80048d6:	60fb      	str	r3, [r7, #12]
 80048d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048dc:	4641      	mov	r1, r8
 80048de:	1851      	adds	r1, r2, r1
 80048e0:	6039      	str	r1, [r7, #0]
 80048e2:	4649      	mov	r1, r9
 80048e4:	414b      	adcs	r3, r1
 80048e6:	607b      	str	r3, [r7, #4]
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048f4:	4659      	mov	r1, fp
 80048f6:	00cb      	lsls	r3, r1, #3
 80048f8:	4651      	mov	r1, sl
 80048fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048fe:	4651      	mov	r1, sl
 8004900:	00ca      	lsls	r2, r1, #3
 8004902:	4610      	mov	r0, r2
 8004904:	4619      	mov	r1, r3
 8004906:	4603      	mov	r3, r0
 8004908:	4642      	mov	r2, r8
 800490a:	189b      	adds	r3, r3, r2
 800490c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800490e:	464b      	mov	r3, r9
 8004910:	460a      	mov	r2, r1
 8004912:	eb42 0303 	adc.w	r3, r2, r3
 8004916:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	663b      	str	r3, [r7, #96]	@ 0x60
 8004922:	667a      	str	r2, [r7, #100]	@ 0x64
 8004924:	f04f 0200 	mov.w	r2, #0
 8004928:	f04f 0300 	mov.w	r3, #0
 800492c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004930:	4649      	mov	r1, r9
 8004932:	008b      	lsls	r3, r1, #2
 8004934:	4641      	mov	r1, r8
 8004936:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800493a:	4641      	mov	r1, r8
 800493c:	008a      	lsls	r2, r1, #2
 800493e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004942:	f7fb fca5 	bl	8000290 <__aeabi_uldivmod>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4b0d      	ldr	r3, [pc, #52]	@ (8004980 <UART_SetConfig+0x4e4>)
 800494c:	fba3 1302 	umull	r1, r3, r3, r2
 8004950:	095b      	lsrs	r3, r3, #5
 8004952:	2164      	movs	r1, #100	@ 0x64
 8004954:	fb01 f303 	mul.w	r3, r1, r3
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	3332      	adds	r3, #50	@ 0x32
 800495e:	4a08      	ldr	r2, [pc, #32]	@ (8004980 <UART_SetConfig+0x4e4>)
 8004960:	fba2 2303 	umull	r2, r3, r2, r3
 8004964:	095b      	lsrs	r3, r3, #5
 8004966:	f003 020f 	and.w	r2, r3, #15
 800496a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4422      	add	r2, r4
 8004972:	609a      	str	r2, [r3, #8]
}
 8004974:	bf00      	nop
 8004976:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800497a:	46bd      	mov	sp, r7
 800497c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004980:	51eb851f 	.word	0x51eb851f

08004984 <__NVIC_SetPriority>:
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	6039      	str	r1, [r7, #0]
 800498e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004994:	2b00      	cmp	r3, #0
 8004996:	db0a      	blt.n	80049ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	b2da      	uxtb	r2, r3
 800499c:	490c      	ldr	r1, [pc, #48]	@ (80049d0 <__NVIC_SetPriority+0x4c>)
 800499e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a2:	0112      	lsls	r2, r2, #4
 80049a4:	b2d2      	uxtb	r2, r2
 80049a6:	440b      	add	r3, r1
 80049a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80049ac:	e00a      	b.n	80049c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	4908      	ldr	r1, [pc, #32]	@ (80049d4 <__NVIC_SetPriority+0x50>)
 80049b4:	79fb      	ldrb	r3, [r7, #7]
 80049b6:	f003 030f 	and.w	r3, r3, #15
 80049ba:	3b04      	subs	r3, #4
 80049bc:	0112      	lsls	r2, r2, #4
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	440b      	add	r3, r1
 80049c2:	761a      	strb	r2, [r3, #24]
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr
 80049d0:	e000e100 	.word	0xe000e100
 80049d4:	e000ed00 	.word	0xe000ed00

080049d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80049dc:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <SysTick_Handler+0x1c>)
 80049de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80049e0:	f001 ff06 	bl	80067f0 <xTaskGetSchedulerState>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d001      	beq.n	80049ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80049ea:	f002 fcfd 	bl	80073e8 <xPortSysTickHandler>
  }
}
 80049ee:	bf00      	nop
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	e000e010 	.word	0xe000e010

080049f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80049fc:	2100      	movs	r1, #0
 80049fe:	f06f 0004 	mvn.w	r0, #4
 8004a02:	f7ff ffbf 	bl	8004984 <__NVIC_SetPriority>
#endif
}
 8004a06:	bf00      	nop
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a12:	f3ef 8305 	mrs	r3, IPSR
 8004a16:	603b      	str	r3, [r7, #0]
  return(result);
 8004a18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d003      	beq.n	8004a26 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004a1e:	f06f 0305 	mvn.w	r3, #5
 8004a22:	607b      	str	r3, [r7, #4]
 8004a24:	e00c      	b.n	8004a40 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004a26:	4b0a      	ldr	r3, [pc, #40]	@ (8004a50 <osKernelInitialize+0x44>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d105      	bne.n	8004a3a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a2e:	4b08      	ldr	r3, [pc, #32]	@ (8004a50 <osKernelInitialize+0x44>)
 8004a30:	2201      	movs	r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	607b      	str	r3, [r7, #4]
 8004a38:	e002      	b.n	8004a40 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a40:	687b      	ldr	r3, [r7, #4]
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20000348 	.word	0x20000348

08004a54 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a5a:	f3ef 8305 	mrs	r3, IPSR
 8004a5e:	603b      	str	r3, [r7, #0]
  return(result);
 8004a60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004a66:	f06f 0305 	mvn.w	r3, #5
 8004a6a:	607b      	str	r3, [r7, #4]
 8004a6c:	e010      	b.n	8004a90 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a9c <osKernelStart+0x48>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d109      	bne.n	8004a8a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004a76:	f7ff ffbf 	bl	80049f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004a7a:	4b08      	ldr	r3, [pc, #32]	@ (8004a9c <osKernelStart+0x48>)
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004a80:	f001 fa68 	bl	8005f54 <vTaskStartScheduler>
      stat = osOK;
 8004a84:	2300      	movs	r3, #0
 8004a86:	607b      	str	r3, [r7, #4]
 8004a88:	e002      	b.n	8004a90 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a90:	687b      	ldr	r3, [r7, #4]
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	20000348 	.word	0x20000348

08004aa0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b08e      	sub	sp, #56	@ 0x38
 8004aa4:	af04      	add	r7, sp, #16
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ab0:	f3ef 8305 	mrs	r3, IPSR
 8004ab4:	617b      	str	r3, [r7, #20]
  return(result);
 8004ab6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d17e      	bne.n	8004bba <osThreadNew+0x11a>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d07b      	beq.n	8004bba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004ac2:	2380      	movs	r3, #128	@ 0x80
 8004ac4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004ac6:	2318      	movs	r3, #24
 8004ac8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004aca:	2300      	movs	r3, #0
 8004acc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004ace:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d045      	beq.n	8004b66 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d002      	beq.n	8004ae8 <osThreadNew+0x48>
        name = attr->name;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <osThreadNew+0x6e>
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	2b38      	cmp	r3, #56	@ 0x38
 8004b00:	d805      	bhi.n	8004b0e <osThreadNew+0x6e>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <osThreadNew+0x72>
        return (NULL);
 8004b0e:	2300      	movs	r3, #0
 8004b10:	e054      	b.n	8004bbc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	089b      	lsrs	r3, r3, #2
 8004b20:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00e      	beq.n	8004b48 <osThreadNew+0xa8>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	2b5b      	cmp	r3, #91	@ 0x5b
 8004b30:	d90a      	bls.n	8004b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d006      	beq.n	8004b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <osThreadNew+0xa8>
        mem = 1;
 8004b42:	2301      	movs	r3, #1
 8004b44:	61bb      	str	r3, [r7, #24]
 8004b46:	e010      	b.n	8004b6a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d10c      	bne.n	8004b6a <osThreadNew+0xca>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d108      	bne.n	8004b6a <osThreadNew+0xca>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d104      	bne.n	8004b6a <osThreadNew+0xca>
          mem = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	61bb      	str	r3, [r7, #24]
 8004b64:	e001      	b.n	8004b6a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d110      	bne.n	8004b92 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b78:	9202      	str	r2, [sp, #8]
 8004b7a:	9301      	str	r3, [sp, #4]
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	6a3a      	ldr	r2, [r7, #32]
 8004b84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f001 f808 	bl	8005b9c <xTaskCreateStatic>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	613b      	str	r3, [r7, #16]
 8004b90:	e013      	b.n	8004bba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d110      	bne.n	8004bba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	f107 0310 	add.w	r3, r7, #16
 8004ba0:	9301      	str	r3, [sp, #4]
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f001 f856 	bl	8005c5c <xTaskCreate>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d001      	beq.n	8004bba <osThreadNew+0x11a>
            hTask = NULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004bba:	693b      	ldr	r3, [r7, #16]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3728      	adds	r7, #40	@ 0x28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bcc:	f3ef 8305 	mrs	r3, IPSR
 8004bd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004bd2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d003      	beq.n	8004be0 <osDelay+0x1c>
    stat = osErrorISR;
 8004bd8:	f06f 0305 	mvn.w	r3, #5
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	e007      	b.n	8004bf0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d002      	beq.n	8004bf0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f001 f97c 	bl	8005ee8 <vTaskDelay>
    }
  }

  return (stat);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b08a      	sub	sp, #40	@ 0x28
 8004bfe:	af02      	add	r7, sp, #8
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004c06:	2300      	movs	r3, #0
 8004c08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c0a:	f3ef 8305 	mrs	r3, IPSR
 8004c0e:	613b      	str	r3, [r7, #16]
  return(result);
 8004c10:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d15f      	bne.n	8004cd6 <osMessageQueueNew+0xdc>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d05c      	beq.n	8004cd6 <osMessageQueueNew+0xdc>
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d059      	beq.n	8004cd6 <osMessageQueueNew+0xdc>
    mem = -1;
 8004c22:	f04f 33ff 	mov.w	r3, #4294967295
 8004c26:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d029      	beq.n	8004c82 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d012      	beq.n	8004c5c <osMessageQueueNew+0x62>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	2b4f      	cmp	r3, #79	@ 0x4f
 8004c3c:	d90e      	bls.n	8004c5c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	695a      	ldr	r2, [r3, #20]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	68b9      	ldr	r1, [r7, #8]
 8004c4e:	fb01 f303 	mul.w	r3, r1, r3
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d302      	bcc.n	8004c5c <osMessageQueueNew+0x62>
        mem = 1;
 8004c56:	2301      	movs	r3, #1
 8004c58:	61bb      	str	r3, [r7, #24]
 8004c5a:	e014      	b.n	8004c86 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d110      	bne.n	8004c86 <osMessageQueueNew+0x8c>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10c      	bne.n	8004c86 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d108      	bne.n	8004c86 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d104      	bne.n	8004c86 <osMessageQueueNew+0x8c>
          mem = 0;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61bb      	str	r3, [r7, #24]
 8004c80:	e001      	b.n	8004c86 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d10b      	bne.n	8004ca4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691a      	ldr	r2, [r3, #16]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	2100      	movs	r1, #0
 8004c96:	9100      	str	r1, [sp, #0]
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f000 fa30 	bl	8005100 <xQueueGenericCreateStatic>
 8004ca0:	61f8      	str	r0, [r7, #28]
 8004ca2:	e008      	b.n	8004cb6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d105      	bne.n	8004cb6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004caa:	2200      	movs	r2, #0
 8004cac:	68b9      	ldr	r1, [r7, #8]
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f000 faa3 	bl	80051fa <xQueueGenericCreate>
 8004cb4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00c      	beq.n	8004cd6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <osMessageQueueNew+0xd0>
        name = attr->name;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	617b      	str	r3, [r7, #20]
 8004cc8:	e001      	b.n	8004cce <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004cce:	6979      	ldr	r1, [r7, #20]
 8004cd0:	69f8      	ldr	r0, [r7, #28]
 8004cd2:	f000 ff05 	bl	8005ae0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004cd6:	69fb      	ldr	r3, [r7, #28]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3720      	adds	r7, #32
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b088      	sub	sp, #32
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	603b      	str	r3, [r7, #0]
 8004cec:	4613      	mov	r3, r2
 8004cee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cf8:	f3ef 8305 	mrs	r3, IPSR
 8004cfc:	617b      	str	r3, [r7, #20]
  return(result);
 8004cfe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d028      	beq.n	8004d56 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d005      	beq.n	8004d16 <osMessageQueuePut+0x36>
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <osMessageQueuePut+0x36>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004d16:	f06f 0303 	mvn.w	r3, #3
 8004d1a:	61fb      	str	r3, [r7, #28]
 8004d1c:	e038      	b.n	8004d90 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004d22:	f107 0210 	add.w	r2, r7, #16
 8004d26:	2300      	movs	r3, #0
 8004d28:	68b9      	ldr	r1, [r7, #8]
 8004d2a:	69b8      	ldr	r0, [r7, #24]
 8004d2c:	f000 fbc6 	bl	80054bc <xQueueGenericSendFromISR>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d003      	beq.n	8004d3e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004d36:	f06f 0302 	mvn.w	r3, #2
 8004d3a:	61fb      	str	r3, [r7, #28]
 8004d3c:	e028      	b.n	8004d90 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d025      	beq.n	8004d90 <osMessageQueuePut+0xb0>
 8004d44:	4b15      	ldr	r3, [pc, #84]	@ (8004d9c <osMessageQueuePut+0xbc>)
 8004d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	f3bf 8f6f 	isb	sy
 8004d54:	e01c      	b.n	8004d90 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d002      	beq.n	8004d62 <osMessageQueuePut+0x82>
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d103      	bne.n	8004d6a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004d62:	f06f 0303 	mvn.w	r3, #3
 8004d66:	61fb      	str	r3, [r7, #28]
 8004d68:	e012      	b.n	8004d90 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	68b9      	ldr	r1, [r7, #8]
 8004d70:	69b8      	ldr	r0, [r7, #24]
 8004d72:	f000 faa1 	bl	80052b8 <xQueueGenericSend>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d009      	beq.n	8004d90 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004d82:	f06f 0301 	mvn.w	r3, #1
 8004d86:	61fb      	str	r3, [r7, #28]
 8004d88:	e002      	b.n	8004d90 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004d8a:	f06f 0302 	mvn.w	r3, #2
 8004d8e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004d90:	69fb      	ldr	r3, [r7, #28]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3720      	adds	r7, #32
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	e000ed04 	.word	0xe000ed04

08004da0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
 8004dac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004db6:	f3ef 8305 	mrs	r3, IPSR
 8004dba:	617b      	str	r3, [r7, #20]
  return(result);
 8004dbc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d028      	beq.n	8004e14 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d005      	beq.n	8004dd4 <osMessageQueueGet+0x34>
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d002      	beq.n	8004dd4 <osMessageQueueGet+0x34>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004dd4:	f06f 0303 	mvn.w	r3, #3
 8004dd8:	61fb      	str	r3, [r7, #28]
 8004dda:	e037      	b.n	8004e4c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004de0:	f107 0310 	add.w	r3, r7, #16
 8004de4:	461a      	mov	r2, r3
 8004de6:	68b9      	ldr	r1, [r7, #8]
 8004de8:	69b8      	ldr	r0, [r7, #24]
 8004dea:	f000 fce7 	bl	80057bc <xQueueReceiveFromISR>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d003      	beq.n	8004dfc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004df4:	f06f 0302 	mvn.w	r3, #2
 8004df8:	61fb      	str	r3, [r7, #28]
 8004dfa:	e027      	b.n	8004e4c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d024      	beq.n	8004e4c <osMessageQueueGet+0xac>
 8004e02:	4b15      	ldr	r3, [pc, #84]	@ (8004e58 <osMessageQueueGet+0xb8>)
 8004e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	e01b      	b.n	8004e4c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <osMessageQueueGet+0x80>
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d103      	bne.n	8004e28 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004e20:	f06f 0303 	mvn.w	r3, #3
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e011      	b.n	8004e4c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	69b8      	ldr	r0, [r7, #24]
 8004e2e:	f000 fbe3 	bl	80055f8 <xQueueReceive>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d009      	beq.n	8004e4c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d003      	beq.n	8004e46 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004e3e:	f06f 0301 	mvn.w	r3, #1
 8004e42:	61fb      	str	r3, [r7, #28]
 8004e44:	e002      	b.n	8004e4c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004e46:	f06f 0302 	mvn.w	r3, #2
 8004e4a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004e4c:	69fb      	ldr	r3, [r7, #28]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3720      	adds	r7, #32
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	e000ed04 	.word	0xe000ed04

08004e5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	4a07      	ldr	r2, [pc, #28]	@ (8004e88 <vApplicationGetIdleTaskMemory+0x2c>)
 8004e6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	4a06      	ldr	r2, [pc, #24]	@ (8004e8c <vApplicationGetIdleTaskMemory+0x30>)
 8004e72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2280      	movs	r2, #128	@ 0x80
 8004e78:	601a      	str	r2, [r3, #0]
}
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	2000034c 	.word	0x2000034c
 8004e8c:	200003a8 	.word	0x200003a8

08004e90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4a07      	ldr	r2, [pc, #28]	@ (8004ebc <vApplicationGetTimerTaskMemory+0x2c>)
 8004ea0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	4a06      	ldr	r2, [pc, #24]	@ (8004ec0 <vApplicationGetTimerTaskMemory+0x30>)
 8004ea6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004eae:	601a      	str	r2, [r3, #0]
}
 8004eb0:	bf00      	nop
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr
 8004ebc:	200005a8 	.word	0x200005a8
 8004ec0:	20000604 	.word	0x20000604

08004ec4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f103 0208 	add.w	r2, r3, #8
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8004edc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f103 0208 	add.w	r2, r3, #8
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f103 0208 	add.w	r2, r3, #8
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b085      	sub	sp, #20
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	601a      	str	r2, [r3, #0]
}
 8004f5a:	bf00      	nop
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f66:	b480      	push	{r7}
 8004f68:	b085      	sub	sp, #20
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
 8004f6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d103      	bne.n	8004f86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	e00c      	b.n	8004fa0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	3308      	adds	r3, #8
 8004f8a:	60fb      	str	r3, [r7, #12]
 8004f8c:	e002      	b.n	8004f94 <vListInsert+0x2e>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d2f6      	bcs.n	8004f8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	601a      	str	r2, [r3, #0]
}
 8004fcc:	bf00      	nop
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6892      	ldr	r2, [r2, #8]
 8004fee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6852      	ldr	r2, [r2, #4]
 8004ff8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	429a      	cmp	r2, r3
 8005002:	d103      	bne.n	800500c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	1e5a      	subs	r2, r3, #1
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
}
 8005020:	4618      	mov	r0, r3
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005058:	f002 f936 	bl	80072c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005064:	68f9      	ldr	r1, [r7, #12]
 8005066:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005068:	fb01 f303 	mul.w	r3, r1, r3
 800506c:	441a      	add	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005088:	3b01      	subs	r3, #1
 800508a:	68f9      	ldr	r1, [r7, #12]
 800508c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800508e:	fb01 f303 	mul.w	r3, r1, r3
 8005092:	441a      	add	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	22ff      	movs	r2, #255	@ 0xff
 800509c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	22ff      	movs	r2, #255	@ 0xff
 80050a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d114      	bne.n	80050d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d01a      	beq.n	80050ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	3310      	adds	r3, #16
 80050ba:	4618      	mov	r0, r3
 80050bc:	f001 f9d8 	bl	8006470 <xTaskRemoveFromEventList>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d012      	beq.n	80050ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80050c6:	4b0d      	ldr	r3, [pc, #52]	@ (80050fc <xQueueGenericReset+0xd0>)
 80050c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	e009      	b.n	80050ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	3310      	adds	r3, #16
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff fef1 	bl	8004ec4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	3324      	adds	r3, #36	@ 0x24
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7ff feec 	bl	8004ec4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80050ec:	f002 f91e 	bl	800732c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80050f0:	2301      	movs	r3, #1
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3710      	adds	r7, #16
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	e000ed04 	.word	0xe000ed04

08005100 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08e      	sub	sp, #56	@ 0x38
 8005104:	af02      	add	r7, sp, #8
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10b      	bne.n	800512c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005118:	f383 8811 	msr	BASEPRI, r3
 800511c:	f3bf 8f6f 	isb	sy
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005126:	bf00      	nop
 8005128:	bf00      	nop
 800512a:	e7fd      	b.n	8005128 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005144:	bf00      	nop
 8005146:	bf00      	nop
 8005148:	e7fd      	b.n	8005146 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <xQueueGenericCreateStatic+0x56>
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <xQueueGenericCreateStatic+0x5a>
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <xQueueGenericCreateStatic+0x5c>
 800515a:	2300      	movs	r3, #0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10b      	bne.n	8005178 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005164:	f383 8811 	msr	BASEPRI, r3
 8005168:	f3bf 8f6f 	isb	sy
 800516c:	f3bf 8f4f 	dsb	sy
 8005170:	623b      	str	r3, [r7, #32]
}
 8005172:	bf00      	nop
 8005174:	bf00      	nop
 8005176:	e7fd      	b.n	8005174 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d102      	bne.n	8005184 <xQueueGenericCreateStatic+0x84>
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <xQueueGenericCreateStatic+0x88>
 8005184:	2301      	movs	r3, #1
 8005186:	e000      	b.n	800518a <xQueueGenericCreateStatic+0x8a>
 8005188:	2300      	movs	r3, #0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10b      	bne.n	80051a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	61fb      	str	r3, [r7, #28]
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	e7fd      	b.n	80051a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80051a6:	2350      	movs	r3, #80	@ 0x50
 80051a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2b50      	cmp	r3, #80	@ 0x50
 80051ae:	d00b      	beq.n	80051c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80051b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b4:	f383 8811 	msr	BASEPRI, r3
 80051b8:	f3bf 8f6f 	isb	sy
 80051bc:	f3bf 8f4f 	dsb	sy
 80051c0:	61bb      	str	r3, [r7, #24]
}
 80051c2:	bf00      	nop
 80051c4:	bf00      	nop
 80051c6:	e7fd      	b.n	80051c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80051c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80051ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00d      	beq.n	80051f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80051d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80051e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	4613      	mov	r3, r2
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 f840 	bl	8005270 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80051f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3730      	adds	r7, #48	@ 0x30
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b08a      	sub	sp, #40	@ 0x28
 80051fe:	af02      	add	r7, sp, #8
 8005200:	60f8      	str	r0, [r7, #12]
 8005202:	60b9      	str	r1, [r7, #8]
 8005204:	4613      	mov	r3, r2
 8005206:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10b      	bne.n	8005226 <xQueueGenericCreate+0x2c>
	__asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	613b      	str	r3, [r7, #16]
}
 8005220:	bf00      	nop
 8005222:	bf00      	nop
 8005224:	e7fd      	b.n	8005222 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	fb02 f303 	mul.w	r3, r2, r3
 800522e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	3350      	adds	r3, #80	@ 0x50
 8005234:	4618      	mov	r0, r3
 8005236:	f002 f969 	bl	800750c <pvPortMalloc>
 800523a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d011      	beq.n	8005266 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	3350      	adds	r3, #80	@ 0x50
 800524a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005254:	79fa      	ldrb	r2, [r7, #7]
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	4613      	mov	r3, r2
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	68b9      	ldr	r1, [r7, #8]
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 f805 	bl	8005270 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005266:	69bb      	ldr	r3, [r7, #24]
	}
 8005268:	4618      	mov	r0, r3
 800526a:	3720      	adds	r7, #32
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d103      	bne.n	800528c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	69ba      	ldr	r2, [r7, #24]
 8005288:	601a      	str	r2, [r3, #0]
 800528a:	e002      	b.n	8005292 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800529e:	2101      	movs	r1, #1
 80052a0:	69b8      	ldr	r0, [r7, #24]
 80052a2:	f7ff fec3 	bl	800502c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	78fa      	ldrb	r2, [r7, #3]
 80052aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80052ae:	bf00      	nop
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
	...

080052b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b08e      	sub	sp, #56	@ 0x38
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80052c6:	2300      	movs	r3, #0
 80052c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80052ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10b      	bne.n	80052ec <xQueueGenericSend+0x34>
	__asm volatile
 80052d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d8:	f383 8811 	msr	BASEPRI, r3
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052e6:	bf00      	nop
 80052e8:	bf00      	nop
 80052ea:	e7fd      	b.n	80052e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d103      	bne.n	80052fa <xQueueGenericSend+0x42>
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <xQueueGenericSend+0x46>
 80052fa:	2301      	movs	r3, #1
 80052fc:	e000      	b.n	8005300 <xQueueGenericSend+0x48>
 80052fe:	2300      	movs	r3, #0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10b      	bne.n	800531c <xQueueGenericSend+0x64>
	__asm volatile
 8005304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005316:	bf00      	nop
 8005318:	bf00      	nop
 800531a:	e7fd      	b.n	8005318 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d103      	bne.n	800532a <xQueueGenericSend+0x72>
 8005322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005326:	2b01      	cmp	r3, #1
 8005328:	d101      	bne.n	800532e <xQueueGenericSend+0x76>
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <xQueueGenericSend+0x78>
 800532e:	2300      	movs	r3, #0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10b      	bne.n	800534c <xQueueGenericSend+0x94>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	623b      	str	r3, [r7, #32]
}
 8005346:	bf00      	nop
 8005348:	bf00      	nop
 800534a:	e7fd      	b.n	8005348 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800534c:	f001 fa50 	bl	80067f0 <xTaskGetSchedulerState>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <xQueueGenericSend+0xa4>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <xQueueGenericSend+0xa8>
 800535c:	2301      	movs	r3, #1
 800535e:	e000      	b.n	8005362 <xQueueGenericSend+0xaa>
 8005360:	2300      	movs	r3, #0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10b      	bne.n	800537e <xQueueGenericSend+0xc6>
	__asm volatile
 8005366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536a:	f383 8811 	msr	BASEPRI, r3
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	61fb      	str	r3, [r7, #28]
}
 8005378:	bf00      	nop
 800537a:	bf00      	nop
 800537c:	e7fd      	b.n	800537a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800537e:	f001 ffa3 	bl	80072c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538a:	429a      	cmp	r2, r3
 800538c:	d302      	bcc.n	8005394 <xQueueGenericSend+0xdc>
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b02      	cmp	r3, #2
 8005392:	d129      	bne.n	80053e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005394:	683a      	ldr	r2, [r7, #0]
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800539a:	f000 fa91 	bl	80058c0 <prvCopyDataToQueue>
 800539e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d010      	beq.n	80053ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	3324      	adds	r3, #36	@ 0x24
 80053ac:	4618      	mov	r0, r3
 80053ae:	f001 f85f 	bl	8006470 <xTaskRemoveFromEventList>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d013      	beq.n	80053e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80053b8:	4b3f      	ldr	r3, [pc, #252]	@ (80054b8 <xQueueGenericSend+0x200>)
 80053ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	e00a      	b.n	80053e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80053ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d007      	beq.n	80053e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80053d0:	4b39      	ldr	r3, [pc, #228]	@ (80054b8 <xQueueGenericSend+0x200>)
 80053d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053d6:	601a      	str	r2, [r3, #0]
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053e0:	f001 ffa4 	bl	800732c <vPortExitCritical>
				return pdPASS;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e063      	b.n	80054b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d103      	bne.n	80053f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053ee:	f001 ff9d 	bl	800732c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80053f2:	2300      	movs	r3, #0
 80053f4:	e05c      	b.n	80054b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d106      	bne.n	800540a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053fc:	f107 0314 	add.w	r3, r7, #20
 8005400:	4618      	mov	r0, r3
 8005402:	f001 f899 	bl	8006538 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005406:	2301      	movs	r3, #1
 8005408:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800540a:	f001 ff8f 	bl	800732c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800540e:	f000 fe09 	bl	8006024 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005412:	f001 ff59 	bl	80072c8 <vPortEnterCritical>
 8005416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005418:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800541c:	b25b      	sxtb	r3, r3
 800541e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005422:	d103      	bne.n	800542c <xQueueGenericSend+0x174>
 8005424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800542c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005432:	b25b      	sxtb	r3, r3
 8005434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005438:	d103      	bne.n	8005442 <xQueueGenericSend+0x18a>
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005442:	f001 ff73 	bl	800732c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005446:	1d3a      	adds	r2, r7, #4
 8005448:	f107 0314 	add.w	r3, r7, #20
 800544c:	4611      	mov	r1, r2
 800544e:	4618      	mov	r0, r3
 8005450:	f001 f888 	bl	8006564 <xTaskCheckForTimeOut>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d124      	bne.n	80054a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800545a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800545c:	f000 fb28 	bl	8005ab0 <prvIsQueueFull>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d018      	beq.n	8005498 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005468:	3310      	adds	r3, #16
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	4611      	mov	r1, r2
 800546e:	4618      	mov	r0, r3
 8005470:	f000 ffac 	bl	80063cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005476:	f000 fab3 	bl	80059e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800547a:	f000 fde1 	bl	8006040 <xTaskResumeAll>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	f47f af7c 	bne.w	800537e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005486:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <xQueueGenericSend+0x200>)
 8005488:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	f3bf 8f4f 	dsb	sy
 8005492:	f3bf 8f6f 	isb	sy
 8005496:	e772      	b.n	800537e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005498:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800549a:	f000 faa1 	bl	80059e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800549e:	f000 fdcf 	bl	8006040 <xTaskResumeAll>
 80054a2:	e76c      	b.n	800537e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80054a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054a6:	f000 fa9b 	bl	80059e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054aa:	f000 fdc9 	bl	8006040 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80054ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3738      	adds	r7, #56	@ 0x38
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b090      	sub	sp, #64	@ 0x40
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
 80054c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80054ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10b      	bne.n	80054ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80054d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d8:	f383 8811 	msr	BASEPRI, r3
 80054dc:	f3bf 8f6f 	isb	sy
 80054e0:	f3bf 8f4f 	dsb	sy
 80054e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054e6:	bf00      	nop
 80054e8:	bf00      	nop
 80054ea:	e7fd      	b.n	80054e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d103      	bne.n	80054fa <xQueueGenericSendFromISR+0x3e>
 80054f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <xQueueGenericSendFromISR+0x42>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e000      	b.n	8005500 <xQueueGenericSendFromISR+0x44>
 80054fe:	2300      	movs	r3, #0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005516:	bf00      	nop
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d103      	bne.n	800552a <xQueueGenericSendFromISR+0x6e>
 8005522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005526:	2b01      	cmp	r3, #1
 8005528:	d101      	bne.n	800552e <xQueueGenericSendFromISR+0x72>
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <xQueueGenericSendFromISR+0x74>
 800552e:	2300      	movs	r3, #0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d10b      	bne.n	800554c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005538:	f383 8811 	msr	BASEPRI, r3
 800553c:	f3bf 8f6f 	isb	sy
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	623b      	str	r3, [r7, #32]
}
 8005546:	bf00      	nop
 8005548:	bf00      	nop
 800554a:	e7fd      	b.n	8005548 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800554c:	f001 ff9c 	bl	8007488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005550:	f3ef 8211 	mrs	r2, BASEPRI
 8005554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005558:	f383 8811 	msr	BASEPRI, r3
 800555c:	f3bf 8f6f 	isb	sy
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	61fa      	str	r2, [r7, #28]
 8005566:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005568:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800556a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005574:	429a      	cmp	r2, r3
 8005576:	d302      	bcc.n	800557e <xQueueGenericSendFromISR+0xc2>
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d12f      	bne.n	80055de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800557e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005580:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005584:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	68b9      	ldr	r1, [r7, #8]
 8005592:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005594:	f000 f994 	bl	80058c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005598:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800559c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a0:	d112      	bne.n	80055c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d016      	beq.n	80055d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ac:	3324      	adds	r3, #36	@ 0x24
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 ff5e 	bl	8006470 <xTaskRemoveFromEventList>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00e      	beq.n	80055d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00b      	beq.n	80055d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	601a      	str	r2, [r3, #0]
 80055c6:	e007      	b.n	80055d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80055cc:	3301      	adds	r3, #1
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	b25a      	sxtb	r2, r3
 80055d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80055d8:	2301      	movs	r3, #1
 80055da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80055dc:	e001      	b.n	80055e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80055ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3740      	adds	r7, #64	@ 0x40
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b08c      	sub	sp, #48	@ 0x30
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005604:	2300      	movs	r3, #0
 8005606:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800560c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10b      	bne.n	800562a <xQueueReceive+0x32>
	__asm volatile
 8005612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005616:	f383 8811 	msr	BASEPRI, r3
 800561a:	f3bf 8f6f 	isb	sy
 800561e:	f3bf 8f4f 	dsb	sy
 8005622:	623b      	str	r3, [r7, #32]
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop
 8005628:	e7fd      	b.n	8005626 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d103      	bne.n	8005638 <xQueueReceive+0x40>
 8005630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <xQueueReceive+0x44>
 8005638:	2301      	movs	r3, #1
 800563a:	e000      	b.n	800563e <xQueueReceive+0x46>
 800563c:	2300      	movs	r3, #0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10b      	bne.n	800565a <xQueueReceive+0x62>
	__asm volatile
 8005642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	61fb      	str	r3, [r7, #28]
}
 8005654:	bf00      	nop
 8005656:	bf00      	nop
 8005658:	e7fd      	b.n	8005656 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800565a:	f001 f8c9 	bl	80067f0 <xTaskGetSchedulerState>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d102      	bne.n	800566a <xQueueReceive+0x72>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <xQueueReceive+0x76>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <xQueueReceive+0x78>
 800566e:	2300      	movs	r3, #0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10b      	bne.n	800568c <xQueueReceive+0x94>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	61bb      	str	r3, [r7, #24]
}
 8005686:	bf00      	nop
 8005688:	bf00      	nop
 800568a:	e7fd      	b.n	8005688 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800568c:	f001 fe1c 	bl	80072c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	2b00      	cmp	r3, #0
 800569a:	d01f      	beq.n	80056dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800569c:	68b9      	ldr	r1, [r7, #8]
 800569e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056a0:	f000 f978 	bl	8005994 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80056a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a6:	1e5a      	subs	r2, r3, #1
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00f      	beq.n	80056d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b6:	3310      	adds	r3, #16
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fed9 	bl	8006470 <xTaskRemoveFromEventList>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d007      	beq.n	80056d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80056c4:	4b3c      	ldr	r3, [pc, #240]	@ (80057b8 <xQueueReceive+0x1c0>)
 80056c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056d4:	f001 fe2a 	bl	800732c <vPortExitCritical>
				return pdPASS;
 80056d8:	2301      	movs	r3, #1
 80056da:	e069      	b.n	80057b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d103      	bne.n	80056ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056e2:	f001 fe23 	bl	800732c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e062      	b.n	80057b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d106      	bne.n	80056fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056f0:	f107 0310 	add.w	r3, r7, #16
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 ff1f 	bl	8006538 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056fa:	2301      	movs	r3, #1
 80056fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056fe:	f001 fe15 	bl	800732c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005702:	f000 fc8f 	bl	8006024 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005706:	f001 fddf 	bl	80072c8 <vPortEnterCritical>
 800570a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800570c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005710:	b25b      	sxtb	r3, r3
 8005712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005716:	d103      	bne.n	8005720 <xQueueReceive+0x128>
 8005718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005722:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005726:	b25b      	sxtb	r3, r3
 8005728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800572c:	d103      	bne.n	8005736 <xQueueReceive+0x13e>
 800572e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005736:	f001 fdf9 	bl	800732c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800573a:	1d3a      	adds	r2, r7, #4
 800573c:	f107 0310 	add.w	r3, r7, #16
 8005740:	4611      	mov	r1, r2
 8005742:	4618      	mov	r0, r3
 8005744:	f000 ff0e 	bl	8006564 <xTaskCheckForTimeOut>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d123      	bne.n	8005796 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800574e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005750:	f000 f998 	bl	8005a84 <prvIsQueueEmpty>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d017      	beq.n	800578a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800575a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575c:	3324      	adds	r3, #36	@ 0x24
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	4611      	mov	r1, r2
 8005762:	4618      	mov	r0, r3
 8005764:	f000 fe32 	bl	80063cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005768:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800576a:	f000 f939 	bl	80059e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800576e:	f000 fc67 	bl	8006040 <xTaskResumeAll>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d189      	bne.n	800568c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005778:	4b0f      	ldr	r3, [pc, #60]	@ (80057b8 <xQueueReceive+0x1c0>)
 800577a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	e780      	b.n	800568c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800578a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800578c:	f000 f928 	bl	80059e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005790:	f000 fc56 	bl	8006040 <xTaskResumeAll>
 8005794:	e77a      	b.n	800568c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005796:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005798:	f000 f922 	bl	80059e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800579c:	f000 fc50 	bl	8006040 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057a2:	f000 f96f 	bl	8005a84 <prvIsQueueEmpty>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f43f af6f 	beq.w	800568c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3730      	adds	r7, #48	@ 0x30
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	e000ed04 	.word	0xe000ed04

080057bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b08e      	sub	sp, #56	@ 0x38
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80057cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10b      	bne.n	80057ea <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80057d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d6:	f383 8811 	msr	BASEPRI, r3
 80057da:	f3bf 8f6f 	isb	sy
 80057de:	f3bf 8f4f 	dsb	sy
 80057e2:	623b      	str	r3, [r7, #32]
}
 80057e4:	bf00      	nop
 80057e6:	bf00      	nop
 80057e8:	e7fd      	b.n	80057e6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d103      	bne.n	80057f8 <xQueueReceiveFromISR+0x3c>
 80057f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d101      	bne.n	80057fc <xQueueReceiveFromISR+0x40>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <xQueueReceiveFromISR+0x42>
 80057fc:	2300      	movs	r3, #0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10b      	bne.n	800581a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005806:	f383 8811 	msr	BASEPRI, r3
 800580a:	f3bf 8f6f 	isb	sy
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	61fb      	str	r3, [r7, #28]
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	e7fd      	b.n	8005816 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800581a:	f001 fe35 	bl	8007488 <vPortValidateInterruptPriority>
	__asm volatile
 800581e:	f3ef 8211 	mrs	r2, BASEPRI
 8005822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	61ba      	str	r2, [r7, #24]
 8005834:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005836:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005838:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005842:	2b00      	cmp	r3, #0
 8005844:	d02f      	beq.n	80058a6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005848:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800584c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005850:	68b9      	ldr	r1, [r7, #8]
 8005852:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005854:	f000 f89e 	bl	8005994 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585a:	1e5a      	subs	r2, r3, #1
 800585c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005860:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005868:	d112      	bne.n	8005890 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d016      	beq.n	80058a0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	3310      	adds	r3, #16
 8005876:	4618      	mov	r0, r3
 8005878:	f000 fdfa 	bl	8006470 <xTaskRemoveFromEventList>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00e      	beq.n	80058a0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00b      	beq.n	80058a0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	e007      	b.n	80058a0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005894:	3301      	adds	r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	b25a      	sxtb	r2, r3
 800589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80058a0:	2301      	movs	r3, #1
 80058a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80058a4:	e001      	b.n	80058aa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80058a6:	2300      	movs	r3, #0
 80058a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80058aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	f383 8811 	msr	BASEPRI, r3
}
 80058b4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3738      	adds	r7, #56	@ 0x38
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80058cc:	2300      	movs	r3, #0
 80058ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d10d      	bne.n	80058fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d14d      	bne.n	8005982 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 ff9e 	bl	800682c <xTaskPriorityDisinherit>
 80058f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	609a      	str	r2, [r3, #8]
 80058f8:	e043      	b.n	8005982 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d119      	bne.n	8005934 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6858      	ldr	r0, [r3, #4]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005908:	461a      	mov	r2, r3
 800590a:	68b9      	ldr	r1, [r7, #8]
 800590c:	f002 f856 	bl	80079bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005918:	441a      	add	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	685a      	ldr	r2, [r3, #4]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	429a      	cmp	r2, r3
 8005928:	d32b      	bcc.n	8005982 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	605a      	str	r2, [r3, #4]
 8005932:	e026      	b.n	8005982 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	68d8      	ldr	r0, [r3, #12]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	461a      	mov	r2, r3
 800593e:	68b9      	ldr	r1, [r7, #8]
 8005940:	f002 f83c 	bl	80079bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	425b      	negs	r3, r3
 800594e:	441a      	add	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	68da      	ldr	r2, [r3, #12]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	429a      	cmp	r2, r3
 800595e:	d207      	bcs.n	8005970 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	689a      	ldr	r2, [r3, #8]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005968:	425b      	negs	r3, r3
 800596a:	441a      	add	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2b02      	cmp	r3, #2
 8005974:	d105      	bne.n	8005982 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d002      	beq.n	8005982 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	3b01      	subs	r3, #1
 8005980:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800598a:	697b      	ldr	r3, [r7, #20]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3718      	adds	r7, #24
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d018      	beq.n	80059d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68da      	ldr	r2, [r3, #12]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ae:	441a      	add	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d303      	bcc.n	80059c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68d9      	ldr	r1, [r3, #12]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d0:	461a      	mov	r2, r3
 80059d2:	6838      	ldr	r0, [r7, #0]
 80059d4:	f001 fff2 	bl	80079bc <memcpy>
	}
}
 80059d8:	bf00      	nop
 80059da:	3708      	adds	r7, #8
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80059e8:	f001 fc6e 	bl	80072c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059f4:	e011      	b.n	8005a1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d012      	beq.n	8005a24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	3324      	adds	r3, #36	@ 0x24
 8005a02:	4618      	mov	r0, r3
 8005a04:	f000 fd34 	bl	8006470 <xTaskRemoveFromEventList>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a0e:	f000 fe0d 	bl	800662c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	dce9      	bgt.n	80059f6 <prvUnlockQueue+0x16>
 8005a22:	e000      	b.n	8005a26 <prvUnlockQueue+0x46>
					break;
 8005a24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	22ff      	movs	r2, #255	@ 0xff
 8005a2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005a2e:	f001 fc7d 	bl	800732c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005a32:	f001 fc49 	bl	80072c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a3e:	e011      	b.n	8005a64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d012      	beq.n	8005a6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3310      	adds	r3, #16
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fd0f 	bl	8006470 <xTaskRemoveFromEventList>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a58:	f000 fde8 	bl	800662c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a5c:	7bbb      	ldrb	r3, [r7, #14]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	dce9      	bgt.n	8005a40 <prvUnlockQueue+0x60>
 8005a6c:	e000      	b.n	8005a70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	22ff      	movs	r2, #255	@ 0xff
 8005a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a78:	f001 fc58 	bl	800732c <vPortExitCritical>
}
 8005a7c:	bf00      	nop
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a8c:	f001 fc1c 	bl	80072c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d102      	bne.n	8005a9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	60fb      	str	r3, [r7, #12]
 8005a9c:	e001      	b.n	8005aa2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005aa2:	f001 fc43 	bl	800732c <vPortExitCritical>

	return xReturn;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ab8:	f001 fc06 	bl	80072c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d102      	bne.n	8005ace <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	e001      	b.n	8005ad2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ad2:	f001 fc2b 	bl	800732c <vPortExitCritical>

	return xReturn;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005aea:	2300      	movs	r3, #0
 8005aec:	60fb      	str	r3, [r7, #12]
 8005aee:	e014      	b.n	8005b1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005af0:	4a0f      	ldr	r2, [pc, #60]	@ (8005b30 <vQueueAddToRegistry+0x50>)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d10b      	bne.n	8005b14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005afc:	490c      	ldr	r1, [pc, #48]	@ (8005b30 <vQueueAddToRegistry+0x50>)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	683a      	ldr	r2, [r7, #0]
 8005b02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005b06:	4a0a      	ldr	r2, [pc, #40]	@ (8005b30 <vQueueAddToRegistry+0x50>)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	00db      	lsls	r3, r3, #3
 8005b0c:	4413      	add	r3, r2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005b12:	e006      	b.n	8005b22 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3301      	adds	r3, #1
 8005b18:	60fb      	str	r3, [r7, #12]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2b07      	cmp	r3, #7
 8005b1e:	d9e7      	bls.n	8005af0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	3714      	adds	r7, #20
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	20000a04 	.word	0x20000a04

08005b34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005b44:	f001 fbc0 	bl	80072c8 <vPortEnterCritical>
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b4e:	b25b      	sxtb	r3, r3
 8005b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b54:	d103      	bne.n	8005b5e <vQueueWaitForMessageRestricted+0x2a>
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b64:	b25b      	sxtb	r3, r3
 8005b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6a:	d103      	bne.n	8005b74 <vQueueWaitForMessageRestricted+0x40>
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b74:	f001 fbda 	bl	800732c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d106      	bne.n	8005b8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	3324      	adds	r3, #36	@ 0x24
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	68b9      	ldr	r1, [r7, #8]
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f000 fc45 	bl	8006418 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b8e:	6978      	ldr	r0, [r7, #20]
 8005b90:	f7ff ff26 	bl	80059e0 <prvUnlockQueue>
	}
 8005b94:	bf00      	nop
 8005b96:	3718      	adds	r7, #24
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08e      	sub	sp, #56	@ 0x38
 8005ba0:	af04      	add	r7, sp, #16
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
 8005ba8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d10b      	bne.n	8005bc8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb4:	f383 8811 	msr	BASEPRI, r3
 8005bb8:	f3bf 8f6f 	isb	sy
 8005bbc:	f3bf 8f4f 	dsb	sy
 8005bc0:	623b      	str	r3, [r7, #32]
}
 8005bc2:	bf00      	nop
 8005bc4:	bf00      	nop
 8005bc6:	e7fd      	b.n	8005bc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10b      	bne.n	8005be6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	61fb      	str	r3, [r7, #28]
}
 8005be0:	bf00      	nop
 8005be2:	bf00      	nop
 8005be4:	e7fd      	b.n	8005be2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005be6:	235c      	movs	r3, #92	@ 0x5c
 8005be8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b5c      	cmp	r3, #92	@ 0x5c
 8005bee:	d00b      	beq.n	8005c08 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	61bb      	str	r3, [r7, #24]
}
 8005c02:	bf00      	nop
 8005c04:	bf00      	nop
 8005c06:	e7fd      	b.n	8005c04 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005c08:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d01e      	beq.n	8005c4e <xTaskCreateStatic+0xb2>
 8005c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d01b      	beq.n	8005c4e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c1e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c28:	2300      	movs	r3, #0
 8005c2a:	9303      	str	r3, [sp, #12]
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2e:	9302      	str	r3, [sp, #8]
 8005c30:	f107 0314 	add.w	r3, r7, #20
 8005c34:	9301      	str	r3, [sp, #4]
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	9300      	str	r3, [sp, #0]
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	68b9      	ldr	r1, [r7, #8]
 8005c40:	68f8      	ldr	r0, [r7, #12]
 8005c42:	f000 f850 	bl	8005ce6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c48:	f000 f8de 	bl	8005e08 <prvAddNewTaskToReadyList>
 8005c4c:	e001      	b.n	8005c52 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c52:	697b      	ldr	r3, [r7, #20]
	}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3728      	adds	r7, #40	@ 0x28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08c      	sub	sp, #48	@ 0x30
 8005c60:	af04      	add	r7, sp, #16
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	603b      	str	r3, [r7, #0]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c6c:	88fb      	ldrh	r3, [r7, #6]
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4618      	mov	r0, r3
 8005c72:	f001 fc4b 	bl	800750c <pvPortMalloc>
 8005c76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00e      	beq.n	8005c9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c7e:	205c      	movs	r0, #92	@ 0x5c
 8005c80:	f001 fc44 	bl	800750c <pvPortMalloc>
 8005c84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d003      	beq.n	8005c94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c92:	e005      	b.n	8005ca0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c94:	6978      	ldr	r0, [r7, #20]
 8005c96:	f001 fd07 	bl	80076a8 <vPortFree>
 8005c9a:	e001      	b.n	8005ca0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d017      	beq.n	8005cd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005cae:	88fa      	ldrh	r2, [r7, #6]
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	9303      	str	r3, [sp, #12]
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	9302      	str	r3, [sp, #8]
 8005cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cba:	9301      	str	r3, [sp, #4]
 8005cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	68b9      	ldr	r1, [r7, #8]
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f80e 	bl	8005ce6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005cca:	69f8      	ldr	r0, [r7, #28]
 8005ccc:	f000 f89c 	bl	8005e08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	61bb      	str	r3, [r7, #24]
 8005cd4:	e002      	b.n	8005cdc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005cdc:	69bb      	ldr	r3, [r7, #24]
	}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3720      	adds	r7, #32
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b088      	sub	sp, #32
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	60f8      	str	r0, [r7, #12]
 8005cee:	60b9      	str	r1, [r7, #8]
 8005cf0:	607a      	str	r2, [r7, #4]
 8005cf2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	21a5      	movs	r1, #165	@ 0xa5
 8005d00:	f001 fe28 	bl	8007954 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	f023 0307 	bic.w	r3, r3, #7
 8005d1c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	f003 0307 	and.w	r3, r3, #7
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00b      	beq.n	8005d40 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	617b      	str	r3, [r7, #20]
}
 8005d3a:	bf00      	nop
 8005d3c:	bf00      	nop
 8005d3e:	e7fd      	b.n	8005d3c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d01f      	beq.n	8005d86 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	e012      	b.n	8005d72 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	4413      	add	r3, r2
 8005d52:	7819      	ldrb	r1, [r3, #0]
 8005d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	4413      	add	r3, r2
 8005d5a:	3334      	adds	r3, #52	@ 0x34
 8005d5c:	460a      	mov	r2, r1
 8005d5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	4413      	add	r3, r2
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d006      	beq.n	8005d7a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	61fb      	str	r3, [r7, #28]
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	2b0f      	cmp	r3, #15
 8005d76:	d9e9      	bls.n	8005d4c <prvInitialiseNewTask+0x66>
 8005d78:	e000      	b.n	8005d7c <prvInitialiseNewTask+0x96>
			{
				break;
 8005d7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d84:	e003      	b.n	8005d8e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	2b37      	cmp	r3, #55	@ 0x37
 8005d92:	d901      	bls.n	8005d98 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d94:	2337      	movs	r3, #55	@ 0x37
 8005d96:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d9c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005da2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da6:	2200      	movs	r2, #0
 8005da8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dac:	3304      	adds	r3, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7ff f8a8 	bl	8004f04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db6:	3318      	adds	r3, #24
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff f8a3 	bl	8004f04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dcc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dd2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	68f9      	ldr	r1, [r7, #12]
 8005de6:	69b8      	ldr	r0, [r7, #24]
 8005de8:	f001 f93e 	bl	8007068 <pxPortInitialiseStack>
 8005dec:	4602      	mov	r2, r0
 8005dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d002      	beq.n	8005dfe <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dfe:	bf00      	nop
 8005e00:	3720      	adds	r7, #32
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e10:	f001 fa5a 	bl	80072c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e14:	4b2d      	ldr	r3, [pc, #180]	@ (8005ecc <prvAddNewTaskToReadyList+0xc4>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	4a2c      	ldr	r2, [pc, #176]	@ (8005ecc <prvAddNewTaskToReadyList+0xc4>)
 8005e1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d109      	bne.n	8005e3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e26:	4a2a      	ldr	r2, [pc, #168]	@ (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e2c:	4b27      	ldr	r3, [pc, #156]	@ (8005ecc <prvAddNewTaskToReadyList+0xc4>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d110      	bne.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e34:	f000 fc1e 	bl	8006674 <prvInitialiseTaskLists>
 8005e38:	e00d      	b.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e3a:	4b26      	ldr	r3, [pc, #152]	@ (8005ed4 <prvAddNewTaskToReadyList+0xcc>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d109      	bne.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e42:	4b23      	ldr	r3, [pc, #140]	@ (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d802      	bhi.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e50:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e56:	4b20      	ldr	r3, [pc, #128]	@ (8005ed8 <prvAddNewTaskToReadyList+0xd0>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ed8 <prvAddNewTaskToReadyList+0xd0>)
 8005e5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005e60:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed8 <prvAddNewTaskToReadyList+0xd0>)
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8005edc <prvAddNewTaskToReadyList+0xd4>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d903      	bls.n	8005e7c <prvAddNewTaskToReadyList+0x74>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e78:	4a18      	ldr	r2, [pc, #96]	@ (8005edc <prvAddNewTaskToReadyList+0xd4>)
 8005e7a:	6013      	str	r3, [r2, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4a15      	ldr	r2, [pc, #84]	@ (8005ee0 <prvAddNewTaskToReadyList+0xd8>)
 8005e8a:	441a      	add	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	3304      	adds	r3, #4
 8005e90:	4619      	mov	r1, r3
 8005e92:	4610      	mov	r0, r2
 8005e94:	f7ff f843 	bl	8004f1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e98:	f001 fa48 	bl	800732c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed4 <prvAddNewTaskToReadyList+0xcc>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00e      	beq.n	8005ec2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d207      	bcs.n	8005ec2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <prvAddNewTaskToReadyList+0xdc>)
 8005eb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	20000f18 	.word	0x20000f18
 8005ed0:	20000a44 	.word	0x20000a44
 8005ed4:	20000f24 	.word	0x20000f24
 8005ed8:	20000f34 	.word	0x20000f34
 8005edc:	20000f20 	.word	0x20000f20
 8005ee0:	20000a48 	.word	0x20000a48
 8005ee4:	e000ed04 	.word	0xe000ed04

08005ee8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d018      	beq.n	8005f2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005efa:	4b14      	ldr	r3, [pc, #80]	@ (8005f4c <vTaskDelay+0x64>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00b      	beq.n	8005f1a <vTaskDelay+0x32>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	60bb      	str	r3, [r7, #8]
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop
 8005f18:	e7fd      	b.n	8005f16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f1a:	f000 f883 	bl	8006024 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f1e:	2100      	movs	r1, #0
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 fcf3 	bl	800690c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f26:	f000 f88b 	bl	8006040 <xTaskResumeAll>
 8005f2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d107      	bne.n	8005f42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005f32:	4b07      	ldr	r3, [pc, #28]	@ (8005f50 <vTaskDelay+0x68>)
 8005f34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f42:	bf00      	nop
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000f40 	.word	0x20000f40
 8005f50:	e000ed04 	.word	0xe000ed04

08005f54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08a      	sub	sp, #40	@ 0x28
 8005f58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f62:	463a      	mov	r2, r7
 8005f64:	1d39      	adds	r1, r7, #4
 8005f66:	f107 0308 	add.w	r3, r7, #8
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fe ff76 	bl	8004e5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f70:	6839      	ldr	r1, [r7, #0]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	9202      	str	r2, [sp, #8]
 8005f78:	9301      	str	r3, [sp, #4]
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	2300      	movs	r3, #0
 8005f80:	460a      	mov	r2, r1
 8005f82:	4922      	ldr	r1, [pc, #136]	@ (800600c <vTaskStartScheduler+0xb8>)
 8005f84:	4822      	ldr	r0, [pc, #136]	@ (8006010 <vTaskStartScheduler+0xbc>)
 8005f86:	f7ff fe09 	bl	8005b9c <xTaskCreateStatic>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	4a21      	ldr	r2, [pc, #132]	@ (8006014 <vTaskStartScheduler+0xc0>)
 8005f8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f90:	4b20      	ldr	r3, [pc, #128]	@ (8006014 <vTaskStartScheduler+0xc0>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	617b      	str	r3, [r7, #20]
 8005f9c:	e001      	b.n	8005fa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d102      	bne.n	8005fae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005fa8:	f000 fd04 	bl	80069b4 <xTimerCreateTimerTask>
 8005fac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d116      	bne.n	8005fe2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb8:	f383 8811 	msr	BASEPRI, r3
 8005fbc:	f3bf 8f6f 	isb	sy
 8005fc0:	f3bf 8f4f 	dsb	sy
 8005fc4:	613b      	str	r3, [r7, #16]
}
 8005fc6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fc8:	4b13      	ldr	r3, [pc, #76]	@ (8006018 <vTaskStartScheduler+0xc4>)
 8005fca:	f04f 32ff 	mov.w	r2, #4294967295
 8005fce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fd0:	4b12      	ldr	r3, [pc, #72]	@ (800601c <vTaskStartScheduler+0xc8>)
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005fd6:	4b12      	ldr	r3, [pc, #72]	@ (8006020 <vTaskStartScheduler+0xcc>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005fdc:	f001 f8d0 	bl	8007180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005fe0:	e00f      	b.n	8006002 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe8:	d10b      	bne.n	8006002 <vTaskStartScheduler+0xae>
	__asm volatile
 8005fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fee:	f383 8811 	msr	BASEPRI, r3
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	60fb      	str	r3, [r7, #12]
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	e7fd      	b.n	8005ffe <vTaskStartScheduler+0xaa>
}
 8006002:	bf00      	nop
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	080082fc 	.word	0x080082fc
 8006010:	08006645 	.word	0x08006645
 8006014:	20000f3c 	.word	0x20000f3c
 8006018:	20000f38 	.word	0x20000f38
 800601c:	20000f24 	.word	0x20000f24
 8006020:	20000f1c 	.word	0x20000f1c

08006024 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006024:	b480      	push	{r7}
 8006026:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006028:	4b04      	ldr	r3, [pc, #16]	@ (800603c <vTaskSuspendAll+0x18>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3301      	adds	r3, #1
 800602e:	4a03      	ldr	r2, [pc, #12]	@ (800603c <vTaskSuspendAll+0x18>)
 8006030:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006032:	bf00      	nop
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	20000f40 	.word	0x20000f40

08006040 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006046:	2300      	movs	r3, #0
 8006048:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800604a:	2300      	movs	r3, #0
 800604c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800604e:	4b42      	ldr	r3, [pc, #264]	@ (8006158 <xTaskResumeAll+0x118>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10b      	bne.n	800606e <xTaskResumeAll+0x2e>
	__asm volatile
 8006056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605a:	f383 8811 	msr	BASEPRI, r3
 800605e:	f3bf 8f6f 	isb	sy
 8006062:	f3bf 8f4f 	dsb	sy
 8006066:	603b      	str	r3, [r7, #0]
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop
 800606c:	e7fd      	b.n	800606a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800606e:	f001 f92b 	bl	80072c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006072:	4b39      	ldr	r3, [pc, #228]	@ (8006158 <xTaskResumeAll+0x118>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	3b01      	subs	r3, #1
 8006078:	4a37      	ldr	r2, [pc, #220]	@ (8006158 <xTaskResumeAll+0x118>)
 800607a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800607c:	4b36      	ldr	r3, [pc, #216]	@ (8006158 <xTaskResumeAll+0x118>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d162      	bne.n	800614a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006084:	4b35      	ldr	r3, [pc, #212]	@ (800615c <xTaskResumeAll+0x11c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d05e      	beq.n	800614a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800608c:	e02f      	b.n	80060ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800608e:	4b34      	ldr	r3, [pc, #208]	@ (8006160 <xTaskResumeAll+0x120>)
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3318      	adds	r3, #24
 800609a:	4618      	mov	r0, r3
 800609c:	f7fe ff9c 	bl	8004fd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	3304      	adds	r3, #4
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7fe ff97 	bl	8004fd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ae:	4b2d      	ldr	r3, [pc, #180]	@ (8006164 <xTaskResumeAll+0x124>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d903      	bls.n	80060be <xTaskResumeAll+0x7e>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006164 <xTaskResumeAll+0x124>)
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c2:	4613      	mov	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	4413      	add	r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4a27      	ldr	r2, [pc, #156]	@ (8006168 <xTaskResumeAll+0x128>)
 80060cc:	441a      	add	r2, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	3304      	adds	r3, #4
 80060d2:	4619      	mov	r1, r3
 80060d4:	4610      	mov	r0, r2
 80060d6:	f7fe ff22 	bl	8004f1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060de:	4b23      	ldr	r3, [pc, #140]	@ (800616c <xTaskResumeAll+0x12c>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d302      	bcc.n	80060ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80060e8:	4b21      	ldr	r3, [pc, #132]	@ (8006170 <xTaskResumeAll+0x130>)
 80060ea:	2201      	movs	r2, #1
 80060ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060ee:	4b1c      	ldr	r3, [pc, #112]	@ (8006160 <xTaskResumeAll+0x120>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1cb      	bne.n	800608e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80060fc:	f000 fb58 	bl	80067b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006100:	4b1c      	ldr	r3, [pc, #112]	@ (8006174 <xTaskResumeAll+0x134>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d010      	beq.n	800612e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800610c:	f000 f846 	bl	800619c <xTaskIncrementTick>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d002      	beq.n	800611c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006116:	4b16      	ldr	r3, [pc, #88]	@ (8006170 <xTaskResumeAll+0x130>)
 8006118:	2201      	movs	r2, #1
 800611a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	3b01      	subs	r3, #1
 8006120:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1f1      	bne.n	800610c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006128:	4b12      	ldr	r3, [pc, #72]	@ (8006174 <xTaskResumeAll+0x134>)
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800612e:	4b10      	ldr	r3, [pc, #64]	@ (8006170 <xTaskResumeAll+0x130>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d009      	beq.n	800614a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006136:	2301      	movs	r3, #1
 8006138:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800613a:	4b0f      	ldr	r3, [pc, #60]	@ (8006178 <xTaskResumeAll+0x138>)
 800613c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006140:	601a      	str	r2, [r3, #0]
 8006142:	f3bf 8f4f 	dsb	sy
 8006146:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800614a:	f001 f8ef 	bl	800732c <vPortExitCritical>

	return xAlreadyYielded;
 800614e:	68bb      	ldr	r3, [r7, #8]
}
 8006150:	4618      	mov	r0, r3
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	20000f40 	.word	0x20000f40
 800615c:	20000f18 	.word	0x20000f18
 8006160:	20000ed8 	.word	0x20000ed8
 8006164:	20000f20 	.word	0x20000f20
 8006168:	20000a48 	.word	0x20000a48
 800616c:	20000a44 	.word	0x20000a44
 8006170:	20000f2c 	.word	0x20000f2c
 8006174:	20000f28 	.word	0x20000f28
 8006178:	e000ed04 	.word	0xe000ed04

0800617c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006182:	4b05      	ldr	r3, [pc, #20]	@ (8006198 <xTaskGetTickCount+0x1c>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006188:	687b      	ldr	r3, [r7, #4]
}
 800618a:	4618      	mov	r0, r3
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	20000f1c 	.word	0x20000f1c

0800619c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b086      	sub	sp, #24
 80061a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061a6:	4b4f      	ldr	r3, [pc, #316]	@ (80062e4 <xTaskIncrementTick+0x148>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f040 8090 	bne.w	80062d0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80061b0:	4b4d      	ldr	r3, [pc, #308]	@ (80062e8 <xTaskIncrementTick+0x14c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	3301      	adds	r3, #1
 80061b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80061b8:	4a4b      	ldr	r2, [pc, #300]	@ (80062e8 <xTaskIncrementTick+0x14c>)
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d121      	bne.n	8006208 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80061c4:	4b49      	ldr	r3, [pc, #292]	@ (80062ec <xTaskIncrementTick+0x150>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00b      	beq.n	80061e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80061ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d2:	f383 8811 	msr	BASEPRI, r3
 80061d6:	f3bf 8f6f 	isb	sy
 80061da:	f3bf 8f4f 	dsb	sy
 80061de:	603b      	str	r3, [r7, #0]
}
 80061e0:	bf00      	nop
 80061e2:	bf00      	nop
 80061e4:	e7fd      	b.n	80061e2 <xTaskIncrementTick+0x46>
 80061e6:	4b41      	ldr	r3, [pc, #260]	@ (80062ec <xTaskIncrementTick+0x150>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	4b40      	ldr	r3, [pc, #256]	@ (80062f0 <xTaskIncrementTick+0x154>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a3e      	ldr	r2, [pc, #248]	@ (80062ec <xTaskIncrementTick+0x150>)
 80061f2:	6013      	str	r3, [r2, #0]
 80061f4:	4a3e      	ldr	r2, [pc, #248]	@ (80062f0 <xTaskIncrementTick+0x154>)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6013      	str	r3, [r2, #0]
 80061fa:	4b3e      	ldr	r3, [pc, #248]	@ (80062f4 <xTaskIncrementTick+0x158>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	3301      	adds	r3, #1
 8006200:	4a3c      	ldr	r2, [pc, #240]	@ (80062f4 <xTaskIncrementTick+0x158>)
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	f000 fad4 	bl	80067b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006208:	4b3b      	ldr	r3, [pc, #236]	@ (80062f8 <xTaskIncrementTick+0x15c>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	429a      	cmp	r2, r3
 8006210:	d349      	bcc.n	80062a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006212:	4b36      	ldr	r3, [pc, #216]	@ (80062ec <xTaskIncrementTick+0x150>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d104      	bne.n	8006226 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800621c:	4b36      	ldr	r3, [pc, #216]	@ (80062f8 <xTaskIncrementTick+0x15c>)
 800621e:	f04f 32ff 	mov.w	r2, #4294967295
 8006222:	601a      	str	r2, [r3, #0]
					break;
 8006224:	e03f      	b.n	80062a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006226:	4b31      	ldr	r3, [pc, #196]	@ (80062ec <xTaskIncrementTick+0x150>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	429a      	cmp	r2, r3
 800623c:	d203      	bcs.n	8006246 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800623e:	4a2e      	ldr	r2, [pc, #184]	@ (80062f8 <xTaskIncrementTick+0x15c>)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006244:	e02f      	b.n	80062a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	3304      	adds	r3, #4
 800624a:	4618      	mov	r0, r3
 800624c:	f7fe fec4 	bl	8004fd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006254:	2b00      	cmp	r3, #0
 8006256:	d004      	beq.n	8006262 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	3318      	adds	r3, #24
 800625c:	4618      	mov	r0, r3
 800625e:	f7fe febb 	bl	8004fd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006266:	4b25      	ldr	r3, [pc, #148]	@ (80062fc <xTaskIncrementTick+0x160>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	429a      	cmp	r2, r3
 800626c:	d903      	bls.n	8006276 <xTaskIncrementTick+0xda>
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006272:	4a22      	ldr	r2, [pc, #136]	@ (80062fc <xTaskIncrementTick+0x160>)
 8006274:	6013      	str	r3, [r2, #0]
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800627a:	4613      	mov	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	4413      	add	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	4a1f      	ldr	r2, [pc, #124]	@ (8006300 <xTaskIncrementTick+0x164>)
 8006284:	441a      	add	r2, r3
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	3304      	adds	r3, #4
 800628a:	4619      	mov	r1, r3
 800628c:	4610      	mov	r0, r2
 800628e:	f7fe fe46 	bl	8004f1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006296:	4b1b      	ldr	r3, [pc, #108]	@ (8006304 <xTaskIncrementTick+0x168>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800629c:	429a      	cmp	r2, r3
 800629e:	d3b8      	bcc.n	8006212 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80062a0:	2301      	movs	r3, #1
 80062a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062a4:	e7b5      	b.n	8006212 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80062a6:	4b17      	ldr	r3, [pc, #92]	@ (8006304 <xTaskIncrementTick+0x168>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062ac:	4914      	ldr	r1, [pc, #80]	@ (8006300 <xTaskIncrementTick+0x164>)
 80062ae:	4613      	mov	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4413      	add	r3, r2
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	440b      	add	r3, r1
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d901      	bls.n	80062c2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80062be:	2301      	movs	r3, #1
 80062c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80062c2:	4b11      	ldr	r3, [pc, #68]	@ (8006308 <xTaskIncrementTick+0x16c>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d007      	beq.n	80062da <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80062ca:	2301      	movs	r3, #1
 80062cc:	617b      	str	r3, [r7, #20]
 80062ce:	e004      	b.n	80062da <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80062d0:	4b0e      	ldr	r3, [pc, #56]	@ (800630c <xTaskIncrementTick+0x170>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	3301      	adds	r3, #1
 80062d6:	4a0d      	ldr	r2, [pc, #52]	@ (800630c <xTaskIncrementTick+0x170>)
 80062d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80062da:	697b      	ldr	r3, [r7, #20]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3718      	adds	r7, #24
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	20000f40 	.word	0x20000f40
 80062e8:	20000f1c 	.word	0x20000f1c
 80062ec:	20000ed0 	.word	0x20000ed0
 80062f0:	20000ed4 	.word	0x20000ed4
 80062f4:	20000f30 	.word	0x20000f30
 80062f8:	20000f38 	.word	0x20000f38
 80062fc:	20000f20 	.word	0x20000f20
 8006300:	20000a48 	.word	0x20000a48
 8006304:	20000a44 	.word	0x20000a44
 8006308:	20000f2c 	.word	0x20000f2c
 800630c:	20000f28 	.word	0x20000f28

08006310 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006316:	4b28      	ldr	r3, [pc, #160]	@ (80063b8 <vTaskSwitchContext+0xa8>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800631e:	4b27      	ldr	r3, [pc, #156]	@ (80063bc <vTaskSwitchContext+0xac>)
 8006320:	2201      	movs	r2, #1
 8006322:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006324:	e042      	b.n	80063ac <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006326:	4b25      	ldr	r3, [pc, #148]	@ (80063bc <vTaskSwitchContext+0xac>)
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800632c:	4b24      	ldr	r3, [pc, #144]	@ (80063c0 <vTaskSwitchContext+0xb0>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	e011      	b.n	8006358 <vTaskSwitchContext+0x48>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10b      	bne.n	8006352 <vTaskSwitchContext+0x42>
	__asm volatile
 800633a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	607b      	str	r3, [r7, #4]
}
 800634c:	bf00      	nop
 800634e:	bf00      	nop
 8006350:	e7fd      	b.n	800634e <vTaskSwitchContext+0x3e>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	3b01      	subs	r3, #1
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	491a      	ldr	r1, [pc, #104]	@ (80063c4 <vTaskSwitchContext+0xb4>)
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	4613      	mov	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	440b      	add	r3, r1
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d0e3      	beq.n	8006334 <vTaskSwitchContext+0x24>
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4a13      	ldr	r2, [pc, #76]	@ (80063c4 <vTaskSwitchContext+0xb4>)
 8006378:	4413      	add	r3, r2
 800637a:	60bb      	str	r3, [r7, #8]
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	605a      	str	r2, [r3, #4]
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	3308      	adds	r3, #8
 800638e:	429a      	cmp	r2, r3
 8006390:	d104      	bne.n	800639c <vTaskSwitchContext+0x8c>
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	605a      	str	r2, [r3, #4]
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	4a09      	ldr	r2, [pc, #36]	@ (80063c8 <vTaskSwitchContext+0xb8>)
 80063a4:	6013      	str	r3, [r2, #0]
 80063a6:	4a06      	ldr	r2, [pc, #24]	@ (80063c0 <vTaskSwitchContext+0xb0>)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6013      	str	r3, [r2, #0]
}
 80063ac:	bf00      	nop
 80063ae:	3714      	adds	r7, #20
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	20000f40 	.word	0x20000f40
 80063bc:	20000f2c 	.word	0x20000f2c
 80063c0:	20000f20 	.word	0x20000f20
 80063c4:	20000a48 	.word	0x20000a48
 80063c8:	20000a44 	.word	0x20000a44

080063cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10b      	bne.n	80063f4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80063dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e0:	f383 8811 	msr	BASEPRI, r3
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	60fb      	str	r3, [r7, #12]
}
 80063ee:	bf00      	nop
 80063f0:	bf00      	nop
 80063f2:	e7fd      	b.n	80063f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063f4:	4b07      	ldr	r3, [pc, #28]	@ (8006414 <vTaskPlaceOnEventList+0x48>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3318      	adds	r3, #24
 80063fa:	4619      	mov	r1, r3
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7fe fdb2 	bl	8004f66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006402:	2101      	movs	r1, #1
 8006404:	6838      	ldr	r0, [r7, #0]
 8006406:	f000 fa81 	bl	800690c <prvAddCurrentTaskToDelayedList>
}
 800640a:	bf00      	nop
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	20000a44 	.word	0x20000a44

08006418 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d10b      	bne.n	8006442 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800642a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	617b      	str	r3, [r7, #20]
}
 800643c:	bf00      	nop
 800643e:	bf00      	nop
 8006440:	e7fd      	b.n	800643e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006442:	4b0a      	ldr	r3, [pc, #40]	@ (800646c <vTaskPlaceOnEventListRestricted+0x54>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3318      	adds	r3, #24
 8006448:	4619      	mov	r1, r3
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f7fe fd67 	bl	8004f1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006456:	f04f 33ff 	mov.w	r3, #4294967295
 800645a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800645c:	6879      	ldr	r1, [r7, #4]
 800645e:	68b8      	ldr	r0, [r7, #8]
 8006460:	f000 fa54 	bl	800690c <prvAddCurrentTaskToDelayedList>
	}
 8006464:	bf00      	nop
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	20000a44 	.word	0x20000a44

08006470 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b086      	sub	sp, #24
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10b      	bne.n	800649e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	60fb      	str	r3, [r7, #12]
}
 8006498:	bf00      	nop
 800649a:	bf00      	nop
 800649c:	e7fd      	b.n	800649a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	3318      	adds	r3, #24
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7fe fd98 	bl	8004fd8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006520 <xTaskRemoveFromEventList+0xb0>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d11d      	bne.n	80064ec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	3304      	adds	r3, #4
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7fe fd8f 	bl	8004fd8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064be:	4b19      	ldr	r3, [pc, #100]	@ (8006524 <xTaskRemoveFromEventList+0xb4>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d903      	bls.n	80064ce <xTaskRemoveFromEventList+0x5e>
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ca:	4a16      	ldr	r2, [pc, #88]	@ (8006524 <xTaskRemoveFromEventList+0xb4>)
 80064cc:	6013      	str	r3, [r2, #0]
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d2:	4613      	mov	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4a13      	ldr	r2, [pc, #76]	@ (8006528 <xTaskRemoveFromEventList+0xb8>)
 80064dc:	441a      	add	r2, r3
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	3304      	adds	r3, #4
 80064e2:	4619      	mov	r1, r3
 80064e4:	4610      	mov	r0, r2
 80064e6:	f7fe fd1a 	bl	8004f1e <vListInsertEnd>
 80064ea:	e005      	b.n	80064f8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	3318      	adds	r3, #24
 80064f0:	4619      	mov	r1, r3
 80064f2:	480e      	ldr	r0, [pc, #56]	@ (800652c <xTaskRemoveFromEventList+0xbc>)
 80064f4:	f7fe fd13 	bl	8004f1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006530 <xTaskRemoveFromEventList+0xc0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	429a      	cmp	r2, r3
 8006504:	d905      	bls.n	8006512 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006506:	2301      	movs	r3, #1
 8006508:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800650a:	4b0a      	ldr	r3, [pc, #40]	@ (8006534 <xTaskRemoveFromEventList+0xc4>)
 800650c:	2201      	movs	r2, #1
 800650e:	601a      	str	r2, [r3, #0]
 8006510:	e001      	b.n	8006516 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006512:	2300      	movs	r3, #0
 8006514:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006516:	697b      	ldr	r3, [r7, #20]
}
 8006518:	4618      	mov	r0, r3
 800651a:	3718      	adds	r7, #24
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	20000f40 	.word	0x20000f40
 8006524:	20000f20 	.word	0x20000f20
 8006528:	20000a48 	.word	0x20000a48
 800652c:	20000ed8 	.word	0x20000ed8
 8006530:	20000a44 	.word	0x20000a44
 8006534:	20000f2c 	.word	0x20000f2c

08006538 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006540:	4b06      	ldr	r3, [pc, #24]	@ (800655c <vTaskInternalSetTimeOutState+0x24>)
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006548:	4b05      	ldr	r3, [pc, #20]	@ (8006560 <vTaskInternalSetTimeOutState+0x28>)
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	605a      	str	r2, [r3, #4]
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr
 800655c:	20000f30 	.word	0x20000f30
 8006560:	20000f1c 	.word	0x20000f1c

08006564 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b088      	sub	sp, #32
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d10b      	bne.n	800658c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	613b      	str	r3, [r7, #16]
}
 8006586:	bf00      	nop
 8006588:	bf00      	nop
 800658a:	e7fd      	b.n	8006588 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10b      	bne.n	80065aa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	60fb      	str	r3, [r7, #12]
}
 80065a4:	bf00      	nop
 80065a6:	bf00      	nop
 80065a8:	e7fd      	b.n	80065a6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80065aa:	f000 fe8d 	bl	80072c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80065ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006624 <xTaskCheckForTimeOut+0xc0>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c6:	d102      	bne.n	80065ce <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80065c8:	2300      	movs	r3, #0
 80065ca:	61fb      	str	r3, [r7, #28]
 80065cc:	e023      	b.n	8006616 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	4b15      	ldr	r3, [pc, #84]	@ (8006628 <xTaskCheckForTimeOut+0xc4>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d007      	beq.n	80065ea <xTaskCheckForTimeOut+0x86>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d302      	bcc.n	80065ea <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80065e4:	2301      	movs	r3, #1
 80065e6:	61fb      	str	r3, [r7, #28]
 80065e8:	e015      	b.n	8006616 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d20b      	bcs.n	800660c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	1ad2      	subs	r2, r2, r3
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f7ff ff99 	bl	8006538 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006606:	2300      	movs	r3, #0
 8006608:	61fb      	str	r3, [r7, #28]
 800660a:	e004      	b.n	8006616 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	2200      	movs	r2, #0
 8006610:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006612:	2301      	movs	r3, #1
 8006614:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006616:	f000 fe89 	bl	800732c <vPortExitCritical>

	return xReturn;
 800661a:	69fb      	ldr	r3, [r7, #28]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3720      	adds	r7, #32
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	20000f1c 	.word	0x20000f1c
 8006628:	20000f30 	.word	0x20000f30

0800662c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800662c:	b480      	push	{r7}
 800662e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006630:	4b03      	ldr	r3, [pc, #12]	@ (8006640 <vTaskMissedYield+0x14>)
 8006632:	2201      	movs	r2, #1
 8006634:	601a      	str	r2, [r3, #0]
}
 8006636:	bf00      	nop
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr
 8006640:	20000f2c 	.word	0x20000f2c

08006644 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800664c:	f000 f852 	bl	80066f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006650:	4b06      	ldr	r3, [pc, #24]	@ (800666c <prvIdleTask+0x28>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d9f9      	bls.n	800664c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006658:	4b05      	ldr	r3, [pc, #20]	@ (8006670 <prvIdleTask+0x2c>)
 800665a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800665e:	601a      	str	r2, [r3, #0]
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006668:	e7f0      	b.n	800664c <prvIdleTask+0x8>
 800666a:	bf00      	nop
 800666c:	20000a48 	.word	0x20000a48
 8006670:	e000ed04 	.word	0xe000ed04

08006674 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800667a:	2300      	movs	r3, #0
 800667c:	607b      	str	r3, [r7, #4]
 800667e:	e00c      	b.n	800669a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	4613      	mov	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4413      	add	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4a12      	ldr	r2, [pc, #72]	@ (80066d4 <prvInitialiseTaskLists+0x60>)
 800668c:	4413      	add	r3, r2
 800668e:	4618      	mov	r0, r3
 8006690:	f7fe fc18 	bl	8004ec4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	3301      	adds	r3, #1
 8006698:	607b      	str	r3, [r7, #4]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b37      	cmp	r3, #55	@ 0x37
 800669e:	d9ef      	bls.n	8006680 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80066a0:	480d      	ldr	r0, [pc, #52]	@ (80066d8 <prvInitialiseTaskLists+0x64>)
 80066a2:	f7fe fc0f 	bl	8004ec4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80066a6:	480d      	ldr	r0, [pc, #52]	@ (80066dc <prvInitialiseTaskLists+0x68>)
 80066a8:	f7fe fc0c 	bl	8004ec4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80066ac:	480c      	ldr	r0, [pc, #48]	@ (80066e0 <prvInitialiseTaskLists+0x6c>)
 80066ae:	f7fe fc09 	bl	8004ec4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80066b2:	480c      	ldr	r0, [pc, #48]	@ (80066e4 <prvInitialiseTaskLists+0x70>)
 80066b4:	f7fe fc06 	bl	8004ec4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80066b8:	480b      	ldr	r0, [pc, #44]	@ (80066e8 <prvInitialiseTaskLists+0x74>)
 80066ba:	f7fe fc03 	bl	8004ec4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80066be:	4b0b      	ldr	r3, [pc, #44]	@ (80066ec <prvInitialiseTaskLists+0x78>)
 80066c0:	4a05      	ldr	r2, [pc, #20]	@ (80066d8 <prvInitialiseTaskLists+0x64>)
 80066c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80066c4:	4b0a      	ldr	r3, [pc, #40]	@ (80066f0 <prvInitialiseTaskLists+0x7c>)
 80066c6:	4a05      	ldr	r2, [pc, #20]	@ (80066dc <prvInitialiseTaskLists+0x68>)
 80066c8:	601a      	str	r2, [r3, #0]
}
 80066ca:	bf00      	nop
 80066cc:	3708      	adds	r7, #8
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	20000a48 	.word	0x20000a48
 80066d8:	20000ea8 	.word	0x20000ea8
 80066dc:	20000ebc 	.word	0x20000ebc
 80066e0:	20000ed8 	.word	0x20000ed8
 80066e4:	20000eec 	.word	0x20000eec
 80066e8:	20000f04 	.word	0x20000f04
 80066ec:	20000ed0 	.word	0x20000ed0
 80066f0:	20000ed4 	.word	0x20000ed4

080066f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066fa:	e019      	b.n	8006730 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80066fc:	f000 fde4 	bl	80072c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006700:	4b10      	ldr	r3, [pc, #64]	@ (8006744 <prvCheckTasksWaitingTermination+0x50>)
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	4618      	mov	r0, r3
 800670e:	f7fe fc63 	bl	8004fd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006712:	4b0d      	ldr	r3, [pc, #52]	@ (8006748 <prvCheckTasksWaitingTermination+0x54>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	3b01      	subs	r3, #1
 8006718:	4a0b      	ldr	r2, [pc, #44]	@ (8006748 <prvCheckTasksWaitingTermination+0x54>)
 800671a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800671c:	4b0b      	ldr	r3, [pc, #44]	@ (800674c <prvCheckTasksWaitingTermination+0x58>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	3b01      	subs	r3, #1
 8006722:	4a0a      	ldr	r2, [pc, #40]	@ (800674c <prvCheckTasksWaitingTermination+0x58>)
 8006724:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006726:	f000 fe01 	bl	800732c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f810 	bl	8006750 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006730:	4b06      	ldr	r3, [pc, #24]	@ (800674c <prvCheckTasksWaitingTermination+0x58>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1e1      	bne.n	80066fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006738:	bf00      	nop
 800673a:	bf00      	nop
 800673c:	3708      	adds	r7, #8
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	20000eec 	.word	0x20000eec
 8006748:	20000f18 	.word	0x20000f18
 800674c:	20000f00 	.word	0x20000f00

08006750 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800675e:	2b00      	cmp	r3, #0
 8006760:	d108      	bne.n	8006774 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006766:	4618      	mov	r0, r3
 8006768:	f000 ff9e 	bl	80076a8 <vPortFree>
				vPortFree( pxTCB );
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 ff9b 	bl	80076a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006772:	e019      	b.n	80067a8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800677a:	2b01      	cmp	r3, #1
 800677c:	d103      	bne.n	8006786 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 ff92 	bl	80076a8 <vPortFree>
	}
 8006784:	e010      	b.n	80067a8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800678c:	2b02      	cmp	r3, #2
 800678e:	d00b      	beq.n	80067a8 <prvDeleteTCB+0x58>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	60fb      	str	r3, [r7, #12]
}
 80067a2:	bf00      	nop
 80067a4:	bf00      	nop
 80067a6:	e7fd      	b.n	80067a4 <prvDeleteTCB+0x54>
	}
 80067a8:	bf00      	nop
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067b6:	4b0c      	ldr	r3, [pc, #48]	@ (80067e8 <prvResetNextTaskUnblockTime+0x38>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d104      	bne.n	80067ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80067c0:	4b0a      	ldr	r3, [pc, #40]	@ (80067ec <prvResetNextTaskUnblockTime+0x3c>)
 80067c2:	f04f 32ff 	mov.w	r2, #4294967295
 80067c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067c8:	e008      	b.n	80067dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067ca:	4b07      	ldr	r3, [pc, #28]	@ (80067e8 <prvResetNextTaskUnblockTime+0x38>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	4a04      	ldr	r2, [pc, #16]	@ (80067ec <prvResetNextTaskUnblockTime+0x3c>)
 80067da:	6013      	str	r3, [r2, #0]
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr
 80067e8:	20000ed0 	.word	0x20000ed0
 80067ec:	20000f38 	.word	0x20000f38

080067f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006824 <xTaskGetSchedulerState+0x34>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d102      	bne.n	8006804 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067fe:	2301      	movs	r3, #1
 8006800:	607b      	str	r3, [r7, #4]
 8006802:	e008      	b.n	8006816 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006804:	4b08      	ldr	r3, [pc, #32]	@ (8006828 <xTaskGetSchedulerState+0x38>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d102      	bne.n	8006812 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800680c:	2302      	movs	r3, #2
 800680e:	607b      	str	r3, [r7, #4]
 8006810:	e001      	b.n	8006816 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006812:	2300      	movs	r3, #0
 8006814:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006816:	687b      	ldr	r3, [r7, #4]
	}
 8006818:	4618      	mov	r0, r3
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr
 8006824:	20000f24 	.word	0x20000f24
 8006828:	20000f40 	.word	0x20000f40

0800682c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006838:	2300      	movs	r3, #0
 800683a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d058      	beq.n	80068f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006842:	4b2f      	ldr	r3, [pc, #188]	@ (8006900 <xTaskPriorityDisinherit+0xd4>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	429a      	cmp	r2, r3
 800684a:	d00b      	beq.n	8006864 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800684c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006850:	f383 8811 	msr	BASEPRI, r3
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	60fb      	str	r3, [r7, #12]
}
 800685e:	bf00      	nop
 8006860:	bf00      	nop
 8006862:	e7fd      	b.n	8006860 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10b      	bne.n	8006884 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800686c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006870:	f383 8811 	msr	BASEPRI, r3
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	60bb      	str	r3, [r7, #8]
}
 800687e:	bf00      	nop
 8006880:	bf00      	nop
 8006882:	e7fd      	b.n	8006880 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006888:	1e5a      	subs	r2, r3, #1
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006896:	429a      	cmp	r2, r3
 8006898:	d02c      	beq.n	80068f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d128      	bne.n	80068f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	3304      	adds	r3, #4
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7fe fb96 	bl	8004fd8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006904 <xTaskPriorityDisinherit+0xd8>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d903      	bls.n	80068d4 <xTaskPriorityDisinherit+0xa8>
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d0:	4a0c      	ldr	r2, [pc, #48]	@ (8006904 <xTaskPriorityDisinherit+0xd8>)
 80068d2:	6013      	str	r3, [r2, #0]
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d8:	4613      	mov	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4a09      	ldr	r2, [pc, #36]	@ (8006908 <xTaskPriorityDisinherit+0xdc>)
 80068e2:	441a      	add	r2, r3
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	3304      	adds	r3, #4
 80068e8:	4619      	mov	r1, r3
 80068ea:	4610      	mov	r0, r2
 80068ec:	f7fe fb17 	bl	8004f1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80068f0:	2301      	movs	r3, #1
 80068f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068f4:	697b      	ldr	r3, [r7, #20]
	}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3718      	adds	r7, #24
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	20000a44 	.word	0x20000a44
 8006904:	20000f20 	.word	0x20000f20
 8006908:	20000a48 	.word	0x20000a48

0800690c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006916:	4b21      	ldr	r3, [pc, #132]	@ (800699c <prvAddCurrentTaskToDelayedList+0x90>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800691c:	4b20      	ldr	r3, [pc, #128]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3304      	adds	r3, #4
 8006922:	4618      	mov	r0, r3
 8006924:	f7fe fb58 	bl	8004fd8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692e:	d10a      	bne.n	8006946 <prvAddCurrentTaskToDelayedList+0x3a>
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d007      	beq.n	8006946 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006936:	4b1a      	ldr	r3, [pc, #104]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3304      	adds	r3, #4
 800693c:	4619      	mov	r1, r3
 800693e:	4819      	ldr	r0, [pc, #100]	@ (80069a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006940:	f7fe faed 	bl	8004f1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006944:	e026      	b.n	8006994 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4413      	add	r3, r2
 800694c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800694e:	4b14      	ldr	r3, [pc, #80]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68ba      	ldr	r2, [r7, #8]
 8006954:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006956:	68ba      	ldr	r2, [r7, #8]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	429a      	cmp	r2, r3
 800695c:	d209      	bcs.n	8006972 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800695e:	4b12      	ldr	r3, [pc, #72]	@ (80069a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	4b0f      	ldr	r3, [pc, #60]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3304      	adds	r3, #4
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f7fe fafb 	bl	8004f66 <vListInsert>
}
 8006970:	e010      	b.n	8006994 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006972:	4b0e      	ldr	r3, [pc, #56]	@ (80069ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	4b0a      	ldr	r3, [pc, #40]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	3304      	adds	r3, #4
 800697c:	4619      	mov	r1, r3
 800697e:	4610      	mov	r0, r2
 8006980:	f7fe faf1 	bl	8004f66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006984:	4b0a      	ldr	r3, [pc, #40]	@ (80069b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	429a      	cmp	r2, r3
 800698c:	d202      	bcs.n	8006994 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800698e:	4a08      	ldr	r2, [pc, #32]	@ (80069b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	6013      	str	r3, [r2, #0]
}
 8006994:	bf00      	nop
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	20000f1c 	.word	0x20000f1c
 80069a0:	20000a44 	.word	0x20000a44
 80069a4:	20000f04 	.word	0x20000f04
 80069a8:	20000ed4 	.word	0x20000ed4
 80069ac:	20000ed0 	.word	0x20000ed0
 80069b0:	20000f38 	.word	0x20000f38

080069b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b08a      	sub	sp, #40	@ 0x28
 80069b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80069ba:	2300      	movs	r3, #0
 80069bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80069be:	f000 fb13 	bl	8006fe8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80069c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006a38 <xTimerCreateTimerTask+0x84>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d021      	beq.n	8006a0e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80069ca:	2300      	movs	r3, #0
 80069cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80069ce:	2300      	movs	r3, #0
 80069d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80069d2:	1d3a      	adds	r2, r7, #4
 80069d4:	f107 0108 	add.w	r1, r7, #8
 80069d8:	f107 030c 	add.w	r3, r7, #12
 80069dc:	4618      	mov	r0, r3
 80069de:	f7fe fa57 	bl	8004e90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80069e2:	6879      	ldr	r1, [r7, #4]
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	9202      	str	r2, [sp, #8]
 80069ea:	9301      	str	r3, [sp, #4]
 80069ec:	2302      	movs	r3, #2
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	2300      	movs	r3, #0
 80069f2:	460a      	mov	r2, r1
 80069f4:	4911      	ldr	r1, [pc, #68]	@ (8006a3c <xTimerCreateTimerTask+0x88>)
 80069f6:	4812      	ldr	r0, [pc, #72]	@ (8006a40 <xTimerCreateTimerTask+0x8c>)
 80069f8:	f7ff f8d0 	bl	8005b9c <xTaskCreateStatic>
 80069fc:	4603      	mov	r3, r0
 80069fe:	4a11      	ldr	r2, [pc, #68]	@ (8006a44 <xTimerCreateTimerTask+0x90>)
 8006a00:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006a02:	4b10      	ldr	r3, [pc, #64]	@ (8006a44 <xTimerCreateTimerTask+0x90>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10b      	bne.n	8006a2c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	613b      	str	r3, [r7, #16]
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a2c:	697b      	ldr	r3, [r7, #20]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3718      	adds	r7, #24
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	20000f74 	.word	0x20000f74
 8006a3c:	08008304 	.word	0x08008304
 8006a40:	08006b81 	.word	0x08006b81
 8006a44:	20000f78 	.word	0x20000f78

08006a48 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b08a      	sub	sp, #40	@ 0x28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	607a      	str	r2, [r7, #4]
 8006a54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a56:	2300      	movs	r3, #0
 8006a58:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10b      	bne.n	8006a78 <xTimerGenericCommand+0x30>
	__asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	623b      	str	r3, [r7, #32]
}
 8006a72:	bf00      	nop
 8006a74:	bf00      	nop
 8006a76:	e7fd      	b.n	8006a74 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a78:	4b19      	ldr	r3, [pc, #100]	@ (8006ae0 <xTimerGenericCommand+0x98>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d02a      	beq.n	8006ad6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	2b05      	cmp	r3, #5
 8006a90:	dc18      	bgt.n	8006ac4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a92:	f7ff fead 	bl	80067f0 <xTaskGetSchedulerState>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d109      	bne.n	8006ab0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a9c:	4b10      	ldr	r3, [pc, #64]	@ (8006ae0 <xTimerGenericCommand+0x98>)
 8006a9e:	6818      	ldr	r0, [r3, #0]
 8006aa0:	f107 0110 	add.w	r1, r7, #16
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aa8:	f7fe fc06 	bl	80052b8 <xQueueGenericSend>
 8006aac:	6278      	str	r0, [r7, #36]	@ 0x24
 8006aae:	e012      	b.n	8006ad6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae0 <xTimerGenericCommand+0x98>)
 8006ab2:	6818      	ldr	r0, [r3, #0]
 8006ab4:	f107 0110 	add.w	r1, r7, #16
 8006ab8:	2300      	movs	r3, #0
 8006aba:	2200      	movs	r2, #0
 8006abc:	f7fe fbfc 	bl	80052b8 <xQueueGenericSend>
 8006ac0:	6278      	str	r0, [r7, #36]	@ 0x24
 8006ac2:	e008      	b.n	8006ad6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006ac4:	4b06      	ldr	r3, [pc, #24]	@ (8006ae0 <xTimerGenericCommand+0x98>)
 8006ac6:	6818      	ldr	r0, [r3, #0]
 8006ac8:	f107 0110 	add.w	r1, r7, #16
 8006acc:	2300      	movs	r3, #0
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	f7fe fcf4 	bl	80054bc <xQueueGenericSendFromISR>
 8006ad4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3728      	adds	r7, #40	@ 0x28
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	20000f74 	.word	0x20000f74

08006ae4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b088      	sub	sp, #32
 8006ae8:	af02      	add	r7, sp, #8
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aee:	4b23      	ldr	r3, [pc, #140]	@ (8006b7c <prvProcessExpiredTimer+0x98>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	3304      	adds	r3, #4
 8006afc:	4618      	mov	r0, r3
 8006afe:	f7fe fa6b 	bl	8004fd8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b08:	f003 0304 	and.w	r3, r3, #4
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d023      	beq.n	8006b58 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	699a      	ldr	r2, [r3, #24]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	18d1      	adds	r1, r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	6978      	ldr	r0, [r7, #20]
 8006b1e:	f000 f8d5 	bl	8006ccc <prvInsertTimerInActiveList>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d020      	beq.n	8006b6a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b28:	2300      	movs	r3, #0
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	2100      	movs	r1, #0
 8006b32:	6978      	ldr	r0, [r7, #20]
 8006b34:	f7ff ff88 	bl	8006a48 <xTimerGenericCommand>
 8006b38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d114      	bne.n	8006b6a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b44:	f383 8811 	msr	BASEPRI, r3
 8006b48:	f3bf 8f6f 	isb	sy
 8006b4c:	f3bf 8f4f 	dsb	sy
 8006b50:	60fb      	str	r3, [r7, #12]
}
 8006b52:	bf00      	nop
 8006b54:	bf00      	nop
 8006b56:	e7fd      	b.n	8006b54 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b5e:	f023 0301 	bic.w	r3, r3, #1
 8006b62:	b2da      	uxtb	r2, r3
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	6978      	ldr	r0, [r7, #20]
 8006b70:	4798      	blx	r3
}
 8006b72:	bf00      	nop
 8006b74:	3718      	adds	r7, #24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	20000f6c 	.word	0x20000f6c

08006b80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b88:	f107 0308 	add.w	r3, r7, #8
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 f859 	bl	8006c44 <prvGetNextExpireTime>
 8006b92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	4619      	mov	r1, r3
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	f000 f805 	bl	8006ba8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b9e:	f000 f8d7 	bl	8006d50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ba2:	bf00      	nop
 8006ba4:	e7f0      	b.n	8006b88 <prvTimerTask+0x8>
	...

08006ba8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006bb2:	f7ff fa37 	bl	8006024 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006bb6:	f107 0308 	add.w	r3, r7, #8
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 f866 	bl	8006c8c <prvSampleTimeNow>
 8006bc0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d130      	bne.n	8006c2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10a      	bne.n	8006be4 <prvProcessTimerOrBlockTask+0x3c>
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d806      	bhi.n	8006be4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006bd6:	f7ff fa33 	bl	8006040 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006bda:	68f9      	ldr	r1, [r7, #12]
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f7ff ff81 	bl	8006ae4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006be2:	e024      	b.n	8006c2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d008      	beq.n	8006bfc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006bea:	4b13      	ldr	r3, [pc, #76]	@ (8006c38 <prvProcessTimerOrBlockTask+0x90>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <prvProcessTimerOrBlockTask+0x50>
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e000      	b.n	8006bfa <prvProcessTimerOrBlockTask+0x52>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8006c3c <prvProcessTimerOrBlockTask+0x94>)
 8006bfe:	6818      	ldr	r0, [r3, #0]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	4619      	mov	r1, r3
 8006c0a:	f7fe ff93 	bl	8005b34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006c0e:	f7ff fa17 	bl	8006040 <xTaskResumeAll>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10a      	bne.n	8006c2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006c18:	4b09      	ldr	r3, [pc, #36]	@ (8006c40 <prvProcessTimerOrBlockTask+0x98>)
 8006c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	f3bf 8f6f 	isb	sy
}
 8006c28:	e001      	b.n	8006c2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c2a:	f7ff fa09 	bl	8006040 <xTaskResumeAll>
}
 8006c2e:	bf00      	nop
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	20000f70 	.word	0x20000f70
 8006c3c:	20000f74 	.word	0x20000f74
 8006c40:	e000ed04 	.word	0xe000ed04

08006c44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8006c88 <prvGetNextExpireTime+0x44>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d101      	bne.n	8006c5a <prvGetNextExpireTime+0x16>
 8006c56:	2201      	movs	r2, #1
 8006c58:	e000      	b.n	8006c5c <prvGetNextExpireTime+0x18>
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d105      	bne.n	8006c74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c68:	4b07      	ldr	r3, [pc, #28]	@ (8006c88 <prvGetNextExpireTime+0x44>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	60fb      	str	r3, [r7, #12]
 8006c72:	e001      	b.n	8006c78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c78:	68fb      	ldr	r3, [r7, #12]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3714      	adds	r7, #20
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	20000f6c 	.word	0x20000f6c

08006c8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c94:	f7ff fa72 	bl	800617c <xTaskGetTickCount>
 8006c98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc8 <prvSampleTimeNow+0x3c>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d205      	bcs.n	8006cb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006ca4:	f000 f93a 	bl	8006f1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	e002      	b.n	8006cb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006cb6:	4a04      	ldr	r2, [pc, #16]	@ (8006cc8 <prvSampleTimeNow+0x3c>)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20000f7c 	.word	0x20000f7c

08006ccc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
 8006cd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006cea:	68ba      	ldr	r2, [r7, #8]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d812      	bhi.n	8006d18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	1ad2      	subs	r2, r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	699b      	ldr	r3, [r3, #24]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d302      	bcc.n	8006d06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006d00:	2301      	movs	r3, #1
 8006d02:	617b      	str	r3, [r7, #20]
 8006d04:	e01b      	b.n	8006d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d06:	4b10      	ldr	r3, [pc, #64]	@ (8006d48 <prvInsertTimerInActiveList+0x7c>)
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	4619      	mov	r1, r3
 8006d10:	4610      	mov	r0, r2
 8006d12:	f7fe f928 	bl	8004f66 <vListInsert>
 8006d16:	e012      	b.n	8006d3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d206      	bcs.n	8006d2e <prvInsertTimerInActiveList+0x62>
 8006d20:	68ba      	ldr	r2, [r7, #8]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d302      	bcc.n	8006d2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	617b      	str	r3, [r7, #20]
 8006d2c:	e007      	b.n	8006d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d2e:	4b07      	ldr	r3, [pc, #28]	@ (8006d4c <prvInsertTimerInActiveList+0x80>)
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	3304      	adds	r3, #4
 8006d36:	4619      	mov	r1, r3
 8006d38:	4610      	mov	r0, r2
 8006d3a:	f7fe f914 	bl	8004f66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d3e:	697b      	ldr	r3, [r7, #20]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3718      	adds	r7, #24
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	20000f70 	.word	0x20000f70
 8006d4c:	20000f6c 	.word	0x20000f6c

08006d50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b08e      	sub	sp, #56	@ 0x38
 8006d54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d56:	e0ce      	b.n	8006ef6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	da19      	bge.n	8006d92 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d5e:	1d3b      	adds	r3, r7, #4
 8006d60:	3304      	adds	r3, #4
 8006d62:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10b      	bne.n	8006d82 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6e:	f383 8811 	msr	BASEPRI, r3
 8006d72:	f3bf 8f6f 	isb	sy
 8006d76:	f3bf 8f4f 	dsb	sy
 8006d7a:	61fb      	str	r3, [r7, #28]
}
 8006d7c:	bf00      	nop
 8006d7e:	bf00      	nop
 8006d80:	e7fd      	b.n	8006d7e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d88:	6850      	ldr	r0, [r2, #4]
 8006d8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d8c:	6892      	ldr	r2, [r2, #8]
 8006d8e:	4611      	mov	r1, r2
 8006d90:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	f2c0 80ae 	blt.w	8006ef6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d004      	beq.n	8006db0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da8:	3304      	adds	r3, #4
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7fe f914 	bl	8004fd8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006db0:	463b      	mov	r3, r7
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7ff ff6a 	bl	8006c8c <prvSampleTimeNow>
 8006db8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2b09      	cmp	r3, #9
 8006dbe:	f200 8097 	bhi.w	8006ef0 <prvProcessReceivedCommands+0x1a0>
 8006dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc8 <prvProcessReceivedCommands+0x78>)
 8006dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc8:	08006df1 	.word	0x08006df1
 8006dcc:	08006df1 	.word	0x08006df1
 8006dd0:	08006df1 	.word	0x08006df1
 8006dd4:	08006e67 	.word	0x08006e67
 8006dd8:	08006e7b 	.word	0x08006e7b
 8006ddc:	08006ec7 	.word	0x08006ec7
 8006de0:	08006df1 	.word	0x08006df1
 8006de4:	08006df1 	.word	0x08006df1
 8006de8:	08006e67 	.word	0x08006e67
 8006dec:	08006e7b 	.word	0x08006e7b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006df6:	f043 0301 	orr.w	r3, r3, #1
 8006dfa:	b2da      	uxtb	r2, r3
 8006dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	18d1      	adds	r1, r2, r3
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e10:	f7ff ff5c 	bl	8006ccc <prvInsertTimerInActiveList>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d06c      	beq.n	8006ef4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1c:	6a1b      	ldr	r3, [r3, #32]
 8006e1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e20:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e28:	f003 0304 	and.w	r3, r3, #4
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d061      	beq.n	8006ef4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e30:	68ba      	ldr	r2, [r7, #8]
 8006e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	441a      	add	r2, r3
 8006e38:	2300      	movs	r3, #0
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	2100      	movs	r1, #0
 8006e40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e42:	f7ff fe01 	bl	8006a48 <xTimerGenericCommand>
 8006e46:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e48:	6a3b      	ldr	r3, [r7, #32]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d152      	bne.n	8006ef4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	61bb      	str	r3, [r7, #24]
}
 8006e60:	bf00      	nop
 8006e62:	bf00      	nop
 8006e64:	e7fd      	b.n	8006e62 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e6c:	f023 0301 	bic.w	r3, r3, #1
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e74:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e78:	e03d      	b.n	8006ef6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e80:	f043 0301 	orr.w	r3, r3, #1
 8006e84:	b2da      	uxtb	r2, r3
 8006e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e90:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e94:	699b      	ldr	r3, [r3, #24]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d10b      	bne.n	8006eb2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9e:	f383 8811 	msr	BASEPRI, r3
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	f3bf 8f4f 	dsb	sy
 8006eaa:	617b      	str	r3, [r7, #20]
}
 8006eac:	bf00      	nop
 8006eae:	bf00      	nop
 8006eb0:	e7fd      	b.n	8006eae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb4:	699a      	ldr	r2, [r3, #24]
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb8:	18d1      	adds	r1, r2, r3
 8006eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ec0:	f7ff ff04 	bl	8006ccc <prvInsertTimerInActiveList>
					break;
 8006ec4:	e017      	b.n	8006ef6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ecc:	f003 0302 	and.w	r3, r3, #2
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d103      	bne.n	8006edc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006ed4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ed6:	f000 fbe7 	bl	80076a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006eda:	e00c      	b.n	8006ef6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ede:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ee2:	f023 0301 	bic.w	r3, r3, #1
 8006ee6:	b2da      	uxtb	r2, r3
 8006ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006eee:	e002      	b.n	8006ef6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ef0:	bf00      	nop
 8006ef2:	e000      	b.n	8006ef6 <prvProcessReceivedCommands+0x1a6>
					break;
 8006ef4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ef6:	4b08      	ldr	r3, [pc, #32]	@ (8006f18 <prvProcessReceivedCommands+0x1c8>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	1d39      	adds	r1, r7, #4
 8006efc:	2200      	movs	r2, #0
 8006efe:	4618      	mov	r0, r3
 8006f00:	f7fe fb7a 	bl	80055f8 <xQueueReceive>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f47f af26 	bne.w	8006d58 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	3730      	adds	r7, #48	@ 0x30
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20000f74 	.word	0x20000f74

08006f1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b088      	sub	sp, #32
 8006f20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f22:	e049      	b.n	8006fb8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f24:	4b2e      	ldr	r3, [pc, #184]	@ (8006fe0 <prvSwitchTimerLists+0xc4>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f2e:	4b2c      	ldr	r3, [pc, #176]	@ (8006fe0 <prvSwitchTimerLists+0xc4>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	3304      	adds	r3, #4
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7fe f84b 	bl	8004fd8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f50:	f003 0304 	and.w	r3, r3, #4
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d02f      	beq.n	8006fb8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	693a      	ldr	r2, [r7, #16]
 8006f5e:	4413      	add	r3, r2
 8006f60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d90e      	bls.n	8006f88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f76:	4b1a      	ldr	r3, [pc, #104]	@ (8006fe0 <prvSwitchTimerLists+0xc4>)
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	4619      	mov	r1, r3
 8006f80:	4610      	mov	r0, r2
 8006f82:	f7fd fff0 	bl	8004f66 <vListInsert>
 8006f86:	e017      	b.n	8006fb8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f88:	2300      	movs	r3, #0
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	2100      	movs	r1, #0
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	f7ff fd58 	bl	8006a48 <xTimerGenericCommand>
 8006f98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10b      	bne.n	8006fb8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa4:	f383 8811 	msr	BASEPRI, r3
 8006fa8:	f3bf 8f6f 	isb	sy
 8006fac:	f3bf 8f4f 	dsb	sy
 8006fb0:	603b      	str	r3, [r7, #0]
}
 8006fb2:	bf00      	nop
 8006fb4:	bf00      	nop
 8006fb6:	e7fd      	b.n	8006fb4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006fb8:	4b09      	ldr	r3, [pc, #36]	@ (8006fe0 <prvSwitchTimerLists+0xc4>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1b0      	bne.n	8006f24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006fc2:	4b07      	ldr	r3, [pc, #28]	@ (8006fe0 <prvSwitchTimerLists+0xc4>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006fc8:	4b06      	ldr	r3, [pc, #24]	@ (8006fe4 <prvSwitchTimerLists+0xc8>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a04      	ldr	r2, [pc, #16]	@ (8006fe0 <prvSwitchTimerLists+0xc4>)
 8006fce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006fd0:	4a04      	ldr	r2, [pc, #16]	@ (8006fe4 <prvSwitchTimerLists+0xc8>)
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	6013      	str	r3, [r2, #0]
}
 8006fd6:	bf00      	nop
 8006fd8:	3718      	adds	r7, #24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	20000f6c 	.word	0x20000f6c
 8006fe4:	20000f70 	.word	0x20000f70

08006fe8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fee:	f000 f96b 	bl	80072c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006ff2:	4b15      	ldr	r3, [pc, #84]	@ (8007048 <prvCheckForValidListAndQueue+0x60>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d120      	bne.n	800703c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ffa:	4814      	ldr	r0, [pc, #80]	@ (800704c <prvCheckForValidListAndQueue+0x64>)
 8006ffc:	f7fd ff62 	bl	8004ec4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007000:	4813      	ldr	r0, [pc, #76]	@ (8007050 <prvCheckForValidListAndQueue+0x68>)
 8007002:	f7fd ff5f 	bl	8004ec4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007006:	4b13      	ldr	r3, [pc, #76]	@ (8007054 <prvCheckForValidListAndQueue+0x6c>)
 8007008:	4a10      	ldr	r2, [pc, #64]	@ (800704c <prvCheckForValidListAndQueue+0x64>)
 800700a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800700c:	4b12      	ldr	r3, [pc, #72]	@ (8007058 <prvCheckForValidListAndQueue+0x70>)
 800700e:	4a10      	ldr	r2, [pc, #64]	@ (8007050 <prvCheckForValidListAndQueue+0x68>)
 8007010:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007012:	2300      	movs	r3, #0
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	4b11      	ldr	r3, [pc, #68]	@ (800705c <prvCheckForValidListAndQueue+0x74>)
 8007018:	4a11      	ldr	r2, [pc, #68]	@ (8007060 <prvCheckForValidListAndQueue+0x78>)
 800701a:	2110      	movs	r1, #16
 800701c:	200a      	movs	r0, #10
 800701e:	f7fe f86f 	bl	8005100 <xQueueGenericCreateStatic>
 8007022:	4603      	mov	r3, r0
 8007024:	4a08      	ldr	r2, [pc, #32]	@ (8007048 <prvCheckForValidListAndQueue+0x60>)
 8007026:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007028:	4b07      	ldr	r3, [pc, #28]	@ (8007048 <prvCheckForValidListAndQueue+0x60>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d005      	beq.n	800703c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007030:	4b05      	ldr	r3, [pc, #20]	@ (8007048 <prvCheckForValidListAndQueue+0x60>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	490b      	ldr	r1, [pc, #44]	@ (8007064 <prvCheckForValidListAndQueue+0x7c>)
 8007036:	4618      	mov	r0, r3
 8007038:	f7fe fd52 	bl	8005ae0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800703c:	f000 f976 	bl	800732c <vPortExitCritical>
}
 8007040:	bf00      	nop
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	20000f74 	.word	0x20000f74
 800704c:	20000f44 	.word	0x20000f44
 8007050:	20000f58 	.word	0x20000f58
 8007054:	20000f6c 	.word	0x20000f6c
 8007058:	20000f70 	.word	0x20000f70
 800705c:	20001020 	.word	0x20001020
 8007060:	20000f80 	.word	0x20000f80
 8007064:	0800830c 	.word	0x0800830c

08007068 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3b04      	subs	r3, #4
 8007078:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007080:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	3b04      	subs	r3, #4
 8007086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f023 0201 	bic.w	r2, r3, #1
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	3b04      	subs	r3, #4
 8007096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007098:	4a0c      	ldr	r2, [pc, #48]	@ (80070cc <pxPortInitialiseStack+0x64>)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	3b14      	subs	r3, #20
 80070a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	3b04      	subs	r3, #4
 80070ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f06f 0202 	mvn.w	r2, #2
 80070b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	3b20      	subs	r3, #32
 80070bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80070be:	68fb      	ldr	r3, [r7, #12]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr
 80070cc:	080070d1 	.word	0x080070d1

080070d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80070d6:	2300      	movs	r3, #0
 80070d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070da:	4b13      	ldr	r3, [pc, #76]	@ (8007128 <prvTaskExitError+0x58>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e2:	d00b      	beq.n	80070fc <prvTaskExitError+0x2c>
	__asm volatile
 80070e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	60fb      	str	r3, [r7, #12]
}
 80070f6:	bf00      	nop
 80070f8:	bf00      	nop
 80070fa:	e7fd      	b.n	80070f8 <prvTaskExitError+0x28>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	60bb      	str	r3, [r7, #8]
}
 800710e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007110:	bf00      	nop
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d0fc      	beq.n	8007112 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr
 8007126:	bf00      	nop
 8007128:	2000000c 	.word	0x2000000c
 800712c:	00000000 	.word	0x00000000

08007130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007130:	4b07      	ldr	r3, [pc, #28]	@ (8007150 <pxCurrentTCBConst2>)
 8007132:	6819      	ldr	r1, [r3, #0]
 8007134:	6808      	ldr	r0, [r1, #0]
 8007136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800713a:	f380 8809 	msr	PSP, r0
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f04f 0000 	mov.w	r0, #0
 8007146:	f380 8811 	msr	BASEPRI, r0
 800714a:	4770      	bx	lr
 800714c:	f3af 8000 	nop.w

08007150 <pxCurrentTCBConst2>:
 8007150:	20000a44 	.word	0x20000a44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007154:	bf00      	nop
 8007156:	bf00      	nop

08007158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007158:	4808      	ldr	r0, [pc, #32]	@ (800717c <prvPortStartFirstTask+0x24>)
 800715a:	6800      	ldr	r0, [r0, #0]
 800715c:	6800      	ldr	r0, [r0, #0]
 800715e:	f380 8808 	msr	MSP, r0
 8007162:	f04f 0000 	mov.w	r0, #0
 8007166:	f380 8814 	msr	CONTROL, r0
 800716a:	b662      	cpsie	i
 800716c:	b661      	cpsie	f
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	f3bf 8f6f 	isb	sy
 8007176:	df00      	svc	0
 8007178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800717a:	bf00      	nop
 800717c:	e000ed08 	.word	0xe000ed08

08007180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b086      	sub	sp, #24
 8007184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007186:	4b47      	ldr	r3, [pc, #284]	@ (80072a4 <xPortStartScheduler+0x124>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a47      	ldr	r2, [pc, #284]	@ (80072a8 <xPortStartScheduler+0x128>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d10b      	bne.n	80071a8 <xPortStartScheduler+0x28>
	__asm volatile
 8007190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007194:	f383 8811 	msr	BASEPRI, r3
 8007198:	f3bf 8f6f 	isb	sy
 800719c:	f3bf 8f4f 	dsb	sy
 80071a0:	60fb      	str	r3, [r7, #12]
}
 80071a2:	bf00      	nop
 80071a4:	bf00      	nop
 80071a6:	e7fd      	b.n	80071a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80071a8:	4b3e      	ldr	r3, [pc, #248]	@ (80072a4 <xPortStartScheduler+0x124>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a3f      	ldr	r2, [pc, #252]	@ (80072ac <xPortStartScheduler+0x12c>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d10b      	bne.n	80071ca <xPortStartScheduler+0x4a>
	__asm volatile
 80071b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b6:	f383 8811 	msr	BASEPRI, r3
 80071ba:	f3bf 8f6f 	isb	sy
 80071be:	f3bf 8f4f 	dsb	sy
 80071c2:	613b      	str	r3, [r7, #16]
}
 80071c4:	bf00      	nop
 80071c6:	bf00      	nop
 80071c8:	e7fd      	b.n	80071c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80071ca:	4b39      	ldr	r3, [pc, #228]	@ (80072b0 <xPortStartScheduler+0x130>)
 80071cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	22ff      	movs	r2, #255	@ 0xff
 80071da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80071e4:	78fb      	ldrb	r3, [r7, #3]
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80071ec:	b2da      	uxtb	r2, r3
 80071ee:	4b31      	ldr	r3, [pc, #196]	@ (80072b4 <xPortStartScheduler+0x134>)
 80071f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80071f2:	4b31      	ldr	r3, [pc, #196]	@ (80072b8 <xPortStartScheduler+0x138>)
 80071f4:	2207      	movs	r2, #7
 80071f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071f8:	e009      	b.n	800720e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80071fa:	4b2f      	ldr	r3, [pc, #188]	@ (80072b8 <xPortStartScheduler+0x138>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3b01      	subs	r3, #1
 8007200:	4a2d      	ldr	r2, [pc, #180]	@ (80072b8 <xPortStartScheduler+0x138>)
 8007202:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007204:	78fb      	ldrb	r3, [r7, #3]
 8007206:	b2db      	uxtb	r3, r3
 8007208:	005b      	lsls	r3, r3, #1
 800720a:	b2db      	uxtb	r3, r3
 800720c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800720e:	78fb      	ldrb	r3, [r7, #3]
 8007210:	b2db      	uxtb	r3, r3
 8007212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007216:	2b80      	cmp	r3, #128	@ 0x80
 8007218:	d0ef      	beq.n	80071fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800721a:	4b27      	ldr	r3, [pc, #156]	@ (80072b8 <xPortStartScheduler+0x138>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f1c3 0307 	rsb	r3, r3, #7
 8007222:	2b04      	cmp	r3, #4
 8007224:	d00b      	beq.n	800723e <xPortStartScheduler+0xbe>
	__asm volatile
 8007226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722a:	f383 8811 	msr	BASEPRI, r3
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	60bb      	str	r3, [r7, #8]
}
 8007238:	bf00      	nop
 800723a:	bf00      	nop
 800723c:	e7fd      	b.n	800723a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800723e:	4b1e      	ldr	r3, [pc, #120]	@ (80072b8 <xPortStartScheduler+0x138>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	021b      	lsls	r3, r3, #8
 8007244:	4a1c      	ldr	r2, [pc, #112]	@ (80072b8 <xPortStartScheduler+0x138>)
 8007246:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007248:	4b1b      	ldr	r3, [pc, #108]	@ (80072b8 <xPortStartScheduler+0x138>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007250:	4a19      	ldr	r2, [pc, #100]	@ (80072b8 <xPortStartScheduler+0x138>)
 8007252:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	b2da      	uxtb	r2, r3
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800725c:	4b17      	ldr	r3, [pc, #92]	@ (80072bc <xPortStartScheduler+0x13c>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a16      	ldr	r2, [pc, #88]	@ (80072bc <xPortStartScheduler+0x13c>)
 8007262:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007266:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007268:	4b14      	ldr	r3, [pc, #80]	@ (80072bc <xPortStartScheduler+0x13c>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a13      	ldr	r2, [pc, #76]	@ (80072bc <xPortStartScheduler+0x13c>)
 800726e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007272:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007274:	f000 f8da 	bl	800742c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007278:	4b11      	ldr	r3, [pc, #68]	@ (80072c0 <xPortStartScheduler+0x140>)
 800727a:	2200      	movs	r2, #0
 800727c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800727e:	f000 f8f9 	bl	8007474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007282:	4b10      	ldr	r3, [pc, #64]	@ (80072c4 <xPortStartScheduler+0x144>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a0f      	ldr	r2, [pc, #60]	@ (80072c4 <xPortStartScheduler+0x144>)
 8007288:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800728c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800728e:	f7ff ff63 	bl	8007158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007292:	f7ff f83d 	bl	8006310 <vTaskSwitchContext>
	prvTaskExitError();
 8007296:	f7ff ff1b 	bl	80070d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3718      	adds	r7, #24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	e000ed00 	.word	0xe000ed00
 80072a8:	410fc271 	.word	0x410fc271
 80072ac:	410fc270 	.word	0x410fc270
 80072b0:	e000e400 	.word	0xe000e400
 80072b4:	20001070 	.word	0x20001070
 80072b8:	20001074 	.word	0x20001074
 80072bc:	e000ed20 	.word	0xe000ed20
 80072c0:	2000000c 	.word	0x2000000c
 80072c4:	e000ef34 	.word	0xe000ef34

080072c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	607b      	str	r3, [r7, #4]
}
 80072e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80072e2:	4b10      	ldr	r3, [pc, #64]	@ (8007324 <vPortEnterCritical+0x5c>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3301      	adds	r3, #1
 80072e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007324 <vPortEnterCritical+0x5c>)
 80072ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80072ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007324 <vPortEnterCritical+0x5c>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d110      	bne.n	8007316 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80072f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007328 <vPortEnterCritical+0x60>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00b      	beq.n	8007316 <vPortEnterCritical+0x4e>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007302:	f383 8811 	msr	BASEPRI, r3
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	603b      	str	r3, [r7, #0]
}
 8007310:	bf00      	nop
 8007312:	bf00      	nop
 8007314:	e7fd      	b.n	8007312 <vPortEnterCritical+0x4a>
	}
}
 8007316:	bf00      	nop
 8007318:	370c      	adds	r7, #12
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	2000000c 	.word	0x2000000c
 8007328:	e000ed04 	.word	0xe000ed04

0800732c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007332:	4b12      	ldr	r3, [pc, #72]	@ (800737c <vPortExitCritical+0x50>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10b      	bne.n	8007352 <vPortExitCritical+0x26>
	__asm volatile
 800733a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	607b      	str	r3, [r7, #4]
}
 800734c:	bf00      	nop
 800734e:	bf00      	nop
 8007350:	e7fd      	b.n	800734e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007352:	4b0a      	ldr	r3, [pc, #40]	@ (800737c <vPortExitCritical+0x50>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	3b01      	subs	r3, #1
 8007358:	4a08      	ldr	r2, [pc, #32]	@ (800737c <vPortExitCritical+0x50>)
 800735a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800735c:	4b07      	ldr	r3, [pc, #28]	@ (800737c <vPortExitCritical+0x50>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d105      	bne.n	8007370 <vPortExitCritical+0x44>
 8007364:	2300      	movs	r3, #0
 8007366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	f383 8811 	msr	BASEPRI, r3
}
 800736e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	2000000c 	.word	0x2000000c

08007380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007380:	f3ef 8009 	mrs	r0, PSP
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	4b15      	ldr	r3, [pc, #84]	@ (80073e0 <pxCurrentTCBConst>)
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	f01e 0f10 	tst.w	lr, #16
 8007390:	bf08      	it	eq
 8007392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800739a:	6010      	str	r0, [r2, #0]
 800739c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80073a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80073a4:	f380 8811 	msr	BASEPRI, r0
 80073a8:	f3bf 8f4f 	dsb	sy
 80073ac:	f3bf 8f6f 	isb	sy
 80073b0:	f7fe ffae 	bl	8006310 <vTaskSwitchContext>
 80073b4:	f04f 0000 	mov.w	r0, #0
 80073b8:	f380 8811 	msr	BASEPRI, r0
 80073bc:	bc09      	pop	{r0, r3}
 80073be:	6819      	ldr	r1, [r3, #0]
 80073c0:	6808      	ldr	r0, [r1, #0]
 80073c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c6:	f01e 0f10 	tst.w	lr, #16
 80073ca:	bf08      	it	eq
 80073cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80073d0:	f380 8809 	msr	PSP, r0
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	f3af 8000 	nop.w

080073e0 <pxCurrentTCBConst>:
 80073e0:	20000a44 	.word	0x20000a44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop

080073e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
	__asm volatile
 80073ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	607b      	str	r3, [r7, #4]
}
 8007400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007402:	f7fe fecb 	bl	800619c <xTaskIncrementTick>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d003      	beq.n	8007414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800740c:	4b06      	ldr	r3, [pc, #24]	@ (8007428 <xPortSysTickHandler+0x40>)
 800740e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007412:	601a      	str	r2, [r3, #0]
 8007414:	2300      	movs	r3, #0
 8007416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	f383 8811 	msr	BASEPRI, r3
}
 800741e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007420:	bf00      	nop
 8007422:	3708      	adds	r7, #8
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	e000ed04 	.word	0xe000ed04

0800742c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800742c:	b480      	push	{r7}
 800742e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007430:	4b0b      	ldr	r3, [pc, #44]	@ (8007460 <vPortSetupTimerInterrupt+0x34>)
 8007432:	2200      	movs	r2, #0
 8007434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007436:	4b0b      	ldr	r3, [pc, #44]	@ (8007464 <vPortSetupTimerInterrupt+0x38>)
 8007438:	2200      	movs	r2, #0
 800743a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800743c:	4b0a      	ldr	r3, [pc, #40]	@ (8007468 <vPortSetupTimerInterrupt+0x3c>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a0a      	ldr	r2, [pc, #40]	@ (800746c <vPortSetupTimerInterrupt+0x40>)
 8007442:	fba2 2303 	umull	r2, r3, r2, r3
 8007446:	099b      	lsrs	r3, r3, #6
 8007448:	4a09      	ldr	r2, [pc, #36]	@ (8007470 <vPortSetupTimerInterrupt+0x44>)
 800744a:	3b01      	subs	r3, #1
 800744c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800744e:	4b04      	ldr	r3, [pc, #16]	@ (8007460 <vPortSetupTimerInterrupt+0x34>)
 8007450:	2207      	movs	r2, #7
 8007452:	601a      	str	r2, [r3, #0]
}
 8007454:	bf00      	nop
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	e000e010 	.word	0xe000e010
 8007464:	e000e018 	.word	0xe000e018
 8007468:	20000000 	.word	0x20000000
 800746c:	10624dd3 	.word	0x10624dd3
 8007470:	e000e014 	.word	0xe000e014

08007474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007474:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007484 <vPortEnableVFP+0x10>
 8007478:	6801      	ldr	r1, [r0, #0]
 800747a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800747e:	6001      	str	r1, [r0, #0]
 8007480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007482:	bf00      	nop
 8007484:	e000ed88 	.word	0xe000ed88

08007488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800748e:	f3ef 8305 	mrs	r3, IPSR
 8007492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b0f      	cmp	r3, #15
 8007498:	d915      	bls.n	80074c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800749a:	4a18      	ldr	r2, [pc, #96]	@ (80074fc <vPortValidateInterruptPriority+0x74>)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4413      	add	r3, r2
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80074a4:	4b16      	ldr	r3, [pc, #88]	@ (8007500 <vPortValidateInterruptPriority+0x78>)
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	7afa      	ldrb	r2, [r7, #11]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d20b      	bcs.n	80074c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b2:	f383 8811 	msr	BASEPRI, r3
 80074b6:	f3bf 8f6f 	isb	sy
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	607b      	str	r3, [r7, #4]
}
 80074c0:	bf00      	nop
 80074c2:	bf00      	nop
 80074c4:	e7fd      	b.n	80074c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80074c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007504 <vPortValidateInterruptPriority+0x7c>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80074ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007508 <vPortValidateInterruptPriority+0x80>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d90b      	bls.n	80074ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	603b      	str	r3, [r7, #0]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <vPortValidateInterruptPriority+0x62>
	}
 80074ee:	bf00      	nop
 80074f0:	3714      	adds	r7, #20
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	e000e3f0 	.word	0xe000e3f0
 8007500:	20001070 	.word	0x20001070
 8007504:	e000ed0c 	.word	0xe000ed0c
 8007508:	20001074 	.word	0x20001074

0800750c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b08a      	sub	sp, #40	@ 0x28
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007514:	2300      	movs	r3, #0
 8007516:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007518:	f7fe fd84 	bl	8006024 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800751c:	4b5c      	ldr	r3, [pc, #368]	@ (8007690 <pvPortMalloc+0x184>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007524:	f000 f924 	bl	8007770 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007528:	4b5a      	ldr	r3, [pc, #360]	@ (8007694 <pvPortMalloc+0x188>)
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4013      	ands	r3, r2
 8007530:	2b00      	cmp	r3, #0
 8007532:	f040 8095 	bne.w	8007660 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d01e      	beq.n	800757a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800753c:	2208      	movs	r2, #8
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4413      	add	r3, r2
 8007542:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f003 0307 	and.w	r3, r3, #7
 800754a:	2b00      	cmp	r3, #0
 800754c:	d015      	beq.n	800757a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f023 0307 	bic.w	r3, r3, #7
 8007554:	3308      	adds	r3, #8
 8007556:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f003 0307 	and.w	r3, r3, #7
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00b      	beq.n	800757a <pvPortMalloc+0x6e>
	__asm volatile
 8007562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007566:	f383 8811 	msr	BASEPRI, r3
 800756a:	f3bf 8f6f 	isb	sy
 800756e:	f3bf 8f4f 	dsb	sy
 8007572:	617b      	str	r3, [r7, #20]
}
 8007574:	bf00      	nop
 8007576:	bf00      	nop
 8007578:	e7fd      	b.n	8007576 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d06f      	beq.n	8007660 <pvPortMalloc+0x154>
 8007580:	4b45      	ldr	r3, [pc, #276]	@ (8007698 <pvPortMalloc+0x18c>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	429a      	cmp	r2, r3
 8007588:	d86a      	bhi.n	8007660 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800758a:	4b44      	ldr	r3, [pc, #272]	@ (800769c <pvPortMalloc+0x190>)
 800758c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800758e:	4b43      	ldr	r3, [pc, #268]	@ (800769c <pvPortMalloc+0x190>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007594:	e004      	b.n	80075a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007598:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800759a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d903      	bls.n	80075b2 <pvPortMalloc+0xa6>
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1f1      	bne.n	8007596 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80075b2:	4b37      	ldr	r3, [pc, #220]	@ (8007690 <pvPortMalloc+0x184>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d051      	beq.n	8007660 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2208      	movs	r2, #8
 80075c2:	4413      	add	r3, r2
 80075c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80075c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	6a3b      	ldr	r3, [r7, #32]
 80075cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80075ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d0:	685a      	ldr	r2, [r3, #4]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	1ad2      	subs	r2, r2, r3
 80075d6:	2308      	movs	r3, #8
 80075d8:	005b      	lsls	r3, r3, #1
 80075da:	429a      	cmp	r2, r3
 80075dc:	d920      	bls.n	8007620 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4413      	add	r3, r2
 80075e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	f003 0307 	and.w	r3, r3, #7
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00b      	beq.n	8007608 <pvPortMalloc+0xfc>
	__asm volatile
 80075f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f4:	f383 8811 	msr	BASEPRI, r3
 80075f8:	f3bf 8f6f 	isb	sy
 80075fc:	f3bf 8f4f 	dsb	sy
 8007600:	613b      	str	r3, [r7, #16]
}
 8007602:	bf00      	nop
 8007604:	bf00      	nop
 8007606:	e7fd      	b.n	8007604 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760a:	685a      	ldr	r2, [r3, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	1ad2      	subs	r2, r2, r3
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800761a:	69b8      	ldr	r0, [r7, #24]
 800761c:	f000 f90a 	bl	8007834 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007620:	4b1d      	ldr	r3, [pc, #116]	@ (8007698 <pvPortMalloc+0x18c>)
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	4a1b      	ldr	r2, [pc, #108]	@ (8007698 <pvPortMalloc+0x18c>)
 800762c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800762e:	4b1a      	ldr	r3, [pc, #104]	@ (8007698 <pvPortMalloc+0x18c>)
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	4b1b      	ldr	r3, [pc, #108]	@ (80076a0 <pvPortMalloc+0x194>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	429a      	cmp	r2, r3
 8007638:	d203      	bcs.n	8007642 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800763a:	4b17      	ldr	r3, [pc, #92]	@ (8007698 <pvPortMalloc+0x18c>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a18      	ldr	r2, [pc, #96]	@ (80076a0 <pvPortMalloc+0x194>)
 8007640:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007644:	685a      	ldr	r2, [r3, #4]
 8007646:	4b13      	ldr	r3, [pc, #76]	@ (8007694 <pvPortMalloc+0x188>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	431a      	orrs	r2, r3
 800764c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007652:	2200      	movs	r2, #0
 8007654:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007656:	4b13      	ldr	r3, [pc, #76]	@ (80076a4 <pvPortMalloc+0x198>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3301      	adds	r3, #1
 800765c:	4a11      	ldr	r2, [pc, #68]	@ (80076a4 <pvPortMalloc+0x198>)
 800765e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007660:	f7fe fcee 	bl	8006040 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f003 0307 	and.w	r3, r3, #7
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00b      	beq.n	8007686 <pvPortMalloc+0x17a>
	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	60fb      	str	r3, [r7, #12]
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	e7fd      	b.n	8007682 <pvPortMalloc+0x176>
	return pvReturn;
 8007686:	69fb      	ldr	r3, [r7, #28]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3728      	adds	r7, #40	@ 0x28
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	20004c80 	.word	0x20004c80
 8007694:	20004c94 	.word	0x20004c94
 8007698:	20004c84 	.word	0x20004c84
 800769c:	20004c78 	.word	0x20004c78
 80076a0:	20004c88 	.word	0x20004c88
 80076a4:	20004c8c 	.word	0x20004c8c

080076a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b086      	sub	sp, #24
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d04f      	beq.n	800775a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80076ba:	2308      	movs	r3, #8
 80076bc:	425b      	negs	r3, r3
 80076be:	697a      	ldr	r2, [r7, #20]
 80076c0:	4413      	add	r3, r2
 80076c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	685a      	ldr	r2, [r3, #4]
 80076cc:	4b25      	ldr	r3, [pc, #148]	@ (8007764 <vPortFree+0xbc>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4013      	ands	r3, r2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d10b      	bne.n	80076ee <vPortFree+0x46>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	60fb      	str	r3, [r7, #12]
}
 80076e8:	bf00      	nop
 80076ea:	bf00      	nop
 80076ec:	e7fd      	b.n	80076ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00b      	beq.n	800770e <vPortFree+0x66>
	__asm volatile
 80076f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fa:	f383 8811 	msr	BASEPRI, r3
 80076fe:	f3bf 8f6f 	isb	sy
 8007702:	f3bf 8f4f 	dsb	sy
 8007706:	60bb      	str	r3, [r7, #8]
}
 8007708:	bf00      	nop
 800770a:	bf00      	nop
 800770c:	e7fd      	b.n	800770a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	4b14      	ldr	r3, [pc, #80]	@ (8007764 <vPortFree+0xbc>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4013      	ands	r3, r2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01e      	beq.n	800775a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d11a      	bne.n	800775a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	685a      	ldr	r2, [r3, #4]
 8007728:	4b0e      	ldr	r3, [pc, #56]	@ (8007764 <vPortFree+0xbc>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	43db      	mvns	r3, r3
 800772e:	401a      	ands	r2, r3
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007734:	f7fe fc76 	bl	8006024 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	4b0a      	ldr	r3, [pc, #40]	@ (8007768 <vPortFree+0xc0>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4413      	add	r3, r2
 8007742:	4a09      	ldr	r2, [pc, #36]	@ (8007768 <vPortFree+0xc0>)
 8007744:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007746:	6938      	ldr	r0, [r7, #16]
 8007748:	f000 f874 	bl	8007834 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800774c:	4b07      	ldr	r3, [pc, #28]	@ (800776c <vPortFree+0xc4>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	3301      	adds	r3, #1
 8007752:	4a06      	ldr	r2, [pc, #24]	@ (800776c <vPortFree+0xc4>)
 8007754:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007756:	f7fe fc73 	bl	8006040 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800775a:	bf00      	nop
 800775c:	3718      	adds	r7, #24
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	20004c94 	.word	0x20004c94
 8007768:	20004c84 	.word	0x20004c84
 800776c:	20004c90 	.word	0x20004c90

08007770 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007776:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800777a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800777c:	4b27      	ldr	r3, [pc, #156]	@ (800781c <prvHeapInit+0xac>)
 800777e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f003 0307 	and.w	r3, r3, #7
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00c      	beq.n	80077a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	3307      	adds	r3, #7
 800778e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f023 0307 	bic.w	r3, r3, #7
 8007796:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007798:	68ba      	ldr	r2, [r7, #8]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	4a1f      	ldr	r2, [pc, #124]	@ (800781c <prvHeapInit+0xac>)
 80077a0:	4413      	add	r3, r2
 80077a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80077a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007820 <prvHeapInit+0xb0>)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80077ae:	4b1c      	ldr	r3, [pc, #112]	@ (8007820 <prvHeapInit+0xb0>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	4413      	add	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80077bc:	2208      	movs	r2, #8
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	1a9b      	subs	r3, r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f023 0307 	bic.w	r3, r3, #7
 80077ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	4a15      	ldr	r2, [pc, #84]	@ (8007824 <prvHeapInit+0xb4>)
 80077d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80077d2:	4b14      	ldr	r3, [pc, #80]	@ (8007824 <prvHeapInit+0xb4>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2200      	movs	r2, #0
 80077d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80077da:	4b12      	ldr	r3, [pc, #72]	@ (8007824 <prvHeapInit+0xb4>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2200      	movs	r2, #0
 80077e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	1ad2      	subs	r2, r2, r3
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80077f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007824 <prvHeapInit+0xb4>)
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	4a0a      	ldr	r2, [pc, #40]	@ (8007828 <prvHeapInit+0xb8>)
 80077fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	4a09      	ldr	r2, [pc, #36]	@ (800782c <prvHeapInit+0xbc>)
 8007806:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007808:	4b09      	ldr	r3, [pc, #36]	@ (8007830 <prvHeapInit+0xc0>)
 800780a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800780e:	601a      	str	r2, [r3, #0]
}
 8007810:	bf00      	nop
 8007812:	3714      	adds	r7, #20
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr
 800781c:	20001078 	.word	0x20001078
 8007820:	20004c78 	.word	0x20004c78
 8007824:	20004c80 	.word	0x20004c80
 8007828:	20004c88 	.word	0x20004c88
 800782c:	20004c84 	.word	0x20004c84
 8007830:	20004c94 	.word	0x20004c94

08007834 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007834:	b480      	push	{r7}
 8007836:	b085      	sub	sp, #20
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800783c:	4b28      	ldr	r3, [pc, #160]	@ (80078e0 <prvInsertBlockIntoFreeList+0xac>)
 800783e:	60fb      	str	r3, [r7, #12]
 8007840:	e002      	b.n	8007848 <prvInsertBlockIntoFreeList+0x14>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	429a      	cmp	r2, r3
 8007850:	d8f7      	bhi.n	8007842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	68ba      	ldr	r2, [r7, #8]
 800785c:	4413      	add	r3, r2
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	429a      	cmp	r2, r3
 8007862:	d108      	bne.n	8007876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	441a      	add	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	68ba      	ldr	r2, [r7, #8]
 8007880:	441a      	add	r2, r3
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	429a      	cmp	r2, r3
 8007888:	d118      	bne.n	80078bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	4b15      	ldr	r3, [pc, #84]	@ (80078e4 <prvInsertBlockIntoFreeList+0xb0>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	429a      	cmp	r2, r3
 8007894:	d00d      	beq.n	80078b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	685a      	ldr	r2, [r3, #4]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	441a      	add	r2, r3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	601a      	str	r2, [r3, #0]
 80078b0:	e008      	b.n	80078c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80078b2:	4b0c      	ldr	r3, [pc, #48]	@ (80078e4 <prvInsertBlockIntoFreeList+0xb0>)
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	601a      	str	r2, [r3, #0]
 80078ba:	e003      	b.n	80078c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d002      	beq.n	80078d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078d2:	bf00      	nop
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	20004c78 	.word	0x20004c78
 80078e4:	20004c80 	.word	0x20004c80

080078e8 <sniprintf>:
 80078e8:	b40c      	push	{r2, r3}
 80078ea:	b530      	push	{r4, r5, lr}
 80078ec:	4b18      	ldr	r3, [pc, #96]	@ (8007950 <sniprintf+0x68>)
 80078ee:	1e0c      	subs	r4, r1, #0
 80078f0:	681d      	ldr	r5, [r3, #0]
 80078f2:	b09d      	sub	sp, #116	@ 0x74
 80078f4:	da08      	bge.n	8007908 <sniprintf+0x20>
 80078f6:	238b      	movs	r3, #139	@ 0x8b
 80078f8:	602b      	str	r3, [r5, #0]
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295
 80078fe:	b01d      	add	sp, #116	@ 0x74
 8007900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007904:	b002      	add	sp, #8
 8007906:	4770      	bx	lr
 8007908:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800790c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007910:	f04f 0300 	mov.w	r3, #0
 8007914:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007916:	bf14      	ite	ne
 8007918:	f104 33ff 	addne.w	r3, r4, #4294967295
 800791c:	4623      	moveq	r3, r4
 800791e:	9304      	str	r3, [sp, #16]
 8007920:	9307      	str	r3, [sp, #28]
 8007922:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007926:	9002      	str	r0, [sp, #8]
 8007928:	9006      	str	r0, [sp, #24]
 800792a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800792e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007930:	ab21      	add	r3, sp, #132	@ 0x84
 8007932:	a902      	add	r1, sp, #8
 8007934:	4628      	mov	r0, r5
 8007936:	9301      	str	r3, [sp, #4]
 8007938:	f000 f9a2 	bl	8007c80 <_svfiprintf_r>
 800793c:	1c43      	adds	r3, r0, #1
 800793e:	bfbc      	itt	lt
 8007940:	238b      	movlt	r3, #139	@ 0x8b
 8007942:	602b      	strlt	r3, [r5, #0]
 8007944:	2c00      	cmp	r4, #0
 8007946:	d0da      	beq.n	80078fe <sniprintf+0x16>
 8007948:	9b02      	ldr	r3, [sp, #8]
 800794a:	2200      	movs	r2, #0
 800794c:	701a      	strb	r2, [r3, #0]
 800794e:	e7d6      	b.n	80078fe <sniprintf+0x16>
 8007950:	20000010 	.word	0x20000010

08007954 <memset>:
 8007954:	4402      	add	r2, r0
 8007956:	4603      	mov	r3, r0
 8007958:	4293      	cmp	r3, r2
 800795a:	d100      	bne.n	800795e <memset+0xa>
 800795c:	4770      	bx	lr
 800795e:	f803 1b01 	strb.w	r1, [r3], #1
 8007962:	e7f9      	b.n	8007958 <memset+0x4>

08007964 <__errno>:
 8007964:	4b01      	ldr	r3, [pc, #4]	@ (800796c <__errno+0x8>)
 8007966:	6818      	ldr	r0, [r3, #0]
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	20000010 	.word	0x20000010

08007970 <__libc_init_array>:
 8007970:	b570      	push	{r4, r5, r6, lr}
 8007972:	4d0d      	ldr	r5, [pc, #52]	@ (80079a8 <__libc_init_array+0x38>)
 8007974:	4c0d      	ldr	r4, [pc, #52]	@ (80079ac <__libc_init_array+0x3c>)
 8007976:	1b64      	subs	r4, r4, r5
 8007978:	10a4      	asrs	r4, r4, #2
 800797a:	2600      	movs	r6, #0
 800797c:	42a6      	cmp	r6, r4
 800797e:	d109      	bne.n	8007994 <__libc_init_array+0x24>
 8007980:	4d0b      	ldr	r5, [pc, #44]	@ (80079b0 <__libc_init_array+0x40>)
 8007982:	4c0c      	ldr	r4, [pc, #48]	@ (80079b4 <__libc_init_array+0x44>)
 8007984:	f000 fc64 	bl	8008250 <_init>
 8007988:	1b64      	subs	r4, r4, r5
 800798a:	10a4      	asrs	r4, r4, #2
 800798c:	2600      	movs	r6, #0
 800798e:	42a6      	cmp	r6, r4
 8007990:	d105      	bne.n	800799e <__libc_init_array+0x2e>
 8007992:	bd70      	pop	{r4, r5, r6, pc}
 8007994:	f855 3b04 	ldr.w	r3, [r5], #4
 8007998:	4798      	blx	r3
 800799a:	3601      	adds	r6, #1
 800799c:	e7ee      	b.n	800797c <__libc_init_array+0xc>
 800799e:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a2:	4798      	blx	r3
 80079a4:	3601      	adds	r6, #1
 80079a6:	e7f2      	b.n	800798e <__libc_init_array+0x1e>
 80079a8:	08008450 	.word	0x08008450
 80079ac:	08008450 	.word	0x08008450
 80079b0:	08008450 	.word	0x08008450
 80079b4:	08008454 	.word	0x08008454

080079b8 <__retarget_lock_acquire_recursive>:
 80079b8:	4770      	bx	lr

080079ba <__retarget_lock_release_recursive>:
 80079ba:	4770      	bx	lr

080079bc <memcpy>:
 80079bc:	440a      	add	r2, r1
 80079be:	4291      	cmp	r1, r2
 80079c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80079c4:	d100      	bne.n	80079c8 <memcpy+0xc>
 80079c6:	4770      	bx	lr
 80079c8:	b510      	push	{r4, lr}
 80079ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079d2:	4291      	cmp	r1, r2
 80079d4:	d1f9      	bne.n	80079ca <memcpy+0xe>
 80079d6:	bd10      	pop	{r4, pc}

080079d8 <_free_r>:
 80079d8:	b538      	push	{r3, r4, r5, lr}
 80079da:	4605      	mov	r5, r0
 80079dc:	2900      	cmp	r1, #0
 80079de:	d041      	beq.n	8007a64 <_free_r+0x8c>
 80079e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079e4:	1f0c      	subs	r4, r1, #4
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	bfb8      	it	lt
 80079ea:	18e4      	addlt	r4, r4, r3
 80079ec:	f000 f8e0 	bl	8007bb0 <__malloc_lock>
 80079f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a68 <_free_r+0x90>)
 80079f2:	6813      	ldr	r3, [r2, #0]
 80079f4:	b933      	cbnz	r3, 8007a04 <_free_r+0x2c>
 80079f6:	6063      	str	r3, [r4, #4]
 80079f8:	6014      	str	r4, [r2, #0]
 80079fa:	4628      	mov	r0, r5
 80079fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a00:	f000 b8dc 	b.w	8007bbc <__malloc_unlock>
 8007a04:	42a3      	cmp	r3, r4
 8007a06:	d908      	bls.n	8007a1a <_free_r+0x42>
 8007a08:	6820      	ldr	r0, [r4, #0]
 8007a0a:	1821      	adds	r1, r4, r0
 8007a0c:	428b      	cmp	r3, r1
 8007a0e:	bf01      	itttt	eq
 8007a10:	6819      	ldreq	r1, [r3, #0]
 8007a12:	685b      	ldreq	r3, [r3, #4]
 8007a14:	1809      	addeq	r1, r1, r0
 8007a16:	6021      	streq	r1, [r4, #0]
 8007a18:	e7ed      	b.n	80079f6 <_free_r+0x1e>
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	b10b      	cbz	r3, 8007a24 <_free_r+0x4c>
 8007a20:	42a3      	cmp	r3, r4
 8007a22:	d9fa      	bls.n	8007a1a <_free_r+0x42>
 8007a24:	6811      	ldr	r1, [r2, #0]
 8007a26:	1850      	adds	r0, r2, r1
 8007a28:	42a0      	cmp	r0, r4
 8007a2a:	d10b      	bne.n	8007a44 <_free_r+0x6c>
 8007a2c:	6820      	ldr	r0, [r4, #0]
 8007a2e:	4401      	add	r1, r0
 8007a30:	1850      	adds	r0, r2, r1
 8007a32:	4283      	cmp	r3, r0
 8007a34:	6011      	str	r1, [r2, #0]
 8007a36:	d1e0      	bne.n	80079fa <_free_r+0x22>
 8007a38:	6818      	ldr	r0, [r3, #0]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	6053      	str	r3, [r2, #4]
 8007a3e:	4408      	add	r0, r1
 8007a40:	6010      	str	r0, [r2, #0]
 8007a42:	e7da      	b.n	80079fa <_free_r+0x22>
 8007a44:	d902      	bls.n	8007a4c <_free_r+0x74>
 8007a46:	230c      	movs	r3, #12
 8007a48:	602b      	str	r3, [r5, #0]
 8007a4a:	e7d6      	b.n	80079fa <_free_r+0x22>
 8007a4c:	6820      	ldr	r0, [r4, #0]
 8007a4e:	1821      	adds	r1, r4, r0
 8007a50:	428b      	cmp	r3, r1
 8007a52:	bf04      	itt	eq
 8007a54:	6819      	ldreq	r1, [r3, #0]
 8007a56:	685b      	ldreq	r3, [r3, #4]
 8007a58:	6063      	str	r3, [r4, #4]
 8007a5a:	bf04      	itt	eq
 8007a5c:	1809      	addeq	r1, r1, r0
 8007a5e:	6021      	streq	r1, [r4, #0]
 8007a60:	6054      	str	r4, [r2, #4]
 8007a62:	e7ca      	b.n	80079fa <_free_r+0x22>
 8007a64:	bd38      	pop	{r3, r4, r5, pc}
 8007a66:	bf00      	nop
 8007a68:	20004ddc 	.word	0x20004ddc

08007a6c <sbrk_aligned>:
 8007a6c:	b570      	push	{r4, r5, r6, lr}
 8007a6e:	4e0f      	ldr	r6, [pc, #60]	@ (8007aac <sbrk_aligned+0x40>)
 8007a70:	460c      	mov	r4, r1
 8007a72:	6831      	ldr	r1, [r6, #0]
 8007a74:	4605      	mov	r5, r0
 8007a76:	b911      	cbnz	r1, 8007a7e <sbrk_aligned+0x12>
 8007a78:	f000 fba4 	bl	80081c4 <_sbrk_r>
 8007a7c:	6030      	str	r0, [r6, #0]
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 fb9f 	bl	80081c4 <_sbrk_r>
 8007a86:	1c43      	adds	r3, r0, #1
 8007a88:	d103      	bne.n	8007a92 <sbrk_aligned+0x26>
 8007a8a:	f04f 34ff 	mov.w	r4, #4294967295
 8007a8e:	4620      	mov	r0, r4
 8007a90:	bd70      	pop	{r4, r5, r6, pc}
 8007a92:	1cc4      	adds	r4, r0, #3
 8007a94:	f024 0403 	bic.w	r4, r4, #3
 8007a98:	42a0      	cmp	r0, r4
 8007a9a:	d0f8      	beq.n	8007a8e <sbrk_aligned+0x22>
 8007a9c:	1a21      	subs	r1, r4, r0
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	f000 fb90 	bl	80081c4 <_sbrk_r>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d1f2      	bne.n	8007a8e <sbrk_aligned+0x22>
 8007aa8:	e7ef      	b.n	8007a8a <sbrk_aligned+0x1e>
 8007aaa:	bf00      	nop
 8007aac:	20004dd8 	.word	0x20004dd8

08007ab0 <_malloc_r>:
 8007ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ab4:	1ccd      	adds	r5, r1, #3
 8007ab6:	f025 0503 	bic.w	r5, r5, #3
 8007aba:	3508      	adds	r5, #8
 8007abc:	2d0c      	cmp	r5, #12
 8007abe:	bf38      	it	cc
 8007ac0:	250c      	movcc	r5, #12
 8007ac2:	2d00      	cmp	r5, #0
 8007ac4:	4606      	mov	r6, r0
 8007ac6:	db01      	blt.n	8007acc <_malloc_r+0x1c>
 8007ac8:	42a9      	cmp	r1, r5
 8007aca:	d904      	bls.n	8007ad6 <_malloc_r+0x26>
 8007acc:	230c      	movs	r3, #12
 8007ace:	6033      	str	r3, [r6, #0]
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ad6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007bac <_malloc_r+0xfc>
 8007ada:	f000 f869 	bl	8007bb0 <__malloc_lock>
 8007ade:	f8d8 3000 	ldr.w	r3, [r8]
 8007ae2:	461c      	mov	r4, r3
 8007ae4:	bb44      	cbnz	r4, 8007b38 <_malloc_r+0x88>
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	4630      	mov	r0, r6
 8007aea:	f7ff ffbf 	bl	8007a6c <sbrk_aligned>
 8007aee:	1c43      	adds	r3, r0, #1
 8007af0:	4604      	mov	r4, r0
 8007af2:	d158      	bne.n	8007ba6 <_malloc_r+0xf6>
 8007af4:	f8d8 4000 	ldr.w	r4, [r8]
 8007af8:	4627      	mov	r7, r4
 8007afa:	2f00      	cmp	r7, #0
 8007afc:	d143      	bne.n	8007b86 <_malloc_r+0xd6>
 8007afe:	2c00      	cmp	r4, #0
 8007b00:	d04b      	beq.n	8007b9a <_malloc_r+0xea>
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	4639      	mov	r1, r7
 8007b06:	4630      	mov	r0, r6
 8007b08:	eb04 0903 	add.w	r9, r4, r3
 8007b0c:	f000 fb5a 	bl	80081c4 <_sbrk_r>
 8007b10:	4581      	cmp	r9, r0
 8007b12:	d142      	bne.n	8007b9a <_malloc_r+0xea>
 8007b14:	6821      	ldr	r1, [r4, #0]
 8007b16:	1a6d      	subs	r5, r5, r1
 8007b18:	4629      	mov	r1, r5
 8007b1a:	4630      	mov	r0, r6
 8007b1c:	f7ff ffa6 	bl	8007a6c <sbrk_aligned>
 8007b20:	3001      	adds	r0, #1
 8007b22:	d03a      	beq.n	8007b9a <_malloc_r+0xea>
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	442b      	add	r3, r5
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	bb62      	cbnz	r2, 8007b8c <_malloc_r+0xdc>
 8007b32:	f8c8 7000 	str.w	r7, [r8]
 8007b36:	e00f      	b.n	8007b58 <_malloc_r+0xa8>
 8007b38:	6822      	ldr	r2, [r4, #0]
 8007b3a:	1b52      	subs	r2, r2, r5
 8007b3c:	d420      	bmi.n	8007b80 <_malloc_r+0xd0>
 8007b3e:	2a0b      	cmp	r2, #11
 8007b40:	d917      	bls.n	8007b72 <_malloc_r+0xc2>
 8007b42:	1961      	adds	r1, r4, r5
 8007b44:	42a3      	cmp	r3, r4
 8007b46:	6025      	str	r5, [r4, #0]
 8007b48:	bf18      	it	ne
 8007b4a:	6059      	strne	r1, [r3, #4]
 8007b4c:	6863      	ldr	r3, [r4, #4]
 8007b4e:	bf08      	it	eq
 8007b50:	f8c8 1000 	streq.w	r1, [r8]
 8007b54:	5162      	str	r2, [r4, r5]
 8007b56:	604b      	str	r3, [r1, #4]
 8007b58:	4630      	mov	r0, r6
 8007b5a:	f000 f82f 	bl	8007bbc <__malloc_unlock>
 8007b5e:	f104 000b 	add.w	r0, r4, #11
 8007b62:	1d23      	adds	r3, r4, #4
 8007b64:	f020 0007 	bic.w	r0, r0, #7
 8007b68:	1ac2      	subs	r2, r0, r3
 8007b6a:	bf1c      	itt	ne
 8007b6c:	1a1b      	subne	r3, r3, r0
 8007b6e:	50a3      	strne	r3, [r4, r2]
 8007b70:	e7af      	b.n	8007ad2 <_malloc_r+0x22>
 8007b72:	6862      	ldr	r2, [r4, #4]
 8007b74:	42a3      	cmp	r3, r4
 8007b76:	bf0c      	ite	eq
 8007b78:	f8c8 2000 	streq.w	r2, [r8]
 8007b7c:	605a      	strne	r2, [r3, #4]
 8007b7e:	e7eb      	b.n	8007b58 <_malloc_r+0xa8>
 8007b80:	4623      	mov	r3, r4
 8007b82:	6864      	ldr	r4, [r4, #4]
 8007b84:	e7ae      	b.n	8007ae4 <_malloc_r+0x34>
 8007b86:	463c      	mov	r4, r7
 8007b88:	687f      	ldr	r7, [r7, #4]
 8007b8a:	e7b6      	b.n	8007afa <_malloc_r+0x4a>
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	d1fb      	bne.n	8007b8c <_malloc_r+0xdc>
 8007b94:	2300      	movs	r3, #0
 8007b96:	6053      	str	r3, [r2, #4]
 8007b98:	e7de      	b.n	8007b58 <_malloc_r+0xa8>
 8007b9a:	230c      	movs	r3, #12
 8007b9c:	6033      	str	r3, [r6, #0]
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	f000 f80c 	bl	8007bbc <__malloc_unlock>
 8007ba4:	e794      	b.n	8007ad0 <_malloc_r+0x20>
 8007ba6:	6005      	str	r5, [r0, #0]
 8007ba8:	e7d6      	b.n	8007b58 <_malloc_r+0xa8>
 8007baa:	bf00      	nop
 8007bac:	20004ddc 	.word	0x20004ddc

08007bb0 <__malloc_lock>:
 8007bb0:	4801      	ldr	r0, [pc, #4]	@ (8007bb8 <__malloc_lock+0x8>)
 8007bb2:	f7ff bf01 	b.w	80079b8 <__retarget_lock_acquire_recursive>
 8007bb6:	bf00      	nop
 8007bb8:	20004dd4 	.word	0x20004dd4

08007bbc <__malloc_unlock>:
 8007bbc:	4801      	ldr	r0, [pc, #4]	@ (8007bc4 <__malloc_unlock+0x8>)
 8007bbe:	f7ff befc 	b.w	80079ba <__retarget_lock_release_recursive>
 8007bc2:	bf00      	nop
 8007bc4:	20004dd4 	.word	0x20004dd4

08007bc8 <__ssputs_r>:
 8007bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bcc:	688e      	ldr	r6, [r1, #8]
 8007bce:	461f      	mov	r7, r3
 8007bd0:	42be      	cmp	r6, r7
 8007bd2:	680b      	ldr	r3, [r1, #0]
 8007bd4:	4682      	mov	sl, r0
 8007bd6:	460c      	mov	r4, r1
 8007bd8:	4690      	mov	r8, r2
 8007bda:	d82d      	bhi.n	8007c38 <__ssputs_r+0x70>
 8007bdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007be0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007be4:	d026      	beq.n	8007c34 <__ssputs_r+0x6c>
 8007be6:	6965      	ldr	r5, [r4, #20]
 8007be8:	6909      	ldr	r1, [r1, #16]
 8007bea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bee:	eba3 0901 	sub.w	r9, r3, r1
 8007bf2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bf6:	1c7b      	adds	r3, r7, #1
 8007bf8:	444b      	add	r3, r9
 8007bfa:	106d      	asrs	r5, r5, #1
 8007bfc:	429d      	cmp	r5, r3
 8007bfe:	bf38      	it	cc
 8007c00:	461d      	movcc	r5, r3
 8007c02:	0553      	lsls	r3, r2, #21
 8007c04:	d527      	bpl.n	8007c56 <__ssputs_r+0x8e>
 8007c06:	4629      	mov	r1, r5
 8007c08:	f7ff ff52 	bl	8007ab0 <_malloc_r>
 8007c0c:	4606      	mov	r6, r0
 8007c0e:	b360      	cbz	r0, 8007c6a <__ssputs_r+0xa2>
 8007c10:	6921      	ldr	r1, [r4, #16]
 8007c12:	464a      	mov	r2, r9
 8007c14:	f7ff fed2 	bl	80079bc <memcpy>
 8007c18:	89a3      	ldrh	r3, [r4, #12]
 8007c1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c22:	81a3      	strh	r3, [r4, #12]
 8007c24:	6126      	str	r6, [r4, #16]
 8007c26:	6165      	str	r5, [r4, #20]
 8007c28:	444e      	add	r6, r9
 8007c2a:	eba5 0509 	sub.w	r5, r5, r9
 8007c2e:	6026      	str	r6, [r4, #0]
 8007c30:	60a5      	str	r5, [r4, #8]
 8007c32:	463e      	mov	r6, r7
 8007c34:	42be      	cmp	r6, r7
 8007c36:	d900      	bls.n	8007c3a <__ssputs_r+0x72>
 8007c38:	463e      	mov	r6, r7
 8007c3a:	6820      	ldr	r0, [r4, #0]
 8007c3c:	4632      	mov	r2, r6
 8007c3e:	4641      	mov	r1, r8
 8007c40:	f000 faa6 	bl	8008190 <memmove>
 8007c44:	68a3      	ldr	r3, [r4, #8]
 8007c46:	1b9b      	subs	r3, r3, r6
 8007c48:	60a3      	str	r3, [r4, #8]
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	4433      	add	r3, r6
 8007c4e:	6023      	str	r3, [r4, #0]
 8007c50:	2000      	movs	r0, #0
 8007c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c56:	462a      	mov	r2, r5
 8007c58:	f000 fac4 	bl	80081e4 <_realloc_r>
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d1e0      	bne.n	8007c24 <__ssputs_r+0x5c>
 8007c62:	6921      	ldr	r1, [r4, #16]
 8007c64:	4650      	mov	r0, sl
 8007c66:	f7ff feb7 	bl	80079d8 <_free_r>
 8007c6a:	230c      	movs	r3, #12
 8007c6c:	f8ca 3000 	str.w	r3, [sl]
 8007c70:	89a3      	ldrh	r3, [r4, #12]
 8007c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c76:	81a3      	strh	r3, [r4, #12]
 8007c78:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7c:	e7e9      	b.n	8007c52 <__ssputs_r+0x8a>
	...

08007c80 <_svfiprintf_r>:
 8007c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c84:	4698      	mov	r8, r3
 8007c86:	898b      	ldrh	r3, [r1, #12]
 8007c88:	061b      	lsls	r3, r3, #24
 8007c8a:	b09d      	sub	sp, #116	@ 0x74
 8007c8c:	4607      	mov	r7, r0
 8007c8e:	460d      	mov	r5, r1
 8007c90:	4614      	mov	r4, r2
 8007c92:	d510      	bpl.n	8007cb6 <_svfiprintf_r+0x36>
 8007c94:	690b      	ldr	r3, [r1, #16]
 8007c96:	b973      	cbnz	r3, 8007cb6 <_svfiprintf_r+0x36>
 8007c98:	2140      	movs	r1, #64	@ 0x40
 8007c9a:	f7ff ff09 	bl	8007ab0 <_malloc_r>
 8007c9e:	6028      	str	r0, [r5, #0]
 8007ca0:	6128      	str	r0, [r5, #16]
 8007ca2:	b930      	cbnz	r0, 8007cb2 <_svfiprintf_r+0x32>
 8007ca4:	230c      	movs	r3, #12
 8007ca6:	603b      	str	r3, [r7, #0]
 8007ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cac:	b01d      	add	sp, #116	@ 0x74
 8007cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb2:	2340      	movs	r3, #64	@ 0x40
 8007cb4:	616b      	str	r3, [r5, #20]
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cba:	2320      	movs	r3, #32
 8007cbc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cc4:	2330      	movs	r3, #48	@ 0x30
 8007cc6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e64 <_svfiprintf_r+0x1e4>
 8007cca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cce:	f04f 0901 	mov.w	r9, #1
 8007cd2:	4623      	mov	r3, r4
 8007cd4:	469a      	mov	sl, r3
 8007cd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cda:	b10a      	cbz	r2, 8007ce0 <_svfiprintf_r+0x60>
 8007cdc:	2a25      	cmp	r2, #37	@ 0x25
 8007cde:	d1f9      	bne.n	8007cd4 <_svfiprintf_r+0x54>
 8007ce0:	ebba 0b04 	subs.w	fp, sl, r4
 8007ce4:	d00b      	beq.n	8007cfe <_svfiprintf_r+0x7e>
 8007ce6:	465b      	mov	r3, fp
 8007ce8:	4622      	mov	r2, r4
 8007cea:	4629      	mov	r1, r5
 8007cec:	4638      	mov	r0, r7
 8007cee:	f7ff ff6b 	bl	8007bc8 <__ssputs_r>
 8007cf2:	3001      	adds	r0, #1
 8007cf4:	f000 80a7 	beq.w	8007e46 <_svfiprintf_r+0x1c6>
 8007cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cfa:	445a      	add	r2, fp
 8007cfc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	f000 809f 	beq.w	8007e46 <_svfiprintf_r+0x1c6>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d12:	f10a 0a01 	add.w	sl, sl, #1
 8007d16:	9304      	str	r3, [sp, #16]
 8007d18:	9307      	str	r3, [sp, #28]
 8007d1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d20:	4654      	mov	r4, sl
 8007d22:	2205      	movs	r2, #5
 8007d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d28:	484e      	ldr	r0, [pc, #312]	@ (8007e64 <_svfiprintf_r+0x1e4>)
 8007d2a:	f7f8 fa61 	bl	80001f0 <memchr>
 8007d2e:	9a04      	ldr	r2, [sp, #16]
 8007d30:	b9d8      	cbnz	r0, 8007d6a <_svfiprintf_r+0xea>
 8007d32:	06d0      	lsls	r0, r2, #27
 8007d34:	bf44      	itt	mi
 8007d36:	2320      	movmi	r3, #32
 8007d38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d3c:	0711      	lsls	r1, r2, #28
 8007d3e:	bf44      	itt	mi
 8007d40:	232b      	movmi	r3, #43	@ 0x2b
 8007d42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d46:	f89a 3000 	ldrb.w	r3, [sl]
 8007d4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d4c:	d015      	beq.n	8007d7a <_svfiprintf_r+0xfa>
 8007d4e:	9a07      	ldr	r2, [sp, #28]
 8007d50:	4654      	mov	r4, sl
 8007d52:	2000      	movs	r0, #0
 8007d54:	f04f 0c0a 	mov.w	ip, #10
 8007d58:	4621      	mov	r1, r4
 8007d5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d5e:	3b30      	subs	r3, #48	@ 0x30
 8007d60:	2b09      	cmp	r3, #9
 8007d62:	d94b      	bls.n	8007dfc <_svfiprintf_r+0x17c>
 8007d64:	b1b0      	cbz	r0, 8007d94 <_svfiprintf_r+0x114>
 8007d66:	9207      	str	r2, [sp, #28]
 8007d68:	e014      	b.n	8007d94 <_svfiprintf_r+0x114>
 8007d6a:	eba0 0308 	sub.w	r3, r0, r8
 8007d6e:	fa09 f303 	lsl.w	r3, r9, r3
 8007d72:	4313      	orrs	r3, r2
 8007d74:	9304      	str	r3, [sp, #16]
 8007d76:	46a2      	mov	sl, r4
 8007d78:	e7d2      	b.n	8007d20 <_svfiprintf_r+0xa0>
 8007d7a:	9b03      	ldr	r3, [sp, #12]
 8007d7c:	1d19      	adds	r1, r3, #4
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	9103      	str	r1, [sp, #12]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	bfbb      	ittet	lt
 8007d86:	425b      	neglt	r3, r3
 8007d88:	f042 0202 	orrlt.w	r2, r2, #2
 8007d8c:	9307      	strge	r3, [sp, #28]
 8007d8e:	9307      	strlt	r3, [sp, #28]
 8007d90:	bfb8      	it	lt
 8007d92:	9204      	strlt	r2, [sp, #16]
 8007d94:	7823      	ldrb	r3, [r4, #0]
 8007d96:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d98:	d10a      	bne.n	8007db0 <_svfiprintf_r+0x130>
 8007d9a:	7863      	ldrb	r3, [r4, #1]
 8007d9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d9e:	d132      	bne.n	8007e06 <_svfiprintf_r+0x186>
 8007da0:	9b03      	ldr	r3, [sp, #12]
 8007da2:	1d1a      	adds	r2, r3, #4
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	9203      	str	r2, [sp, #12]
 8007da8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007dac:	3402      	adds	r4, #2
 8007dae:	9305      	str	r3, [sp, #20]
 8007db0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007e74 <_svfiprintf_r+0x1f4>
 8007db4:	7821      	ldrb	r1, [r4, #0]
 8007db6:	2203      	movs	r2, #3
 8007db8:	4650      	mov	r0, sl
 8007dba:	f7f8 fa19 	bl	80001f0 <memchr>
 8007dbe:	b138      	cbz	r0, 8007dd0 <_svfiprintf_r+0x150>
 8007dc0:	9b04      	ldr	r3, [sp, #16]
 8007dc2:	eba0 000a 	sub.w	r0, r0, sl
 8007dc6:	2240      	movs	r2, #64	@ 0x40
 8007dc8:	4082      	lsls	r2, r0
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	3401      	adds	r4, #1
 8007dce:	9304      	str	r3, [sp, #16]
 8007dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd4:	4824      	ldr	r0, [pc, #144]	@ (8007e68 <_svfiprintf_r+0x1e8>)
 8007dd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dda:	2206      	movs	r2, #6
 8007ddc:	f7f8 fa08 	bl	80001f0 <memchr>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	d036      	beq.n	8007e52 <_svfiprintf_r+0x1d2>
 8007de4:	4b21      	ldr	r3, [pc, #132]	@ (8007e6c <_svfiprintf_r+0x1ec>)
 8007de6:	bb1b      	cbnz	r3, 8007e30 <_svfiprintf_r+0x1b0>
 8007de8:	9b03      	ldr	r3, [sp, #12]
 8007dea:	3307      	adds	r3, #7
 8007dec:	f023 0307 	bic.w	r3, r3, #7
 8007df0:	3308      	adds	r3, #8
 8007df2:	9303      	str	r3, [sp, #12]
 8007df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df6:	4433      	add	r3, r6
 8007df8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dfa:	e76a      	b.n	8007cd2 <_svfiprintf_r+0x52>
 8007dfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e00:	460c      	mov	r4, r1
 8007e02:	2001      	movs	r0, #1
 8007e04:	e7a8      	b.n	8007d58 <_svfiprintf_r+0xd8>
 8007e06:	2300      	movs	r3, #0
 8007e08:	3401      	adds	r4, #1
 8007e0a:	9305      	str	r3, [sp, #20]
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	f04f 0c0a 	mov.w	ip, #10
 8007e12:	4620      	mov	r0, r4
 8007e14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e18:	3a30      	subs	r2, #48	@ 0x30
 8007e1a:	2a09      	cmp	r2, #9
 8007e1c:	d903      	bls.n	8007e26 <_svfiprintf_r+0x1a6>
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d0c6      	beq.n	8007db0 <_svfiprintf_r+0x130>
 8007e22:	9105      	str	r1, [sp, #20]
 8007e24:	e7c4      	b.n	8007db0 <_svfiprintf_r+0x130>
 8007e26:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e7f0      	b.n	8007e12 <_svfiprintf_r+0x192>
 8007e30:	ab03      	add	r3, sp, #12
 8007e32:	9300      	str	r3, [sp, #0]
 8007e34:	462a      	mov	r2, r5
 8007e36:	4b0e      	ldr	r3, [pc, #56]	@ (8007e70 <_svfiprintf_r+0x1f0>)
 8007e38:	a904      	add	r1, sp, #16
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	f3af 8000 	nop.w
 8007e40:	1c42      	adds	r2, r0, #1
 8007e42:	4606      	mov	r6, r0
 8007e44:	d1d6      	bne.n	8007df4 <_svfiprintf_r+0x174>
 8007e46:	89ab      	ldrh	r3, [r5, #12]
 8007e48:	065b      	lsls	r3, r3, #25
 8007e4a:	f53f af2d 	bmi.w	8007ca8 <_svfiprintf_r+0x28>
 8007e4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e50:	e72c      	b.n	8007cac <_svfiprintf_r+0x2c>
 8007e52:	ab03      	add	r3, sp, #12
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	462a      	mov	r2, r5
 8007e58:	4b05      	ldr	r3, [pc, #20]	@ (8007e70 <_svfiprintf_r+0x1f0>)
 8007e5a:	a904      	add	r1, sp, #16
 8007e5c:	4638      	mov	r0, r7
 8007e5e:	f000 f879 	bl	8007f54 <_printf_i>
 8007e62:	e7ed      	b.n	8007e40 <_svfiprintf_r+0x1c0>
 8007e64:	08008414 	.word	0x08008414
 8007e68:	0800841e 	.word	0x0800841e
 8007e6c:	00000000 	.word	0x00000000
 8007e70:	08007bc9 	.word	0x08007bc9
 8007e74:	0800841a 	.word	0x0800841a

08007e78 <_printf_common>:
 8007e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e7c:	4616      	mov	r6, r2
 8007e7e:	4698      	mov	r8, r3
 8007e80:	688a      	ldr	r2, [r1, #8]
 8007e82:	690b      	ldr	r3, [r1, #16]
 8007e84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	bfb8      	it	lt
 8007e8c:	4613      	movlt	r3, r2
 8007e8e:	6033      	str	r3, [r6, #0]
 8007e90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e94:	4607      	mov	r7, r0
 8007e96:	460c      	mov	r4, r1
 8007e98:	b10a      	cbz	r2, 8007e9e <_printf_common+0x26>
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	6033      	str	r3, [r6, #0]
 8007e9e:	6823      	ldr	r3, [r4, #0]
 8007ea0:	0699      	lsls	r1, r3, #26
 8007ea2:	bf42      	ittt	mi
 8007ea4:	6833      	ldrmi	r3, [r6, #0]
 8007ea6:	3302      	addmi	r3, #2
 8007ea8:	6033      	strmi	r3, [r6, #0]
 8007eaa:	6825      	ldr	r5, [r4, #0]
 8007eac:	f015 0506 	ands.w	r5, r5, #6
 8007eb0:	d106      	bne.n	8007ec0 <_printf_common+0x48>
 8007eb2:	f104 0a19 	add.w	sl, r4, #25
 8007eb6:	68e3      	ldr	r3, [r4, #12]
 8007eb8:	6832      	ldr	r2, [r6, #0]
 8007eba:	1a9b      	subs	r3, r3, r2
 8007ebc:	42ab      	cmp	r3, r5
 8007ebe:	dc26      	bgt.n	8007f0e <_printf_common+0x96>
 8007ec0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ec4:	6822      	ldr	r2, [r4, #0]
 8007ec6:	3b00      	subs	r3, #0
 8007ec8:	bf18      	it	ne
 8007eca:	2301      	movne	r3, #1
 8007ecc:	0692      	lsls	r2, r2, #26
 8007ece:	d42b      	bmi.n	8007f28 <_printf_common+0xb0>
 8007ed0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ed4:	4641      	mov	r1, r8
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	47c8      	blx	r9
 8007eda:	3001      	adds	r0, #1
 8007edc:	d01e      	beq.n	8007f1c <_printf_common+0xa4>
 8007ede:	6823      	ldr	r3, [r4, #0]
 8007ee0:	6922      	ldr	r2, [r4, #16]
 8007ee2:	f003 0306 	and.w	r3, r3, #6
 8007ee6:	2b04      	cmp	r3, #4
 8007ee8:	bf02      	ittt	eq
 8007eea:	68e5      	ldreq	r5, [r4, #12]
 8007eec:	6833      	ldreq	r3, [r6, #0]
 8007eee:	1aed      	subeq	r5, r5, r3
 8007ef0:	68a3      	ldr	r3, [r4, #8]
 8007ef2:	bf0c      	ite	eq
 8007ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ef8:	2500      	movne	r5, #0
 8007efa:	4293      	cmp	r3, r2
 8007efc:	bfc4      	itt	gt
 8007efe:	1a9b      	subgt	r3, r3, r2
 8007f00:	18ed      	addgt	r5, r5, r3
 8007f02:	2600      	movs	r6, #0
 8007f04:	341a      	adds	r4, #26
 8007f06:	42b5      	cmp	r5, r6
 8007f08:	d11a      	bne.n	8007f40 <_printf_common+0xc8>
 8007f0a:	2000      	movs	r0, #0
 8007f0c:	e008      	b.n	8007f20 <_printf_common+0xa8>
 8007f0e:	2301      	movs	r3, #1
 8007f10:	4652      	mov	r2, sl
 8007f12:	4641      	mov	r1, r8
 8007f14:	4638      	mov	r0, r7
 8007f16:	47c8      	blx	r9
 8007f18:	3001      	adds	r0, #1
 8007f1a:	d103      	bne.n	8007f24 <_printf_common+0xac>
 8007f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f24:	3501      	adds	r5, #1
 8007f26:	e7c6      	b.n	8007eb6 <_printf_common+0x3e>
 8007f28:	18e1      	adds	r1, r4, r3
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	2030      	movs	r0, #48	@ 0x30
 8007f2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f32:	4422      	add	r2, r4
 8007f34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f3c:	3302      	adds	r3, #2
 8007f3e:	e7c7      	b.n	8007ed0 <_printf_common+0x58>
 8007f40:	2301      	movs	r3, #1
 8007f42:	4622      	mov	r2, r4
 8007f44:	4641      	mov	r1, r8
 8007f46:	4638      	mov	r0, r7
 8007f48:	47c8      	blx	r9
 8007f4a:	3001      	adds	r0, #1
 8007f4c:	d0e6      	beq.n	8007f1c <_printf_common+0xa4>
 8007f4e:	3601      	adds	r6, #1
 8007f50:	e7d9      	b.n	8007f06 <_printf_common+0x8e>
	...

08007f54 <_printf_i>:
 8007f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f58:	7e0f      	ldrb	r7, [r1, #24]
 8007f5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f5c:	2f78      	cmp	r7, #120	@ 0x78
 8007f5e:	4691      	mov	r9, r2
 8007f60:	4680      	mov	r8, r0
 8007f62:	460c      	mov	r4, r1
 8007f64:	469a      	mov	sl, r3
 8007f66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f6a:	d807      	bhi.n	8007f7c <_printf_i+0x28>
 8007f6c:	2f62      	cmp	r7, #98	@ 0x62
 8007f6e:	d80a      	bhi.n	8007f86 <_printf_i+0x32>
 8007f70:	2f00      	cmp	r7, #0
 8007f72:	f000 80d1 	beq.w	8008118 <_printf_i+0x1c4>
 8007f76:	2f58      	cmp	r7, #88	@ 0x58
 8007f78:	f000 80b8 	beq.w	80080ec <_printf_i+0x198>
 8007f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f84:	e03a      	b.n	8007ffc <_printf_i+0xa8>
 8007f86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f8a:	2b15      	cmp	r3, #21
 8007f8c:	d8f6      	bhi.n	8007f7c <_printf_i+0x28>
 8007f8e:	a101      	add	r1, pc, #4	@ (adr r1, 8007f94 <_printf_i+0x40>)
 8007f90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f94:	08007fed 	.word	0x08007fed
 8007f98:	08008001 	.word	0x08008001
 8007f9c:	08007f7d 	.word	0x08007f7d
 8007fa0:	08007f7d 	.word	0x08007f7d
 8007fa4:	08007f7d 	.word	0x08007f7d
 8007fa8:	08007f7d 	.word	0x08007f7d
 8007fac:	08008001 	.word	0x08008001
 8007fb0:	08007f7d 	.word	0x08007f7d
 8007fb4:	08007f7d 	.word	0x08007f7d
 8007fb8:	08007f7d 	.word	0x08007f7d
 8007fbc:	08007f7d 	.word	0x08007f7d
 8007fc0:	080080ff 	.word	0x080080ff
 8007fc4:	0800802b 	.word	0x0800802b
 8007fc8:	080080b9 	.word	0x080080b9
 8007fcc:	08007f7d 	.word	0x08007f7d
 8007fd0:	08007f7d 	.word	0x08007f7d
 8007fd4:	08008121 	.word	0x08008121
 8007fd8:	08007f7d 	.word	0x08007f7d
 8007fdc:	0800802b 	.word	0x0800802b
 8007fe0:	08007f7d 	.word	0x08007f7d
 8007fe4:	08007f7d 	.word	0x08007f7d
 8007fe8:	080080c1 	.word	0x080080c1
 8007fec:	6833      	ldr	r3, [r6, #0]
 8007fee:	1d1a      	adds	r2, r3, #4
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	6032      	str	r2, [r6, #0]
 8007ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ff8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e09c      	b.n	800813a <_printf_i+0x1e6>
 8008000:	6833      	ldr	r3, [r6, #0]
 8008002:	6820      	ldr	r0, [r4, #0]
 8008004:	1d19      	adds	r1, r3, #4
 8008006:	6031      	str	r1, [r6, #0]
 8008008:	0606      	lsls	r6, r0, #24
 800800a:	d501      	bpl.n	8008010 <_printf_i+0xbc>
 800800c:	681d      	ldr	r5, [r3, #0]
 800800e:	e003      	b.n	8008018 <_printf_i+0xc4>
 8008010:	0645      	lsls	r5, r0, #25
 8008012:	d5fb      	bpl.n	800800c <_printf_i+0xb8>
 8008014:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008018:	2d00      	cmp	r5, #0
 800801a:	da03      	bge.n	8008024 <_printf_i+0xd0>
 800801c:	232d      	movs	r3, #45	@ 0x2d
 800801e:	426d      	negs	r5, r5
 8008020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008024:	4858      	ldr	r0, [pc, #352]	@ (8008188 <_printf_i+0x234>)
 8008026:	230a      	movs	r3, #10
 8008028:	e011      	b.n	800804e <_printf_i+0xfa>
 800802a:	6821      	ldr	r1, [r4, #0]
 800802c:	6833      	ldr	r3, [r6, #0]
 800802e:	0608      	lsls	r0, r1, #24
 8008030:	f853 5b04 	ldr.w	r5, [r3], #4
 8008034:	d402      	bmi.n	800803c <_printf_i+0xe8>
 8008036:	0649      	lsls	r1, r1, #25
 8008038:	bf48      	it	mi
 800803a:	b2ad      	uxthmi	r5, r5
 800803c:	2f6f      	cmp	r7, #111	@ 0x6f
 800803e:	4852      	ldr	r0, [pc, #328]	@ (8008188 <_printf_i+0x234>)
 8008040:	6033      	str	r3, [r6, #0]
 8008042:	bf14      	ite	ne
 8008044:	230a      	movne	r3, #10
 8008046:	2308      	moveq	r3, #8
 8008048:	2100      	movs	r1, #0
 800804a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800804e:	6866      	ldr	r6, [r4, #4]
 8008050:	60a6      	str	r6, [r4, #8]
 8008052:	2e00      	cmp	r6, #0
 8008054:	db05      	blt.n	8008062 <_printf_i+0x10e>
 8008056:	6821      	ldr	r1, [r4, #0]
 8008058:	432e      	orrs	r6, r5
 800805a:	f021 0104 	bic.w	r1, r1, #4
 800805e:	6021      	str	r1, [r4, #0]
 8008060:	d04b      	beq.n	80080fa <_printf_i+0x1a6>
 8008062:	4616      	mov	r6, r2
 8008064:	fbb5 f1f3 	udiv	r1, r5, r3
 8008068:	fb03 5711 	mls	r7, r3, r1, r5
 800806c:	5dc7      	ldrb	r7, [r0, r7]
 800806e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008072:	462f      	mov	r7, r5
 8008074:	42bb      	cmp	r3, r7
 8008076:	460d      	mov	r5, r1
 8008078:	d9f4      	bls.n	8008064 <_printf_i+0x110>
 800807a:	2b08      	cmp	r3, #8
 800807c:	d10b      	bne.n	8008096 <_printf_i+0x142>
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	07df      	lsls	r7, r3, #31
 8008082:	d508      	bpl.n	8008096 <_printf_i+0x142>
 8008084:	6923      	ldr	r3, [r4, #16]
 8008086:	6861      	ldr	r1, [r4, #4]
 8008088:	4299      	cmp	r1, r3
 800808a:	bfde      	ittt	le
 800808c:	2330      	movle	r3, #48	@ 0x30
 800808e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008092:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008096:	1b92      	subs	r2, r2, r6
 8008098:	6122      	str	r2, [r4, #16]
 800809a:	f8cd a000 	str.w	sl, [sp]
 800809e:	464b      	mov	r3, r9
 80080a0:	aa03      	add	r2, sp, #12
 80080a2:	4621      	mov	r1, r4
 80080a4:	4640      	mov	r0, r8
 80080a6:	f7ff fee7 	bl	8007e78 <_printf_common>
 80080aa:	3001      	adds	r0, #1
 80080ac:	d14a      	bne.n	8008144 <_printf_i+0x1f0>
 80080ae:	f04f 30ff 	mov.w	r0, #4294967295
 80080b2:	b004      	add	sp, #16
 80080b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b8:	6823      	ldr	r3, [r4, #0]
 80080ba:	f043 0320 	orr.w	r3, r3, #32
 80080be:	6023      	str	r3, [r4, #0]
 80080c0:	4832      	ldr	r0, [pc, #200]	@ (800818c <_printf_i+0x238>)
 80080c2:	2778      	movs	r7, #120	@ 0x78
 80080c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080c8:	6823      	ldr	r3, [r4, #0]
 80080ca:	6831      	ldr	r1, [r6, #0]
 80080cc:	061f      	lsls	r7, r3, #24
 80080ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80080d2:	d402      	bmi.n	80080da <_printf_i+0x186>
 80080d4:	065f      	lsls	r7, r3, #25
 80080d6:	bf48      	it	mi
 80080d8:	b2ad      	uxthmi	r5, r5
 80080da:	6031      	str	r1, [r6, #0]
 80080dc:	07d9      	lsls	r1, r3, #31
 80080de:	bf44      	itt	mi
 80080e0:	f043 0320 	orrmi.w	r3, r3, #32
 80080e4:	6023      	strmi	r3, [r4, #0]
 80080e6:	b11d      	cbz	r5, 80080f0 <_printf_i+0x19c>
 80080e8:	2310      	movs	r3, #16
 80080ea:	e7ad      	b.n	8008048 <_printf_i+0xf4>
 80080ec:	4826      	ldr	r0, [pc, #152]	@ (8008188 <_printf_i+0x234>)
 80080ee:	e7e9      	b.n	80080c4 <_printf_i+0x170>
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	f023 0320 	bic.w	r3, r3, #32
 80080f6:	6023      	str	r3, [r4, #0]
 80080f8:	e7f6      	b.n	80080e8 <_printf_i+0x194>
 80080fa:	4616      	mov	r6, r2
 80080fc:	e7bd      	b.n	800807a <_printf_i+0x126>
 80080fe:	6833      	ldr	r3, [r6, #0]
 8008100:	6825      	ldr	r5, [r4, #0]
 8008102:	6961      	ldr	r1, [r4, #20]
 8008104:	1d18      	adds	r0, r3, #4
 8008106:	6030      	str	r0, [r6, #0]
 8008108:	062e      	lsls	r6, r5, #24
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	d501      	bpl.n	8008112 <_printf_i+0x1be>
 800810e:	6019      	str	r1, [r3, #0]
 8008110:	e002      	b.n	8008118 <_printf_i+0x1c4>
 8008112:	0668      	lsls	r0, r5, #25
 8008114:	d5fb      	bpl.n	800810e <_printf_i+0x1ba>
 8008116:	8019      	strh	r1, [r3, #0]
 8008118:	2300      	movs	r3, #0
 800811a:	6123      	str	r3, [r4, #16]
 800811c:	4616      	mov	r6, r2
 800811e:	e7bc      	b.n	800809a <_printf_i+0x146>
 8008120:	6833      	ldr	r3, [r6, #0]
 8008122:	1d1a      	adds	r2, r3, #4
 8008124:	6032      	str	r2, [r6, #0]
 8008126:	681e      	ldr	r6, [r3, #0]
 8008128:	6862      	ldr	r2, [r4, #4]
 800812a:	2100      	movs	r1, #0
 800812c:	4630      	mov	r0, r6
 800812e:	f7f8 f85f 	bl	80001f0 <memchr>
 8008132:	b108      	cbz	r0, 8008138 <_printf_i+0x1e4>
 8008134:	1b80      	subs	r0, r0, r6
 8008136:	6060      	str	r0, [r4, #4]
 8008138:	6863      	ldr	r3, [r4, #4]
 800813a:	6123      	str	r3, [r4, #16]
 800813c:	2300      	movs	r3, #0
 800813e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008142:	e7aa      	b.n	800809a <_printf_i+0x146>
 8008144:	6923      	ldr	r3, [r4, #16]
 8008146:	4632      	mov	r2, r6
 8008148:	4649      	mov	r1, r9
 800814a:	4640      	mov	r0, r8
 800814c:	47d0      	blx	sl
 800814e:	3001      	adds	r0, #1
 8008150:	d0ad      	beq.n	80080ae <_printf_i+0x15a>
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	079b      	lsls	r3, r3, #30
 8008156:	d413      	bmi.n	8008180 <_printf_i+0x22c>
 8008158:	68e0      	ldr	r0, [r4, #12]
 800815a:	9b03      	ldr	r3, [sp, #12]
 800815c:	4298      	cmp	r0, r3
 800815e:	bfb8      	it	lt
 8008160:	4618      	movlt	r0, r3
 8008162:	e7a6      	b.n	80080b2 <_printf_i+0x15e>
 8008164:	2301      	movs	r3, #1
 8008166:	4632      	mov	r2, r6
 8008168:	4649      	mov	r1, r9
 800816a:	4640      	mov	r0, r8
 800816c:	47d0      	blx	sl
 800816e:	3001      	adds	r0, #1
 8008170:	d09d      	beq.n	80080ae <_printf_i+0x15a>
 8008172:	3501      	adds	r5, #1
 8008174:	68e3      	ldr	r3, [r4, #12]
 8008176:	9903      	ldr	r1, [sp, #12]
 8008178:	1a5b      	subs	r3, r3, r1
 800817a:	42ab      	cmp	r3, r5
 800817c:	dcf2      	bgt.n	8008164 <_printf_i+0x210>
 800817e:	e7eb      	b.n	8008158 <_printf_i+0x204>
 8008180:	2500      	movs	r5, #0
 8008182:	f104 0619 	add.w	r6, r4, #25
 8008186:	e7f5      	b.n	8008174 <_printf_i+0x220>
 8008188:	08008425 	.word	0x08008425
 800818c:	08008436 	.word	0x08008436

08008190 <memmove>:
 8008190:	4288      	cmp	r0, r1
 8008192:	b510      	push	{r4, lr}
 8008194:	eb01 0402 	add.w	r4, r1, r2
 8008198:	d902      	bls.n	80081a0 <memmove+0x10>
 800819a:	4284      	cmp	r4, r0
 800819c:	4623      	mov	r3, r4
 800819e:	d807      	bhi.n	80081b0 <memmove+0x20>
 80081a0:	1e43      	subs	r3, r0, #1
 80081a2:	42a1      	cmp	r1, r4
 80081a4:	d008      	beq.n	80081b8 <memmove+0x28>
 80081a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081ae:	e7f8      	b.n	80081a2 <memmove+0x12>
 80081b0:	4402      	add	r2, r0
 80081b2:	4601      	mov	r1, r0
 80081b4:	428a      	cmp	r2, r1
 80081b6:	d100      	bne.n	80081ba <memmove+0x2a>
 80081b8:	bd10      	pop	{r4, pc}
 80081ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081c2:	e7f7      	b.n	80081b4 <memmove+0x24>

080081c4 <_sbrk_r>:
 80081c4:	b538      	push	{r3, r4, r5, lr}
 80081c6:	4d06      	ldr	r5, [pc, #24]	@ (80081e0 <_sbrk_r+0x1c>)
 80081c8:	2300      	movs	r3, #0
 80081ca:	4604      	mov	r4, r0
 80081cc:	4608      	mov	r0, r1
 80081ce:	602b      	str	r3, [r5, #0]
 80081d0:	f7f9 f80a 	bl	80011e8 <_sbrk>
 80081d4:	1c43      	adds	r3, r0, #1
 80081d6:	d102      	bne.n	80081de <_sbrk_r+0x1a>
 80081d8:	682b      	ldr	r3, [r5, #0]
 80081da:	b103      	cbz	r3, 80081de <_sbrk_r+0x1a>
 80081dc:	6023      	str	r3, [r4, #0]
 80081de:	bd38      	pop	{r3, r4, r5, pc}
 80081e0:	20004dd0 	.word	0x20004dd0

080081e4 <_realloc_r>:
 80081e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e8:	4607      	mov	r7, r0
 80081ea:	4614      	mov	r4, r2
 80081ec:	460d      	mov	r5, r1
 80081ee:	b921      	cbnz	r1, 80081fa <_realloc_r+0x16>
 80081f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081f4:	4611      	mov	r1, r2
 80081f6:	f7ff bc5b 	b.w	8007ab0 <_malloc_r>
 80081fa:	b92a      	cbnz	r2, 8008208 <_realloc_r+0x24>
 80081fc:	f7ff fbec 	bl	80079d8 <_free_r>
 8008200:	4625      	mov	r5, r4
 8008202:	4628      	mov	r0, r5
 8008204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008208:	f000 f81a 	bl	8008240 <_malloc_usable_size_r>
 800820c:	4284      	cmp	r4, r0
 800820e:	4606      	mov	r6, r0
 8008210:	d802      	bhi.n	8008218 <_realloc_r+0x34>
 8008212:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008216:	d8f4      	bhi.n	8008202 <_realloc_r+0x1e>
 8008218:	4621      	mov	r1, r4
 800821a:	4638      	mov	r0, r7
 800821c:	f7ff fc48 	bl	8007ab0 <_malloc_r>
 8008220:	4680      	mov	r8, r0
 8008222:	b908      	cbnz	r0, 8008228 <_realloc_r+0x44>
 8008224:	4645      	mov	r5, r8
 8008226:	e7ec      	b.n	8008202 <_realloc_r+0x1e>
 8008228:	42b4      	cmp	r4, r6
 800822a:	4622      	mov	r2, r4
 800822c:	4629      	mov	r1, r5
 800822e:	bf28      	it	cs
 8008230:	4632      	movcs	r2, r6
 8008232:	f7ff fbc3 	bl	80079bc <memcpy>
 8008236:	4629      	mov	r1, r5
 8008238:	4638      	mov	r0, r7
 800823a:	f7ff fbcd 	bl	80079d8 <_free_r>
 800823e:	e7f1      	b.n	8008224 <_realloc_r+0x40>

08008240 <_malloc_usable_size_r>:
 8008240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008244:	1f18      	subs	r0, r3, #4
 8008246:	2b00      	cmp	r3, #0
 8008248:	bfbc      	itt	lt
 800824a:	580b      	ldrlt	r3, [r1, r0]
 800824c:	18c0      	addlt	r0, r0, r3
 800824e:	4770      	bx	lr

08008250 <_init>:
 8008250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008252:	bf00      	nop
 8008254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008256:	bc08      	pop	{r3}
 8008258:	469e      	mov	lr, r3
 800825a:	4770      	bx	lr

0800825c <_fini>:
 800825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825e:	bf00      	nop
 8008260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008262:	bc08      	pop	{r3}
 8008264:	469e      	mov	lr, r3
 8008266:	4770      	bx	lr
