<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2016</title><link href="http://dblp.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /><link rel="canonical" href="http://dblp.uni-trier.de/db/conf/hpca/hpca2016" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy permanent" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<!-- div class="message modest" data-version="2016-02-19">We would like to express our heartfelt thanks to the many users who have sent us their remarks and constructive critizisms during the past weeks. Your detailed comments have been very informative and extremely helpful. Of course, you may keep <a href="http://dblp.org/db/about/team.html">contacting us to send us your feedback.</a></div -->
</div>
<div class="llogo"><a href="http://dblp.uni-trier.de"><img alt="dblp computer science bibliography" src="http://dblp.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2016">22. HPCA 2016:
Barcelona, Spain</h1>
<p>Listing of the <a href="http://dblp.uni-trier.de">DBLP Bibliography Server</a> - <a href="http://dblp.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.uni-trier.de/db/hy/conf/hpca/hpca2016">modern</a><br />Other mirrors: <a href="http://dblp2.uni-trier.de/db/hc/conf/hpca/hpca2016">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2016">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.uni-trier.de//db/conf/hpca/index.html">back to HPCA</a></p> 
<ul>
</ul>

 

<h2>Session 1A - Hardware Accelerators</h2>
 

<ul>
<li id="BojnordiI16"><a href="http://dblp.uni-trier.de/pers/hc/b/Bojnordi:Mahdi_Nazm">Mahdi Nazm Bojnordi</a>, <a href="http://dblp.uni-trier.de/pers/hc/i/Ipek:Engin">Engin Ipek</a>:<br /><b>Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning.</b> 1-13<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446049"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/BojnordiI16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/BojnordiI16.xml">XML</a></small></small></li>
<li id="MahajanPASYKE16"><a href="http://dblp.uni-trier.de/pers/hc/m/Mahajan:Divya">Divya Mahajan</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Jongse">Jongse Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Amaro:Emmanuel">Emmanuel Amaro</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sharma:Hardik">Hardik Sharma</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yazdanbakhsh:Amir">Amir Yazdanbakhsh</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Joon_Kyung">Joon Kyung Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Esmaeilzadeh:Hadi">Hadi Esmaeilzadeh</a>:<br /><b>TABLA: A unified template-based framework for accelerating statistical machine learning.</b> 14-26<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446050"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/MahajanPASYKE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/MahajanPASYKE16.xml">XML</a></small></small></li>
<li id="NowatzkiGSW16"><a href="http://dblp.uni-trier.de/pers/hc/n/Nowatzki:Tony">Tony Nowatzki</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gangadhar:Vinay">Vinay Gangadhar</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wright:Greg">Greg Wright</a>:<br /><b>Pushing the limits of accelerator efficiency while retaining programmability.</b> 27-39<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446051"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/NowatzkiGSW16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/NowatzkiGSW16.xml">XML</a></small></small></li>
</ul>



<h2>Session 1B - Mobile/IoT</h2>
 

<ul>
<li id="ChenLKBDM16"><a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Yajing">Yajing Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lu:Shengshuo">Shengshuo Lu</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Hun=Seok">Hun-Seok Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Blaauw:David">David Blaauw</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>A low power software-defined-radio baseband processor for the Internet of Things.</b> 40-51<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446052"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ChenLKBDM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ChenLKBDM16.xml">XML</a></small></small></li>
<li id="GaudetteWV16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gaudette:Benjamin">Benjamin Gaudette</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wu:Carole=Jean">Carole-Jean Wu</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Vrudhula:Sarma_B=_K=">Sarma B. K. Vrudhula</a>:<br /><b>Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.</b> 52-63<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446053"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/GaudetteWV16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/GaudetteWV16.xml">XML</a></small></small></li>
<li id="HalpernZR16"><a href="http://dblp.uni-trier.de/pers/hc/h/Halpern:Matthew">Matthew Halpern</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhu:Yuhao">Yuhao Zhu</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Reddi:Vijay_Janapa">Vijay Janapa Reddi</a>:<br /><b>Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction.</b> 64-76<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446054"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/HalpernZR16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/HalpernZR16.xml">XML</a></small></small></li>
</ul>



<h2>Session 2A - Non-volatile Memories</h2>
 

<ul>
<li id="DoshiGV16"><a href="http://dblp.uni-trier.de/pers/hc/d/Doshi:Kshitij">Kshitij Doshi</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Giles:Ellis">Ellis Giles</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Varman:Peter_J=">Peter J. Varman</a>:<br /><b>Atomic persistence for SCM with a non-intrusive backend controller.</b> 77-89<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446055"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/DoshiGV16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/DoshiGV16.xml">XML</a></small></small></li>
<li id="PalangappaM16"><a href="http://dblp.uni-trier.de/pers/hc/p/Palangappa:Poovaiah_M=">Poovaiah M. Palangappa</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mohanram:Kartik">Kartik Mohanram</a>:<br /><b>CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM.</b> 90-101<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446056"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/PalangappaM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/PalangappaM16.xml">XML</a></small></small></li>
<li id="Lastras-Montano16"><a href="http://dblp.uni-trier.de/pers/hc/l/Lastras=Monta=ntilde=o:Miguel_Angel">Miguel Angel Lastras-Monta&#241;o</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Ghofrani:Amirali">Amirali Ghofrani</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cheng:Kwang=Ting">Kwang-Ting Cheng</a>:<br /><b>A low-power hybrid reconfigurable architecture for resistive random-access memories.</b> 102-113<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446057"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/Lastras-Montano16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/Lastras-Montano16.xml">XML</a></small></small></li>
</ul>



<h2>Session 2B - Reconfigurable Architectures</h2>
 

<ul>
<li id="WangHZJ16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Ze=ke">Ze-ke Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/He:Bingsheng">Bingsheng He</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Wei">Wei Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jiang:Shunning">Shunning Jiang</a>:<br /><b>A performance analysis framework for optimizing OpenCL applications on FPGAs.</b> 114-125<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446058"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/WangHZJ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/WangHZJ16.xml">XML</a></small></small></li>
<li id="GaoK16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gao:Mingyu">Mingyu Gao</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>:<br /><b>HRL: Efficient and flexible reconfigurable logic for near-data processing.</b> 126-137<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446059"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/GaoK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/GaoK16.xml">XML</a></small></small></li>
<li id="WatkinsNC16"><a href="http://dblp.uni-trier.de/pers/hc/w/Watkins:Matthew_A=">Matthew A. Watkins</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nowatzki:Tony">Tony Nowatzki</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Carno:Anthony">Anthony Carno</a>:<br /><b>Software transparent dynamic binary translation for coarse-grain reconfigurable architectures.</b> 138-150<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446060"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/WatkinsNC16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/WatkinsNC16.xml">XML</a></small></small></li>
</ul>



<h2>Session 3A - GPUs</h2>
 

<ul>
<li id="ThomasBSZT16"><a href="http://dblp.uni-trier.de/pers/hc/t/Thomas:Renji">Renji Thomas</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Barber:Kristin">Kristin Barber</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sedaghati:Naser">Naser Sedaghati</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhou:Li">Li Zhou</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Teodorescu:Radu">Radu Teodorescu</a>:<br /><b>Core tunneling: Variation-aware voltage noise mitigation in GPUs.</b> 151-162<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446061"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ThomasBSZT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ThomasBSZT16.xml">XML</a></small></small></li>
<li id="LeeRKKYA16"><a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Sangpil">Sangpil Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ro:Won_Woo">Won Woo Ro</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Keunsoo">Keunsoo Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Koo:Gunjae">Gunjae Koo</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Myung_Kuk">Myung Kuk Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>Warped-preexecution: A GPU pre-execution approach for improving latency hiding.</b> 163-175<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446062"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/LeeRKKYA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/LeeRKKYA16.xml">XML</a></small></small></li>
<li id="0001KA16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wong_0001:Daniel">Daniel Wong</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>Approximating warps with intra-warp operand value similarity.</b> 176-187<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446063"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/0001KA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/0001KA16.xml">XML</a></small></small></li>
<li id="PekhimenkoBVMMK16"><a href="http://dblp.uni-trier.de/pers/hc/p/Pekhimenko:Gennady">Gennady Pekhimenko</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bolotin:Evgeny">Evgeny Bolotin</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Vijaykumar:Nandita">Nandita Vijaykumar</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>A case for toggle-aware compression for GPU systems.</b> 188-200<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446064"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/PekhimenkoBVMMK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/PekhimenkoBVMMK16.xml">XML</a></small></small></li>
</ul>



<h2>Session 3B - Caches</h2>
 

<ul>
<li id="TeranTWJ16"><a href="http://dblp.uni-trier.de/pers/hc/t/Teran:Elvira">Elvira Teran</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tian:Yingying">Yingying Tian</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Zhe">Zhe Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>:<br /><b>Minimal disturbance placement and promotion.</b> 201-211<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446065"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/TeranTWJ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/TeranTWJ16.xml">XML</a></small></small></li>
<li id="YoonS16"><a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Hongil">Hongil Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Revisiting virtual L1 caches: A practical design using dynamic synonym remapping.</b> 212-224<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446066"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/YoonS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/YoonS16.xml">XML</a></small></small></li>
<li id="BeckmannS16"><a href="http://dblp.uni-trier.de/pers/hc/b/Beckmann:Nathan">Nathan Beckmann</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sanchez:Daniel">Daniel Sanchez</a>:<br /><b>Modeling cache performance beyond LRU.</b> 225-236<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446067"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/BeckmannS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/BeckmannS16.xml">XML</a></small></small></li>
<li id="JangLKKKJL16"><a href="http://dblp.uni-trier.de/pers/hc/j/Jang:Hakbeom">Hakbeom Jang</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Yongjun">Yongjun Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:JongWon">JongWon Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Youngsok">Youngsok Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Jangwoo">Jangwoo Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jeong:Jinkyu">Jinkyu Jeong</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>:<br /><b>Efficient footprint caching for Tagless DRAM Caches.</b> 237-248<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446068"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/JangLKKKJL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/JangLKKKJL16.xml">XML</a></small></small></li>
</ul>



<h2>Session 4A - Coherence and Consistency</h2>
 

<ul>
<li id="DuanKT16"><a href="http://dblp.uni-trier.de/pers/hc/d/Duan:Yuelu">Yuelu Duan</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Koufaty:David">David Koufaty</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>SCsafe: Logging sequential consistency violations continuously and precisely.</b> 249-260<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446069"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/DuanKT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/DuanKT16.xml">XML</a></small></small></li>
<li id="LuoSFHPND16"><a href="http://dblp.uni-trier.de/pers/hc/l/Luo:Liang">Liang Luo</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sriraman:Akshitha">Akshitha Sriraman</a>, <a href="http://dblp.uni-trier.de/pers/hc/f/Fugate:Brooke">Brooke Fugate</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hu:Shiliang">Shiliang Hu</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Newburn:Chris_J=">Chris J. Newburn</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Devietti:Joseph">Joseph Devietti</a>:<br /><b>LASER: Light, Accurate Sharing dEtection and Repair.</b> 261-273<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446070"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/LuoSFHPND16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/LuoSFHPND16.xml">XML</a></small></small></li>
<li id="ChenP16"><a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Sui">Sui Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Peng:Lu">Lu Peng</a>:<br /><b>Efficient GPU hardware transactional memory through early conflict resolution.</b> 274-284<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446071"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ChenP16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ChenP16.xml">XML</a></small></small></li>
<li id="ParkPH16"><a href="http://dblp.uni-trier.de/pers/hc/p/Park:Sunjae">Sunjae Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hughes:Christopher_J=">Christopher J. Hughes</a>:<br /><b>PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory.</b> 285-296<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446072"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ParkPH16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ParkPH16.xml">XML</a></small></small></li>
</ul>



<h2>Session 4B - Interconnects</h2>
 

<ul>
<li id="YinKPJL16"><a href="http://dblp.uni-trier.de/pers/hc/y/Yin:Jieming">Jieming Yin</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kayiran:Onur">Onur Kayiran</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Poremba:Matthew">Matthew Poremba</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>Efficient synthetic traffic models for large, complex SoCs.</b> 297-308<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446073"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/YinKPJL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/YinKPJL16.xml">XML</a></small></small></li>
<li id="YaoL16"><a href="http://dblp.uni-trier.de/pers/hc/y/Yao:Yuan">Yuan Yao</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lu:Zhonghai">Zhonghai Lu</a>:<br /><b>DVFS for NoCs in CMPs: A thread voting approach.</b> 309-320<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446074"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/YaoL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/YaoL16.xml">XML</a></small></small></li>
<li id="DemirH16"><a href="http://dblp.uni-trier.de/pers/hc/d/Demir:Yigit">Yigit Demir</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hardavellas:Nikos">Nikos Hardavellas</a>:<br /><b>SLaC: Stage laser control for a flattened butterfly network.</b> 321-332<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446075"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/DemirH16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/DemirH16.xml">XML</a></small></small></li>
<li id="LiMJ16"><a href="http://dblp.uni-trier.de/pers/hc/l/Li:Zimo">Zimo Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Miguel:Joshua_San">Joshua San Miguel</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>:<br /><b>The runahead network-on-chip.</b> 333-344<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446076"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/LiMJ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/LiMJ16.xml">XML</a></small></small></li>
</ul>



<h2>Session 5A - GPGPUs</h2>
 

<ul>
<li id="ZhengNZSK16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zheng:Tianhao">Tianhao Zheng</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nellans:David_W=">David W. Nellans</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zulfiqar:Arslan">Arslan Zulfiqar</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Stephenson:Mark">Mark Stephenson</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Towards high performance paged memory for GPUs.</b> 345-357<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446077"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ZhengNZSK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ZhengNZSK16.xml">XML</a></small></small></li>
<li id="WangYMCZG16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Zhenning">Zhenning Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yang:Jun">Jun Yang</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Childers:Bruce_R=">Bruce R. Childers</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Guo:Minyi">Minyi Guo</a>:<br /><b>Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing.</b> 358-369<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446078"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/WangYMCZG16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/WangYMCZG16.xml">XML</a></small></small></li>
<li id="LeeKKSCR16"><a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Minseok">Minseok Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Gwangsun">Gwangsun Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Seo:Woong">Woong Seo</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cho:Yeon=Gon">Yeon-Gon Cho</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ryu:Soojung">Soojung Ryu</a>:<br /><b>iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs.</b> 370-381<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446079"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/LeeKKSCR16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/LeeKKSCR16.xml">XML</a></small></small></li>
</ul>



<h2>Session 5B - Security</h2>
 

<ul>
<li id="FerraiuoloWZMS16"><a href="http://dblp.uni-trier.de/pers/hc/f/Ferraiuolo:Andrew">Andrew Ferraiuolo</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Yao">Yao Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Danfeng">Danfeng Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Myers:Andrew_C=">Andrew C. Myers</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>:<br /><b>Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller.</b> 382-393<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446080"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/FerraiuoloWZMS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/FerraiuoloWZMS16.xml">XML</a></small></small></li>
<li id="JiangFK16"><a href="http://dblp.uni-trier.de/pers/hc/j/Jiang:Zhen_Hang">Zhen Hang Jiang</a>, <a href="http://dblp.uni-trier.de/pers/hc/f/Fei:Yunsi">Yunsi Fei</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>:<br /><b>A complete key recovery timing attack on a GPU.</b> 394-405<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446081"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/JiangFK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/JiangFK16.xml">XML</a></small></small></li>
<li id="LiuGYMRHL16"><a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Fangfei">Fangfei Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Ge:Qian">Qian Ge</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yarom:Yuval">Yuval Yarom</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/McKeen:Frank">Frank McKeen</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rozas:Carlos_V=">Carlos V. Rozas</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Heiser:Gernot">Gernot Heiser</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Ruby_B=">Ruby B. Lee</a>:<br /><b>CATalyst: Defeating last-level cache side channel attacks in cloud computing.</b> 406-418<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446082"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/LiuGYMRHL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/LiuGYMRHL16.xml">XML</a></small></small></li>
</ul>



<h2>Session 6A - Large-Scale Systems</h2>
 

<ul>
<li id="WangDS16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang_0054:Wei">Wei Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Davidson:Jack_W=">Jack W. Davidson</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Soffa:Mary_Lou">Mary Lou Soffa</a>:<br /><b>Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines.</b> 419-431<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446083"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/WangDS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/WangDS16.xml">XML</a></small></small></li>
<li id="IslamRRWW16"><a href="http://dblp.uni-trier.de/pers/hc/i/Islam:Mohammad_A=">Mohammad A. Islam</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ren:Xiaoqi">Xiaoqi Ren</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ren:Shaolei">Shaolei Ren</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wierman:Adam">Adam Wierman</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Xiaorui">Xiaorui Wang</a>:<br /><b>A market approach for handling power emergencies in multi-tenant data center.</b> 432-443<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446084"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/IslamRRWW16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/IslamRRWW16.xml">XML</a></small></small></li>
<li id="LiWGLGJPSAM16"><a href="http://dblp.uni-trier.de/pers/hc/l/Li:Yang">Yang Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Di">Di Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Ghose:Saugata">Saugata Ghose</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Jie">Jie Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Govindan:Sriram">Sriram Govindan</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/James:Sean">Sean James</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Peterson:Eric">Eric Peterson</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Siegler:John">John Siegler</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Ausavarungnirun:Rachata">Rachata Ausavarungnirun</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>SizeCap: Efficiently handling power surges in fuel cell powered data centers.</b> 444-456<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446085"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/LiWGLGJPSAM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/LiWGLGJPSAM16.xml">XML</a></small></small></li>
</ul>



<h2>Session 6B - Potpourri</h2>
 

<ul>
<li id="WangDYLMRWWXWLW16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Donglin">Donglin Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Du:Xueliang">Xueliang Du</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yin:Leizu">Leizu Yin</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lin:Chen">Chen Lin</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Ma:Hong">Hong Ma</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ren:Weili">Weili Ren</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Huijuan">Huijuan Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Xingang">Xingang Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xie:Shaolin">Shaolin Xie</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Lei">Lei Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Zijun">Zijun Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Tao">Tao Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pu:Zhonghua">Zhonghua Pu</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Ding:Guangxin">Guangxin Ding</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhu:Mengchen">Mengchen Zhu</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yang:Lipeng">Lipeng Yang</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Guo:Ruoshan">Ruoshan Guo</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Zhiwei">Zhiwei Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lin:Xiao">Xiao Lin</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hao:Jie">Jie Hao</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yang:Yongyong">Yongyong Yang</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sun:Wenqin">Wenqin Sun</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhou:Fabiao">Fabiao Zhou</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xiao:NuoZhou">NuoZhou Xiao</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cui:Qian">Qian Cui</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Xiaoqin">Xiaoqin Wang</a>:<br /><b>MaPU: A novel mathematical computing architecture.</b> 457-468<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446086"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/WangDYLMRWWXWLW16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/WangDYLMRWWXWLW16.xml">XML</a></small></small></li>
<li id="Michaud16"><a href="http://dblp.uni-trier.de/pers/hc/m/Michaud:Pierre">Pierre Michaud</a>:<br /><b>Best-offset hardware prefetching.</b> 469-480<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446087"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/Michaud16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/Michaud16.xml">XML</a></small></small></li>
<li id="WangZSPJK16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang_0011:Hao">Hao Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Jie">Jie Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Shridhar:Sharmila">Sharmila Shridhar</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Gieseo">Gieseo Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jung:Myoungsoo">Myoungsoo Jung</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>:<br /><b>DUANG: Fast and lightweight page migration in asymmetric memory systems.</b> 481-493<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446088"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/WangZSPJK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/WangZSPJK16.xml">XML</a></small></small></li>
</ul>



<h2>Session 7A - Industry Session</h2>
 

<ul>
<li id="AgarwalNEWDK16"><a href="http://dblp.uni-trier.de/pers/hc/a/Agarwal:Neha">Neha Agarwal</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nellans:David_W=">David W. Nellans</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Ebrahimi:Eiman">Eiman Ebrahimi</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Danskin:John">John Danskin</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Selective GPU caches to eliminate CPU-GPU HW cache coherence.</b> 494-506<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446089"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/AgarwalNEWDK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/AgarwalNEWDK16.xml">XML</a></small></small></li>
<li id="DongHH0ZMWCZ16"><a href="http://dblp.uni-trier.de/pers/hc/d/Dong:Jianbo">Jianbo Dong</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hou:Rui">Rui Hou</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jiang_0010:Tao">Tao Jiang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhao:Boyan">Boyan Zhao</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/McKee:Sally_A=">Sally A. McKee</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Haibin">Haibin Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cui:Xiaosong">Xiaosong Cui</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Lixin">Lixin Zhang</a>:<br /><b>Venice: Exploring server architectures for effective resource sharing.</b> 507-518<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446090"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/DongHH0ZMWCZ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/DongHH0ZMWCZ16.xml">XML</a></small></small></li>
<li id="NieTGSR16"><a href="http://dblp.uni-trier.de/pers/hc/n/Nie:Bin">Bin Nie</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tiwari:Devesh">Devesh Tiwari</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gupta:Saurabh">Saurabh Gupta</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Smirni:Evgenia">Evgenia Smirni</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rogers:James_H=">James H. Rogers</a>:<br /><b>A large-scale study of soft-errors on GPUs in the field.</b> 519-530<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446091"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/NieTGSR16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/NieTGSR16.xml">XML</a></small></small></li>
<li id="SeoCYBPNLLCKCCJ16"><a href="http://dblp.uni-trier.de/pers/hc/s/Seo:Sungyong">Sungyong Seo</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cho:Youngjin">Youngjin Cho</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yoo:Youngkwang">Youngkwang Yoo</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bae:Otae">Otae Bae</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Jaegeun">Jaegeun Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nam:Heehyun">Heehyun Nam</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Sunmi">Sunmi Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Yongmyung">Yongmyung Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chae:Seungdo">Seungdo Chae</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kwon:Moonsang">Moonsang Kwon</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Choi:Jin=Hyeok">Jin-Hyeok Choi</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jeong:Jaeheon">Jaeheon Jeong</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chang:Duckhyun">Duckhyun Chang</a>:<br /><b>Design and implementation of a mobile storage leveraging the DRAM interface.</b> 531-542<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446092"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/SeoCYBPNLLCKCCJ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/SeoCYBPNLLCKCCJ16.xml">XML</a></small></small></li>
</ul>



<h2>Session 7B - Memory Technology</h2>
 

<ul>
<li id="ZhangZCY16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:XianWei">XianWei Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Childers:Bruce_R=">Bruce R. Childers</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yang:Jun">Jun Yang</a>:<br /><b>Restore truncation for performance improvement in future DRAM systems.</b> 543-554<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446093"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ZhangZCY16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ZhangZCY16.xml">XML</a></small></small></li>
<li id="JianS016"><a href="http://dblp.uni-trier.de/pers/hc/j/Jian:Xun">Xun Jian</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sridharan:Vilas">Vilas Sridharan</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>:<br /><b>Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems.</b> 555-567<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446094"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/JianS016.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/JianS016.xml">XML</a></small></small></li>
<li id="ChangNLGQM16"><a href="http://dblp.uni-trier.de/pers/hc/c/Chang:Kevin_K=">Kevin K. Chang</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nair:Prashant_J=">Prashant J. Nair</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Donghyuk">Donghyuk Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Ghose:Saugata">Saugata Ghose</a>, <a href="http://dblp.uni-trier.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM.</b> 568-580<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446095"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ChangNLGQM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ChangNLGQM16.xml">XML</a></small></small></li>
<li id="HassanPVSLEM16"><a href="http://dblp.uni-trier.de/pers/hc/h/Hassan:Hasan">Hasan Hassan</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pekhimenko:Gennady">Gennady Pekhimenko</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Vijaykumar:Nandita">Nandita Vijaykumar</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Seshadri:Vivek">Vivek Seshadri</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Donghyuk">Donghyuk Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Ergin:Oguz">Oguz Ergin</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>ChargeCache: Reducing DRAM latency by exploiting row access locality.</b> 581-593<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446096"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/HassanPVSLEM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/HassanPVSLEM16.xml">XML</a></small></small></li>
</ul>



<h2>Session 8 - Modeling and Testing</h2>
 

<ul>
<li id="SongMY16"><a href="http://dblp.uni-trier.de/pers/hc/s/Song:William_J=">William J. Song</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mukhopadhyay:Saibal">Saibal Mukhopadhyay</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>:<br /><b>Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors.</b> 594-605<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446097"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/SongMY16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/SongMY16.xml">XML</a></small></small></li>
<li id="HassaniSR16"><a href="http://dblp.uni-trier.de/pers/hc/h/Hassani:Sina">Sina Hassani</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Southern:Gabriel">Gabriel Southern</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Renau:Jose">Jose Renau</a>:<br /><b>LiveSim: Going live with microarchitecture simulation.</b> 606-617<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446098"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/HassaniSR16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/HassaniSR16.xml">XML</a></small></small></li>
<li id="NagarajanE16"><a href="http://dblp.uni-trier.de/pers/hc/e/Elver:Marco">Marco Elver</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nagarajan:Vijay">Vijay Nagarajan</a>:<br /><b>McVerSi: A test generation framework for fast memory consistency verification in simulation.</b> 618-630<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446099"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/NagarajanE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/NagarajanE16.xml">XML</a></small></small></li>
</ul>



<h2>Session 9A - Caches and TLB</h2>
 

<ul>
<li id="KarakostasGCHMN16"><a href="http://dblp.uni-trier.de/pers/hc/k/Karakostas:Vasileios">Vasileios Karakostas</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gandhi:Jayneel">Jayneel Gandhi</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nemirovsky:Mario">Mario Nemirovsky</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Swift:Michael_M=">Michael M. Swift</a>, <a href="http://dblp.uni-trier.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>:<br /><b>Energy-efficient address translation.</b> 631-643<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446100"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/KarakostasGCHMN16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/KarakostasGCHMN16.xml">XML</a></small></small></li>
<li id="ManivannanPPS16"><a href="http://dblp.uni-trier.de/pers/hc/m/Manivannan:Madhavan">Madhavan Manivannan</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Papaefstathiou:Vassilis">Vassilis Papaefstathiou</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Peric=agrave=s:Miquel">Miquel Peric&#224;s</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>RADAR: Runtime-assisted dead region management for last-level caches.</b> 644-656<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446101"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/ManivannanPPS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/ManivannanPPS16.xml">XML</a></small></small></li>
<li id="HerdrichVAIGSI16"><a href="http://dblp.uni-trier.de/pers/hc/h/Herdrich:Andrew">Andrew Herdrich</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Verplanke:Edwin">Edwin Verplanke</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Autee:Priya">Priya Autee</a>, <a href="http://dblp.uni-trier.de/pers/hc/i/Illikkal:Ramesh">Ramesh Illikkal</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gianos:Chris">Chris Gianos</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Singhal:Ronak">Ronak Singhal</a>, <a href="http://dblp.uni-trier.de/pers/hc/i/Iyer:Ravi">Ravi Iyer</a>:<br /><b>Cache QoS: From concept to reality in the Intel&#174; Xeon&#174; processor E5-2600 v3 product family.</b> 657-668<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446102"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/HerdrichVAIGSI16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/HerdrichVAIGSI16.xml">XML</a></small></small></li>
</ul>



<h2>Session 9B - Microarchitecture</h2>
 

<ul>
<li id="FeliuESP16"><a href="http://dblp.uni-trier.de/pers/hc/f/Feliu:Josu=eacute=">Josu&#233; Feliu</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Eyerman:Stijn">Stijn Eyerman</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Petit:Salvador">Salvador Petit</a>:<br /><b>Symbiotic job scheduling on the IBM POWER8.</b> 669-680<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446103"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/FeliuESP16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/FeliuESP16.xml">XML</a></small></small></li>
<li id="GopireddySTKAM16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gopireddy:Bhargava">Bhargava Gopireddy</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Song:Choungki">Choungki Song</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Agrawal:Aditya">Aditya Agrawal</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>:<br /><b>ScalCore: Designing a core for voltage scalability.</b> 681-693<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446104"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/GopireddySTKAM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/GopireddySTKAM16.xml">XML</a></small></small></li>
<li id="PeraisS16"><a href="http://dblp.uni-trier.de/pers/hc/p/Perais:Arthur">Arthur Perais</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Cost effective physical register sharing.</b> 694-706<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2016.7446105"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/hpca/PeraisS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/hpca/PeraisS16.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.uni-trier.de">Home</a> | <a href="http://dblp.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp.uni-trier.de/db/series/">Series</a> | <a href="http://dblp.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.uni-trier.de/search">DBLP</a></div>

<small>Last update 2016-09-14 21:09 CEST by the <a href="http://dblp.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.uni-trier.de/db/copyright">legal information page</a></small></body></html>
