Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftPath/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0aafb0004eda49b4a5d56de844040277 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ALU_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ALU_tb_time_synth.sdf", for root module "ALU_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ALU_tb_time_synth.sdf", for root module "ALU_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
ERROR: [XSIM 43-3122] "D:/Projects/CompArch/CPU-Azathoth/CPU-Azathoth.srcs/sim_1/new/ALU_tb.v" Line 58. urandom system task is not supported.
