
---------- Begin Simulation Statistics ----------
final_tick                               2542175062500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227280                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   227278                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.47                       # Real time elapsed on the host
host_tick_rate                              658585317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198224                       # Number of instructions simulated
sim_ops                                       4198224                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012165                       # Number of seconds simulated
sim_ticks                                 12165217500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.927264                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381605                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               813184                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2683                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115068                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871178                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43340                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          281920                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238580                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1075819                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71633                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198224                       # Number of instructions committed
system.cpu.committedOps                       4198224                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792326                       # CPI: cycles per instruction
system.cpu.discardedOps                        295805                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621366                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478774                       # DTB hits
system.cpu.dtb.data_misses                       8562                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419141                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874395                       # DTB read hits
system.cpu.dtb.read_misses                       7623                       # DTB read misses
system.cpu.dtb.write_accesses                  202225                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604379                       # DTB write hits
system.cpu.dtb.write_misses                       939                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18169                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3656426                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1154245                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687441                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17076973                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172642                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1007934                       # ITB accesses
system.cpu.itb.fetch_acv                          763                       # ITB acv
system.cpu.itb.fetch_hits                     1000406                       # ITB hits
system.cpu.itb.fetch_misses                      7528                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4240     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6106                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5155                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11226481000     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9201000      0.08%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19248000      0.16%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               914317000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12169247000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899889                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945102                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8176085500     67.19%     67.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3993161500     32.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24317483                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542755     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839854     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592899     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198224                       # Class of committed instruction
system.cpu.quiesceCycles                        12952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7240510                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22751456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22751456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22751456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22751456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116674.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116674.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116674.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116674.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12988490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12988490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12988490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12988490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66607.641026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66607.641026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66607.641026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66607.641026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22401959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22401959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116676.869792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116676.869792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12788993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12788993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66609.338542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66609.338542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282742                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678030000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282742                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205171                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205171                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131002                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34894                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89005                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28979                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28979                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41303                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11426176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11426176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18157433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160292                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002751                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052380                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159851     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160292                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837236537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378121750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475065750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5729856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10227456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5729856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5729856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471003169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369709789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840712959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471003169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471003169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183573865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183573865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183573865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471003169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369709789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024286824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214888250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7489                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414427                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114317                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123678                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1926                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5834                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049055000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4847698750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13728.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32478.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.411696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.223202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.922210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35166     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24919     29.95%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10124     12.17%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4731      5.69%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2405      2.89%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1421      1.71%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          991      1.19%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          632      0.76%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2818      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83207                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.930698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.339102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.652209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1372     18.32%     18.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5629     75.16%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      3.95%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.26%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7489                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6629     88.53%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.34%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              532      7.10%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.28%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.63%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9552704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  674752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7790464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10227456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7915392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12165212500                       # Total gap between requests
system.mem_ctrls.avgGap                      42913.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5087296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7790464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418183727.500145375729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367063556.405793786049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640388385.986522674561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123678                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2580128250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2267570500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298377737000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28818.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32267.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2412536.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319557840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169826250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569029440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315131400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5310042480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199828800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7843483890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.746704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    466110000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11292987500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274604400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145936725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496694100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320247000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5254932600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246237120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7698719625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.846854                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    586371750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11172725750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12158017500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1713485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1713485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1713485                       # number of overall hits
system.cpu.icache.overall_hits::total         1713485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89596                       # number of overall misses
system.cpu.icache.overall_misses::total         89596                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510447500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510447500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510447500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510447500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1803081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1803081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1803081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1803081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61503.275816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61503.275816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61503.275816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61503.275816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89005                       # number of writebacks
system.cpu.icache.writebacks::total             89005                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89596                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5420852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5420852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5420852500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5420852500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049691                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049691                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049691                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049691                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60503.286977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60503.286977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60503.286977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60503.286977                       # average overall mshr miss latency
system.cpu.icache.replacements                  89005                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1713485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1713485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89596                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510447500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510447500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1803081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1803081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61503.275816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61503.275816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5420852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5420852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60503.286977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60503.286977                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1769111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89083                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.859131                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3695757                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3695757                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335670                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335670                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105975                       # number of overall misses
system.cpu.dcache.overall_misses::total        105975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6803295500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6803295500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6803295500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6803295500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64197.173862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64197.173862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64197.173862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64197.173862                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34718                       # number of writebacks
system.cpu.dcache.writebacks::total             34718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427919000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427919000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427919000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427919000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048143                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048143                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048143                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048143                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63798.271018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63798.271018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63798.271018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63798.271018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322878000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322878000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67067.877687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67067.877687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66900.452825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66900.452825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480417500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480417500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61676.723374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61676.723374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724271000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724271000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59474.027318                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59474.027318                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64366000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64366000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079439                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079439                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72402.699663                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72402.699663                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079439                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079439                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71402.699663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71402.699663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542175062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.356070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.172387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.356070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998195                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548906114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1053521                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1053501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.90                       # Real time elapsed on the host
host_tick_rate                              752698574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215413                       # Number of instructions simulated
sim_ops                                       6215413                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004441                       # Number of seconds simulated
sim_ticks                                  4440764000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.727632                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100385                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               280973                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                891                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33233                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            280393                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          131064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114994                       # Number of indirect misses.
system.cpu.branchPred.lookups                  356198                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29709                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13325                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1277964                       # Number of instructions committed
system.cpu.committedOps                       1277964                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.889061                       # CPI: cycles per instruction
system.cpu.discardedOps                         88495                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57720                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       422001                       # DTB hits
system.cpu.dtb.data_misses                       1640                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37235                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       255298                       # DTB read hits
system.cpu.dtb.read_misses                       1374                       # DTB read misses
system.cpu.dtb.write_accesses                   20485                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166703                       # DTB write hits
system.cpu.dtb.write_misses                       266                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 714                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1083821                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            319820                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           187687                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6616277                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.145158                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162527                       # ITB accesses
system.cpu.itb.fetch_acv                          112                       # ITB acv
system.cpu.itb.fetch_hits                      160813                       # ITB hits
system.cpu.itb.fetch_misses                      1714                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2997     79.62%     84.17% # number of callpals executed
system.cpu.kern.callpal::rdps                     105      2.79%     86.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.01% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.17% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.47% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3764                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5467                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1325     40.68%     40.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1904     58.46%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3257                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1324     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1324     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2938798500     66.14%     66.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41365000      0.93%     67.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6155500      0.14%     67.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1456974500     32.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4443293500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.695378                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821615                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685524                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3907870000     87.95%     87.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            535423500     12.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8803972                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21460      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804191     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2349      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251433     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165657     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30632      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1277964                       # Class of committed instruction
system.cpu.quiesceCycles                        77556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2187695                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2202751950                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2202751950                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2202751950                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2202751950                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118015.105813                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118015.105813                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118015.105813                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118015.105813                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           137                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268466089                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268466089                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268466089                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268466089                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67959.608304                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67959.608304                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67959.608304                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67959.608304                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4720483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4720483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115133.731707                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115133.731707                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2670483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2670483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65133.731707                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65133.731707                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2198031467                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2198031467                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118021.449044                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118021.449044                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1265795606                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1265795606                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67965.829360                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67965.829360                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51439                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27371                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42452                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6434                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6434                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5433920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5433920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1513920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1515407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8141263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76923                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001482                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038468                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76809     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76923                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1513000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           438155901                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81981500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          225549000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2716992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         954112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3671104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2716992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2716992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1751744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1751744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27371                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611829856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214853120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826682976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611829856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611829856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      394469060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            394469060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      394469060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611829856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214853120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1221152036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093922250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              156537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65305                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69784                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2880                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3362                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    862926250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  272405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1884445000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15839.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34589.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        65                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48926                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69784                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    243                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.902014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.124521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.274829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14471     40.43%     40.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10783     30.13%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4563     12.75%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2014      5.63%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1079      3.01%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          563      1.57%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          331      0.92%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          287      0.80%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1700      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35791                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.864227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.855727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.344396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1166     27.53%     27.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              36      0.85%     28.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             98      2.31%     30.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           432     10.20%     40.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2061     48.67%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           281      6.64%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            71      1.68%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            17      0.40%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.38%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3591     84.79%     84.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              268      6.33%     91.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              233      5.50%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      2.10%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.71%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.12%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.19%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3486784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4418496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3671104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4466176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       994.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1005.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4440764000                       # Total gap between requests
system.mem_ctrls.avgGap                      34926.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2535040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       951744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4418496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570856726.455177545547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214319878.291212975979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 994985547.531911253929                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1354436000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    530009000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112742632750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31904.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35551.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1615594.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145870200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77505285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           220226160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188734320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1939337220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         73639680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2995657665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.581596                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    174400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4122102750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109941720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58408845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169168020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171983340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1915398930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         93801120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2869046775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.070535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    227513000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4068997250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               113000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97199950                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              796500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              539500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6690252000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       478466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           478466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       478466                       # number of overall hits
system.cpu.icache.overall_hits::total          478466                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42453                       # number of overall misses
system.cpu.icache.overall_misses::total         42453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2774327500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2774327500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2774327500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2774327500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       520919                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       520919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       520919                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       520919                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081496                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081496                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081496                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081496                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65350.564153                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65350.564153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65350.564153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65350.564153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42452                       # number of writebacks
system.cpu.icache.writebacks::total             42452                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42453                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2731874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2731874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2731874500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2731874500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081496                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64350.564153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64350.564153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64350.564153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64350.564153                       # average overall mshr miss latency
system.cpu.icache.replacements                  42452                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       478466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          478466                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2774327500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2774327500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       520919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       520919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65350.564153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65350.564153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2731874500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2731874500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64350.564153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64350.564153                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997355                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              569253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.409333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997355                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1084291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1084291                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       385386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           385386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       385386                       # number of overall hits
system.cpu.dcache.overall_hits::total          385386                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21852                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21852                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21852                       # number of overall misses
system.cpu.dcache.overall_misses::total         21852                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1449452500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1449452500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1449452500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1449452500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       407238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       407238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       407238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       407238                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053659                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66330.427421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66330.427421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66330.427421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66330.427421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8747                       # number of writebacks
system.cpu.dcache.writebacks::total              8747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14610                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14610                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    981953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    981953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    981953000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    981953000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91349500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91349500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035876                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035876                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035876                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035876                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67211.019849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67211.019849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67211.019849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67211.019849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102639.887640                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102639.887640                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14910                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       237904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          237904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    688074000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    688074000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       247464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71974.267782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71974.267782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    592521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    592521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91349500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91349500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72506.240822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72506.240822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194775.053305                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194775.053305                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    761378500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    761378500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61940.977872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61940.977872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389432000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389432000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60489.593041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60489.593041                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23551500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23551500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77218.032787                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77218.032787                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76218.032787                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76218.032787                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6731052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14910                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.740711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            850428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           850428                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2903151686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   297376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.22                       # Real time elapsed on the host
host_tick_rate                              200113656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   526420717                       # Number of instructions simulated
sim_ops                                     526420717                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.354246                       # Number of seconds simulated
sim_ticks                                354245571500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.263451                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30778681                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            151892593                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2940442                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         160408710                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11725170                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        89447869                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         77722699                       # Number of indirect misses.
system.cpu.branchPred.lookups               174252508                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5924896                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       266905                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   520205304                       # Number of instructions committed
system.cpu.committedOps                     520205304                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.361431                       # CPI: cycles per instruction
system.cpu.discardedOps                      26635978                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                182756395                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    185796038                       # DTB hits
system.cpu.dtb.data_misses                       2537                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                121498315                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    123175623                       # DTB read hits
system.cpu.dtb.read_misses                       1019                       # DTB read misses
system.cpu.dtb.write_accesses                61258080                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    62620415                       # DTB write hits
system.cpu.dtb.write_misses                      1518                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1787                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          310860981                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         140218440                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         70420479                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        83157610                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.734521                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               155374346                       # ITB accesses
system.cpu.itb.fetch_acv                          151                       # ITB acv
system.cpu.itb.fetch_hits                   155374109                       # ITB hits
system.cpu.itb.fetch_misses                       237                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    27      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15117      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1013      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2315      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1177      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5773245     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5792895                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5795354                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      177                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6380     35.74%     35.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      59      0.33%     36.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     362      2.03%     38.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11052     61.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17853                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6379     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       59      0.45%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      362      2.75%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6379     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13179                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             345624904500     97.60%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               114191000      0.03%     97.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               396033000      0.11%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7991010500      2.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         354126139000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999843                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.577181                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738195                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2232                      
system.cpu.kern.mode_good::user                  2232                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2232                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.953032                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.975951                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33400167000      9.43%      9.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         320725972000     90.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       27                       # number of times the context was actually changed
system.cpu.numCycles                        708223517                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       177                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23897579      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               289893946     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14576      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1415      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              137887484     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              62619782     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               600      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              582      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5889332      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                520205304                       # Class of committed instruction
system.cpu.quiesceCycles                       267626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       625065907                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  5050368                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 615                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        618                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       761821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1523393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        79081                       # number of demand (read+write) misses
system.iocache.demand_misses::total             79081                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        79081                       # number of overall misses
system.iocache.overall_misses::total            79081                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9329761686                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9329761686                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9329761686                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9329761686                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        79081                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           79081                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        79081                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          79081                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117977.285138                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117977.285138                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117977.285138                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117977.285138                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           459                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.157895                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          78912                       # number of writebacks
system.iocache.writebacks::total                78912                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        79081                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        79081                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        79081                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        79081                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5371240734                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5371240734                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5371240734                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5371240734                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67920.748777                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67920.748777                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67920.748777                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67920.748777                       # average overall mshr miss latency
system.iocache.replacements                     79081                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          169                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              169                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21466441                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21466441                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          169                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            169                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 127020.360947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127020.360947                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          169                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13016441                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13016441                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 77020.360947                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77020.360947                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        78912                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        78912                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9308295245                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9308295245                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        78912                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        78912                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117957.918251                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117957.918251                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        78912                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        78912                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5358224293                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5358224293                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67901.260810                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67901.260810                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  79097                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                79097                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               711729                       # Number of tag accesses
system.iocache.tags.data_accesses              711729                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 609                       # Transaction distribution
system.membus.trans_dist::ReadResp             557957                       # Transaction distribution
system.membus.trans_dist::WriteReq               1384                       # Transaction distribution
system.membus.trans_dist::WriteResp              1384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366184                       # Transaction distribution
system.membus.trans_dist::WritebackClean       255306                       # Transaction distribution
system.membus.trans_dist::CleanEvict           140082                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125312                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125312                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         255306                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        302042                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         78912                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       158178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       158178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       765918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       765918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1281573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1285559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2209655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5051392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5051392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     32679168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     32679168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     45725248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     45731457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83462017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              153                       # Total snoops (count)
system.membus.snoopTraffic                       9792                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            763583                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000202                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014200                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  763429     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     154      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              763583                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4031500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4100468357                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             912691                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2301040750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1362067000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       16339584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27339840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43680448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     16339584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16339584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23435776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23435776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          255306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          427185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              682507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366184                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          46125020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77177648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123305558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     46125020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46125020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66156864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66156864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66156864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         46125020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77177648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189462422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    620267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    242675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    415779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000577926750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1904411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             585267                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      682507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     621490                       # Number of write requests accepted
system.mem_ctrls.readBursts                    682507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   621490                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24037                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1223                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31175                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10129782750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3292350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22476095250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15383.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34133.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       231                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   390454                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  426043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                682507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               621490                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  598032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    787                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       462264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.047782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.667286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.531249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       236209     51.10%     51.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       133793     28.94%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41292      8.93%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16936      3.66%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8568      1.85%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4793      1.04%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2946      0.64%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2118      0.46%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15609      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       462264                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.587996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.556278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4673     12.48%     12.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3894     10.40%     22.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         22633     60.45%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4165     11.12%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1551      4.14%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           388      1.04%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            86      0.23%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            30      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.567697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.485725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.608991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36859     98.45%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           433      1.16%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            46      0.12%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            10      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            19      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             8      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42142080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1538368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39697792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43680448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39775360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       118.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  354245437000                       # Total gap between requests
system.mem_ctrls.avgGap                     271661.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     15531200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26609856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39697792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43843032.205696888268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75116975.738961353898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2890.650109369116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112062916.783703520894                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       255306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       427185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       621490                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8404328000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14070076250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1691000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8380028700500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32918.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32936.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    105687.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13483770.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1995494340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1060656960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2668810620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1757761920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27964276080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111686054220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41978885280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       189111939420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.844188                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 108094820250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11829220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 234321531250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1304977800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            693634920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2032665180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1480089240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27964276080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68168846190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      78624955200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       180269444610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.882705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 203713767750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11829220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 138702583750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  778                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 778                       # Transaction distribution
system.iobus.trans_dist::WriteReq               80296                       # Transaction distribution
system.iobus.trans_dist::WriteResp              80296                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1078                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       158162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       158162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  162148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6209                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      5051720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      5051720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5057929                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1228500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            79250000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2602000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           412009686                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2736500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 354                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283645.104760                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          177    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    354103971500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    141600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    158758798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        158758798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    158758798                       # number of overall hits
system.cpu.icache.overall_hits::total       158758798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255305                       # number of overall misses
system.cpu.icache.overall_misses::total        255305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16959522500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16959522500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16959522500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16959522500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    159014103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159014103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    159014103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159014103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001606                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001606                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001606                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001606                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66428.477703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66428.477703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66428.477703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66428.477703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255306                       # number of writebacks
system.cpu.icache.writebacks::total            255306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       255305                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255305                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       255305                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255305                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16704216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16704216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16704216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16704216500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001606                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001606                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65428.473786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65428.473786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65428.473786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65428.473786                       # average overall mshr miss latency
system.cpu.icache.replacements                 255306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    158758798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       158758798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16959522500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16959522500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    159014103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159014103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66428.477703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66428.477703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       255305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16704216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16704216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001606                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001606                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65428.473786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65428.473786                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159021143                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            621.618272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         318283512                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        318283512                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167677165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167677165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167677165                       # number of overall hits
system.cpu.dcache.overall_hits::total       167677165                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       529692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         529692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       529692                       # number of overall misses
system.cpu.dcache.overall_misses::total        529692                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34164039500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34164039500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34164039500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34164039500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    168206857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    168206857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    168206857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    168206857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64497.933705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64497.933705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64497.933705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64497.933705                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       287272                       # number of writebacks
system.cpu.dcache.writebacks::total            287272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       105487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       105487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       105487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       105487                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       424205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       424205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       424205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       424205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1993                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1993                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27278418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27278418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27278418500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27278418500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95439000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95439000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64304.801924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64304.801924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64304.801924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64304.801924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 47887.104867                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 47887.104867                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 427185                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    116865478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       116865478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       299400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        299400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20297618000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20297618000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    117164878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    117164878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67794.315297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67794.315297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          518                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          518                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298882                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298882                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          609                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          609                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19964144000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19964144000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95439000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95439000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66796.073367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66796.073367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156714.285714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156714.285714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50811687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50811687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13866421500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13866421500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     51041979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     51041979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60212.345631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60212.345631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104969                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104969                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       125323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1384                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1384                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7314274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7314274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002455                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002455                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58363.385013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58363.385013                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11567412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11567412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3005                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3005                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    236594500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    236594500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11570417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11570417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000260                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000260                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78733.610649                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78733.610649                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2998                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2998                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    233163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    233163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000259                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77772.848566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77772.848566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11570394                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11570394                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11570394                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11570394                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354245571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           191315291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            428209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.780173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         383122521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        383122521                       # Number of data accesses

---------- End Simulation Statistics   ----------
