Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 15 14:30:47 2020
| Host         : LAPTOP-7KFHSKA6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAInterface_control_sets_placed.rpt
| Design       : VGAInterface
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |              37 |            9 |
| No           | Yes                   | No                     |              13 |            7 |
| Yes          | No                    | No                     |              17 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                                             Clock Signal                                            |              Enable Signal             |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2] |                                        | verticalTimings/horizontalTimings/pixelCounter_reg[7]_0 |                1 |              1 |         1.00 |
|  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0] |                                        | verticalTimings/horizontalTimings/pixelCounter_reg[7]_0 |                1 |              1 |         1.00 |
|  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1] |                                        | verticalTimings/horizontalTimings/pixelCounter_reg[7]_0 |                1 |              1 |         1.00 |
|  clockmap/inst/PixelClk                                                                             |                                        | verticalTimings/horizontalTimings/SR[0]                 |                4 |             10 |         2.50 |
|  clockmap/inst/PixelClk                                                                             | verticalTimings/horizontalTimings/E[0] | verticalTimings/horizontalTimings/VCounter_reg[4][0]    |                2 |             10 |         5.00 |
|  clockmap/inst/PixelClk                                                                             |                                        |                                                         |                9 |             14 |         1.56 |
|  Clk100MHz_IBUF_BUFG                                                                                | ResetN_IBUF                            |                                                         |                4 |             17 |         4.25 |
|  Clk100MHz_IBUF_BUFG                                                                                |                                        | shiftRegister/ResetN                                    |                9 |             37 |         4.11 |
+-----------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


