#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Sep 27 11:04:10 2022
# Process ID: 6172
# Current directory: C:/Users/ma4444sl-s/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7952 C:\Users\ma4444sl-s\project_4\project_4.xpr
# Log file: C:/Users/ma4444sl-s/project_4/vivado.log
# Journal file: C:/Users/ma4444sl-s/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ma4444sl-s/project_4/project_4.xpr
INFO: [Project 1-313] Project file moved from 'H:/project_4' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/ma4444sl-s/Downloads/tb_ALU.vhd'; using path 'H:/Downloads/tb_ALU.vhd' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 842.684 ; gain = 0.000
run 10 ms
run 100 us
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 850.660 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 861.699 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.383 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.773 ; gain = 0.000
run 100 us
run 100 us
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.773 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 879.773 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 882.070 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.070 ; gain = 0.000
run 100 us
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:42]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:43]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:42]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:43]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 882.070 ; gain = 0.000
run 100 us
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1081] near std_logic_vector ; type conversion does not match type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:48]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1471] type error near ru ; current type unsigned; expected type  void [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:25]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1471] type error near ru ; current type unsigned; expected type  void [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:62]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near ( [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:25]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near => [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:25]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near case [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:27]
ERROR: [VRFC 10-1464] type boolean does not match with a string literal [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:29]
ERROR: [VRFC 10-1412] syntax error near when [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:33]
ERROR: [VRFC 10-1412] syntax error near when [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:37]
ERROR: [VRFC 10-1412] syntax error near when [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:45]
ERROR: [VRFC 10-1412] syntax error near when [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:51]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
run 100 us
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near overflow [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:44]
ERROR: [VRFC 10-1412] syntax error near else [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:45]
ERROR: [VRFC 10-1412] syntax error near if [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:47]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near overflow [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:44]
ERROR: [VRFC 10-1412] syntax error near else [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:45]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.152 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 890.488 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 890.488 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1471] type error near rs ; current type signed; expected type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:67]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1471] type error near rs ; current type signed; expected type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:67]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd:15]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 890.488 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 890.488 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 890.488 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/vhdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Downloads/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto ffc48463f1e14b319a6b768b53fc94da --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 890.488 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 27 14:22:32 2022...
