// Seed: 267183977
module module_0 (
    output wire id_0,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    output tri0 id_4 id_13[1 'b0 : !  -1 'b0],
    input tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wire id_9,
    input supply1 id_10,
    output supply0 id_11["" : ""]
);
  wire id_14;
  assign id_4 = id_10;
endmodule
module module_1 #(
    parameter id_0  = 32'd90,
    parameter id_10 = 32'd99,
    parameter id_2  = 32'd72,
    parameter id_3  = 32'd25,
    parameter id_9  = 32'd44
) (
    input tri0 _id_0[1 : id_2  -  -1],
    output tri0 id_1,
    output tri0 _id_2
    , id_15,
    input wor _id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    output uwire id_7,
    output wand id_8,
    output tri1 _id_9,
    output wire _id_10,
    output supply0 id_11[id_9 : id_0],
    input wand id_12[1 'b0 : id_10],
    input tri0 id_13
);
  logic id_16;
  logic id_17;
  ;
  wire id_18, id_19, id_20, id_21;
  wire id_22, id_23, id_24;
  logic [7:0][id_3] id_25;
  ;
  module_0 modCall_1 (
      id_1,
      id_13,
      id_5,
      id_13,
      id_5,
      id_12,
      id_6,
      id_13,
      id_13,
      id_8,
      id_4,
      id_1
  );
  assign modCall_1.id_7 = 0;
  assign id_7 = (1) ^ -1;
endmodule
