# Day 29 â€“ Ripple Up and Down Counters

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-29_Ripple_Counters  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

This project includes two asynchronous (ripple) counters:

### â• 4-bit Ripple Up Counter
- Cascaded T flip-flops
- Counts from 0000 to 1111

### â– 4-bit Ripple Down Counter
- Same structure, inverted clock
- Counts from 1111 to 0000

Both counters use a reset signal to initialize outputs to zero.

---

## ğŸ§ª Simulation

Testbench applies clock and reset signals to both counters simultaneously. Outputs are monitored and compared in waveforms.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
