INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link
	Log files: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin.link_summary, at Thu Jun 16 16:06:00 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jun 16 16:06:00 2022
INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/hw/hw.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zc706_base_202120_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:06:01] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul.xo -keep --config /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm --target hw --output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int --temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jun 16 16:06:04 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:06:04] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/hw.hpfm -clkid 2 -ip /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_matmul_1_0,matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:06:13] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.121 ; gain = 511.453 ; free physical = 18163 ; free virtual = 30019
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:06:13] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk matmul:1:matmul_1 -dmclkid 2 -r /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: matmul, num: 1  {matmul_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument matmul_1.in1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument matmul_1.out_r to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument matmul_1.in2 to HP0
INFO: [SYSTEM_LINK 82-37] [16:06:16] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2116.121 ; gain = 0.000 ; free physical = 18162 ; free virtual = 30018
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:06:16] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd --temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link --output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:06:19] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.121 ; gain = 0.000 ; free physical = 18154 ; free virtual = 30014
INFO: [v++ 60-1441] [16:06:19] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18194 ; free virtual = 30054
INFO: [v++ 60-1443] [16:06:19] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw.rtd -nofilter /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw_full.rtd -xclbin /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:06:22] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18194 ; free virtual = 30055
INFO: [v++ 60-1443] [16:06:22] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:06:23] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18189 ; free virtual = 30050
INFO: [v++ 60-1443] [16:06:23] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_zc706_base_202120_1 --remote_ip_cache /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/.ipcache -s --output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int --log_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link --report_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link --config /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link --no-info --iprepo /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0 --messageDb /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zc706_base_202120_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform
[16:06:40] Run vpl: Step create_project: Started
Creating Vivado project.
[16:06:48] Run vpl: Step create_project: Completed
[16:06:48] Run vpl: Step create_bd: Started
[16:06:56] Run vpl: Step create_bd: Completed
[16:06:56] Run vpl: Step update_bd: Started
[16:06:56] Run vpl: Step update_bd: Completed
[16:06:56] Run vpl: Step generate_target: Started
[16:07:39] Run vpl: Step generate_target: Completed
[16:07:39] Run vpl: Step config_hw_runs: Started
[16:07:41] Run vpl: Step config_hw_runs: Completed
[16:07:41] Run vpl: Step synth: Started
[16:08:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:08:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:09:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:09:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:10:12] Top-level synthesis in progress.
[16:10:42] Top-level synthesis in progress.
[16:11:02] Run vpl: Step synth: Completed
[16:11:02] Run vpl: Step impl: Started
[16:12:02] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 05m 37s 

[16:12:02] Starting logic optimization..
[16:12:32] Phase 1 Retarget
[16:12:32] Phase 2 Constant propagation
[16:12:32] Phase 3 Sweep
[16:12:32] Phase 4 BUFG optimization
[16:12:32] Phase 5 Shift Register Optimization
[16:12:32] Phase 6 Post Processing Netlist
[16:12:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 30s 

[16:12:32] Starting logic placement..
[16:12:32] Phase 1 Placer Initialization
[16:12:32] Phase 1.1 Placer Initialization Netlist Sorting
[16:12:32] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:12:32] Phase 1.3 Build Placer Netlist Model
[16:12:32] Phase 1.4 Constrain Clocks/Macros
[16:12:32] Phase 2 Global Placement
[16:12:32] Phase 2.1 Floorplanning
[16:12:32] Phase 2.2 Update Timing before SLR Path Opt
[16:12:32] Phase 2.3 Post-Processing in Floorplanning
[16:12:32] Phase 2.4 Global Placement Core
[16:13:03] Phase 2.4.1 Physical Synthesis In Placer
[16:13:03] Phase 3 Detail Placement
[16:13:03] Phase 3.1 Commit Multi Column Macros
[16:13:03] Phase 3.2 Commit Most Macros & LUTRAMs
[16:13:03] Phase 3.3 Area Swap Optimization
[16:13:03] Phase 3.4 Pipeline Register Optimization
[16:13:03] Phase 3.5 Small Shape Detail Placement
[16:13:03] Phase 3.6 Re-assign LUT pins
[16:13:03] Phase 3.7 Pipeline Register Optimization
[16:13:03] Phase 4 Post Placement Optimization and Clean-Up
[16:13:03] Phase 4.1 Post Commit Optimization
[16:13:03] Phase 4.1.1 Post Placement Optimization
[16:13:03] Phase 4.1.1.1 BUFG Insertion
[16:13:03] Phase 1 Physical Synthesis Initialization
[16:13:03] Phase 4.1.1.2 Post Placement Timing Optimization
[16:13:03] Phase 4.2 Post Placement Cleanup
[16:13:03] Phase 4.3 Placer Reporting
[16:13:03] Phase 4.3.1 Print Estimated Congestion
[16:13:03] Phase 4.4 Final Placement Cleanup
[16:13:33] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 01m 00s 

[16:13:33] Starting logic routing..
[16:13:33] Phase 1 Build RT Design
[16:14:33] Phase 2 Router Initialization
[16:14:33] Phase 2.1 Create Timer
[16:14:33] Phase 2.2 Fix Topology Constraints
[16:14:33] Phase 2.3 Pre Route Cleanup
[16:14:33] Phase 2.4 Update Timing
[16:15:03] Phase 3 Initial Routing
[16:15:03] Phase 3.1 Global Routing
[16:15:03] Phase 4 Rip-up And Reroute
[16:15:03] Phase 4.1 Global Iteration 0
[16:15:03] Phase 5 Delay and Skew Optimization
[16:15:03] Phase 5.1 Delay CleanUp
[16:15:03] Phase 5.2 Clock Skew Optimization
[16:15:03] Phase 6 Post Hold Fix
[16:15:03] Phase 6.1 Hold Fix Iter
[16:15:03] Phase 6.1.1 Update Timing
[16:15:03] Phase 7 Route finalize
[16:15:03] Phase 8 Verifying routed nets
[16:15:03] Phase 9 Depositing Routes
[16:15:03] Phase 10 Post Router Timing
[16:15:03] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 01m 30s 

[16:15:03] Starting bitstream generation..
[16:15:33] Creating bitmap...
[16:15:33] Writing bitstream ./xilinx_zc706_base_wrapper.bit...
[16:15:33] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 00m 30s 
[16:15:34] Run vpl: Step impl: Completed
[16:15:35] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:15:35] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:09:13 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 17391 ; free virtual = 29408
INFO: [v++ 60-1443] [16:15:35] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/address_map.xml -sdsl /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -xclbin /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -rtd /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [16:15:38] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18116 ; free virtual = 30133
INFO: [v++ 60-1443] [16:15:38] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zc706_base_202120_1_202120_1 --output /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
XRT Build Version: 2.12.0 (Vitis)
       Build Date: 2021-08-25 21:54:07
          Hash ID: fd8487c065ba77b7e2d8f160f1d53acd8724a1ea
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 13321525 bytes
Format : RAW
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2331 bytes
Format : JSON
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4579 bytes
Format : RAW
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 8832 bytes
Format : RAW
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (13344370 bytes) to the output file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:15:40] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18117 ; free virtual = 30135
INFO: [v++ 60-1443] [16:15:40] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin.info --input /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:15:42] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18117 ; free virtual = 30135
INFO: [v++ 60-1443] [16:15:42] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:15:42] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.656 ; gain = 0.000 ; free physical = 18117 ; free virtual = 30135
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created binary_container_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link/imp/impl_1_xilinx_zc706_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link/vivado.log
	Steps Log File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 9m 52s
INFO: [v++ 60-1653] Closing dispatch client.
