# Tiny Tapeout project information
project:
  title:        "Cell mux"      # Project title
  author:       "htfab"         # Your name
  discord:      "h.tamas"       # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "All the IHP standard cells"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2 or 6x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_htfab_cells"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "combined_cells.v"
    - "cell_mux.v"
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "page bit 0"
  ui[1]: "page bit 1"
  ui[2]: "page bit 2"
  ui[3]: "page bit 3"
  ui[4]: "input bit 0"
  ui[5]: "input bit 1"
  ui[6]: "input bit 2"
  ui[7]: "input bit 3"

  # Outputs
  uo[0]: "output bit 8*page"
  uo[1]: "output bit 8*page+1"
  uo[2]: "output bit 8*page+2"
  uo[3]: "output bit 8*page+3"
  uo[4]: "output bit 8*page+4"
  uo[5]: "output bit 8*page+5"
  uo[6]: "output bit 8*page+6"
  uo[7]: "output bit 8*page+7"

  # Bidirectional pins
  uio[0]: "input bit 4"
  uio[1]: "input bit 5"
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
