<def f='llvm/llvm/include/llvm/MC/MCRegister.h' l='65' ll='68' type='static llvm::MCRegister llvm::MCRegister::from(unsigned int Val)'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegister.h' l='64'>/// Check the provided unsigned value is a valid MCRegister.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='108' u='c' c='_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='90' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='116' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='120' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='666' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='674' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='321' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='59' u='c' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='617' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='1049' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='556' u='c' c='_ZL9TryRemovePN4llvm12MachineInstrERNS_19ReachingDefAnalysisERNS_15SmallPtrSetImplIS1_EES6_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='642' u='c' c='_ZN12_GLOBAL__N_115LowOverheadLoop21ValidateTailPredicateEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1080' u='c' c='_ZN12_GLOBAL__N_115LowOverheadLoop8ValidateEPN4llvm18ARMBasicBlockUtilsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1311' u='c' c='_ZN12_GLOBAL__N_119ARMLowOverheadLoops11ProcessLoopEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1353' u='c' c='_ZNK12_GLOBAL__N_119ARMLowOverheadLoops13RevertLoopDecEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1005' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='597' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
