[
  {
    "type": "numerical",
    "question": "Question 1 In the circuit shown below, the AND gate has a propagation delay of 1 ns. The edge-triggered flipflops have a set-up time of 2 ns, a hold-time of 0 ns, and a clock-to-Q delay of 2 ns. The maximum clock frequency (in MHz, rounded off to the nearest integer) such that there are no setup violations is __________ .",
    "solution": "Setup time constraint: Total data delay from one flip-flop to the next must arrive before the next clock edge minus setup time. Total data path delay =\nClock-to-Q delay (2 ns) + AND gate delay (1 ns) = 3 ns Setup time = 2 ns Required clock period:\n[latex] T_{\\text{clk}} \\geq \\text{Data path delay} + \\text{Setup time} [/latex]\n[latex] T_{\\text{clk}} \\geq 3\\ \\text{ns} + 2\\ \\text{ns} = 5\\ \\text{ns} [/latex] Maximum clock frequency:\n[latex] f_{\\text{max}} = \\frac{1}{T_{\\text{clk}}} = \\frac{1}{5 \\times 10^{-9}} = 200\\ \\text{MHz} [/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page1_q1.webp",
    "min": 200.0,
    "max": 200.0
  },
  {
    "type": "mcq",
    "question": "Question 2 A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input P0 is set to logic '0' and P1 is set to logic '1' at all times. The timing diagram of the inputs SEL and S are also shown below. The sequence of output Y from time [latex]\\mathrm{T}_{0}[/latex] to [latex]\\mathrm{T}_{3}[/latex] is __________ .",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page1_q2.webp",
    "options": {
      "A": "1011",
      "B": "0100",
      "C": "0010",
      "D": "1101"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 3 A 10-bit analog-to-digital converter (ADC) has a sampling frequency of 1 MHz and a full scale voltage of 3.3 V. For an input sinusoidal signal with frequency 500 kHz , the maximum SNR (in dB , rounded off to two decimal places) and the data rate (in Mbps) at the output of the ADC are __________ , respectively.",
    "solution": "The maximum SNR for n bit [latex]=6.02 \\times \\mathrm{n}+1.76 \\mathrm{~dB}[/latex] For 10 bits [latex]=6.02 \\times 10+1.76 \\mathrm{~dB}=61.96 \\mathrm{~dB}[/latex] The sampling frequency is 1 MHz and each sample is converted into 10 bits. So, the data rate at the output [latex]=10 \\times 1 \\mathrm{M}[/latex] bits per second [latex]=10 \\mathrm{Mbps}[/latex]",
    "options": {
      "A": "61.96 and 10",
      "B": "61.96 and 5",
      "C": "33.36 and 10",
      "D": "33.36 and 5"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 4 A 4-bit weighted-resistor DAC with inputs [latex]\\mathrm{b}_{3}, \\mathrm{~b}_{2}[/latex], [latex]\\mathrm{b}_{1}[/latex], and [latex]\\mathrm{b}_{0}[/latex] (MSB to LSB) is designed using an ideal opamp, as shown below. The switches are closed when the corresponding input bits are logic '1' and open otherwise. When the input [latex]\\mathrm{b}_{3} \\mathrm{~b}_{2} \\mathrm{~b}_{1} \\mathrm{~b}_{0}[/latex] changes from 1110 to 1101, the magnitude of the change in the output voltage [latex]\\mathrm{V}_{\\mathrm{O}}[/latex] (in mV , rounded off to the nearest integer) is __________ .",
    "solution": "[latex]V_{0}=-R\\left(\\frac{b_{3} V_{R E F}}{R}+\\frac{b_{2} V_{R E F}}{2 R}+\\frac{b_{1} V_{R E F}}{4 R}+\\frac{b_{0} V_{R E F}}{8 R}\\right)[/latex] [latex]=-\\frac{\\mathrm{V}_{\\text {REF }} \\times \\mathrm{R}}{\\mathrm{R}}\\left[\\mathrm{b}_{3}+\\frac{\\mathrm{b}_{2}}{2}+\\frac{\\mathrm{b}_{1}}{4}+\\frac{\\mathrm{b}_{0}}{8}\\right][/latex] [latex]=-V_{\\text {REF }}\\left[\\mathrm{b}_{3}+\\frac{\\mathrm{b}_{2}}{2}+\\frac{\\mathrm{b}_{1}}{4}+\\frac{\\mathrm{b}_{0}}{8}\\right][/latex] For the input [latex]\\mathrm{b}_{3} \\mathrm{~b}_{2} \\mathrm{~b}_{1} \\mathrm{~b}_{0}=1110[/latex], the output voltage, [latex]\n\\begin{aligned}\n\\mathrm{V}_{0} & =-2\\left(1+\\frac{1}{2}+\\frac{1}{4}+0\\right) \\\\\n& =-2(1.75) \\\\\n& =-3.5 \\mathrm{~V}\n\\end{aligned}\n[/latex] For the input [latex]\\mathrm{b}_{3} \\mathrm{~b}_{2} \\mathrm{~b}_{1} \\mathrm{~b}_{0}=1101[/latex], the output voltage, [latex]\n\\begin{aligned}\n\\mathrm{V}_{0} & =-2\\left(1+\\frac{1}{2}+0+\\frac{1}{8}\\right) \\\\\n& =-2(1.625) \\\\\n& =-3.25 \\mathrm{~V}\n\\end{aligned}\n[/latex] So, the change in magnitude is 0.25 V and it is equal to 250 mV.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page1_q4.webp",
    "min": 250.0,
    "max": 250.0
  },
  {
    "type": "mcq",
    "question": "Question 5 A full adder and an XOR gate are used to design a digital circuit with inputs  [latex]X,Y,[/latex] and  [latex]Z[/latex], and output [latex]F[/latex], as shown below. The input [latex]Z[/latex] is connected to the carry-in input of the full adder. If the input  [latex]Z[/latex] is set to logic '1', then the circuit functions as __________ with  [latex]X[/latex] and  [latex]Y[/latex] as inputs.",
    "solution": "In the circuit, when Z is set to 1 , the operands to full adder are [latex]X, \\bar{Y}[/latex] and input carry is 1 So, [latex]\\begin{aligned}\n\\mathrm{F} & =\\mathrm{X}+\\overline{\\mathrm{Y}}+1 \\\\\n& =\\mathrm{X}+2 \\text { 's complement of } \\mathrm{Y} \\\\\n& =\\mathrm{X}-\\mathrm{Y}\n\\end{aligned}\n[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page1_q5.webp",
    "options": {
      "A": "an adder",
      "B": "a subtractor",
      "C": "a multiplier",
      "D": "a binary to Gray code converter"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 6 A 3-input majority logic gate has inputs [latex]{X}, {Y}[/latex] and [latex]Z[/latex]. The output [latex]F[/latex] of the gate is logic '1' if two or more of the inputs are logic '1'. The output [latex]F[/latex] is logic '0' if two or more of the inputs are logic '0'. Which one of the following options is a Boolean expression of the output [latex]F[/latex] ?",
    "solution": "[latex]\\begin{array}{lllll}\n &  & X & Y & Z \\\\\n & 0 & 0 & 0 & 0 \\\\\n & 1 & 0 & 0 & 1 \\\\\n & 2 & 0 & 1 & 0 \\\\\n & 3 & 0 & 1 & 1 \\\\\n & 4 & 1 & 0 & 0 \\\\\n & 5 & 1 & 0 & 1 \\\\\n & 6 & 1 & 1 & 0 \\\\\n & 7 & 1 & 1 & 1 \\\\\n\n\\end{array}\n[/latex] [latex]\nF  =\\sum \\mathrm{m}(3,5,6,7)\n[/latex] [latex]F=XY+YZ+ZX[/latex]",
    "options": {
      "A": "[latex]{XY}+{YZ}+{ZX}[/latex]",
      "B": "[latex]{X} \\oplus {Y} \\oplus {Z}[/latex]",
      "C": "[latex]{X}+{Y}+{Z}[/latex]",
      "D": "[latex]XYZ[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 7 A full scale sinusoidal signal is applied to a 10-bit ADC. The fundamental signal component in the ADC output has a normalized power of [latex]1 \\mathrm{~W}[/latex], and the total noise and distortion normalized power is [latex]10 \\mu \\mathrm{W}[/latex]. The effective number of bits (rounded off to the nearest integer) of the ADC is  ____",
    "solution": "[latex]\n\\begin{aligned}\n\\frac{S}{N_{q}} & =\\frac{1}{10 \\times 10^{-6}} \\\\\n\\frac{S}{N_{q}} & =10^{5} \\\\\n\\left(\\frac{S}{N_{a}}\\right)_{\\mathrm{dB}} & =10 \\log _{10} 10^{5} \\\\\n& =50 \\mathrm{~dB} \\\\\n1.76+6.02 n & =50 \\\\\nn & =8.01\n\\end{aligned}\n[/latex] rounded off to nearest integer [latex]\\rightarrow n \\simeq 8[/latex]",
    "options": {
      "A": "7",
      "B": "8",
      "C": "9",
      "D": "10"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 8 The sequence of states [latex]\\left(Q_{1} Q_{0}\\right)[/latex] of the given synchronous sequential circuit is ______",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page2_q3.webp",
    "options": {
      "A": "[latex]00 \\rightarrow 10 \\rightarrow 11 \\rightarrow 00[/latex]",
      "B": "[latex]11 \\rightarrow 00 \\rightarrow 10 \\rightarrow 01 \\rightarrow 00[/latex]",
      "C": "[latex]01 \\rightarrow 10 \\rightarrow 11 \\rightarrow 00 \\rightarrow 01[/latex]",
      "D": "[latex]00 \\rightarrow 01 \\rightarrow 10 \\rightarrow 00[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 9 The propagation delay of the [latex]2 \\times 1 \\mathrm{MUX}[/latex] shown in the circuit is [latex]10 \\mathrm{~ns}[/latex]. Consider the propagation delay of the inverter as [latex]0 \\mathrm{~ns}[/latex]. If [latex]S[/latex] is set to 1 then the output [latex]Y[/latex] is ______",
    "solution": "[latex]\n\\begin{array}{ll}\n\\therefore & T_{c}=10+10=20 \\mathrm{nsec} \\\\\n\\therefore & f_{c}=\\frac{1}{T_{C}}=\\frac{10^{9}}{20}=50 \\mathrm{MHz}\n\\end{array}\n[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page2_q4.webp",
    "options": {
      "A": "a square wave of frequency [latex]100 \\mathrm{MHz}[/latex]",
      "B": "a square wave of frequency [latex]50 \\mathrm{MHz}[/latex]",
      "C": "constant at 0",
      "D": "constant at 1"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 10 A 4-bit priority encoder has inputs [latex]D_{3}, D_{2}, D_{1}[/latex] and [latex]D_{0}[/latex] in descending order of priority. The two-bit output [latex]A B[/latex] is generated as 00,01, 10, and 11 corresponding to inputs [latex]D_{3}[/latex], [latex]D_{2}, D_{1}[/latex] and [latex]D_{0}[/latex], respectively. The Boolean expression of the output bit [latex]B[/latex] is _____",
    "solution": "Given 4-bit priority encoder has inputs [latex]D_{3}, D_{2}, D_{1}[/latex] and [latex]D_{0}[/latex] in descending order of priority. [latex]\n\\begin{array}{|cccc|c|c|}\n\\hline\nD_{3} & D_{2} & D_{1} & D_{0} & A & B \\\\\n\\hline\n0 & 0 & 0 & 1 & 0 & 0 \\\\\n0 & 0 & 1 & X & 0 & 1 \\\\\n0 & 1 & X & X & 1 & 0 \\\\\n1 & X & X & X & 1 & 1 \\\\\n\\hline\n\\end{array}\n[/latex] The Boolean expression of the output bit [latex]B=\\overline{D_{3}} D_{2}+\\overline{D_{3}} \\; \\overline{D_{1}}[/latex]",
    "options": {
      "A": "[latex]\\overline{D_{3}} \\; \\overline{D_{2}}[/latex]",
      "B": "[latex]\\overline{D_{3}} D_{2}+\\overline{D_{3}} \\; \\overline{D_{1}}[/latex]",
      "C": "[latex]D_{3} \\overline{D_{2}}+\\overline{D_{3}} D_{1}[/latex]",
      "D": "[latex]\\overline{D_{3}} \\; \\overline{D_{1}}[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 11 In a number system of base [latex]r[/latex], the equation [latex]x^{2}-12 x+37=0[/latex] has [latex]x=8[/latex] as one of its solutions. The value of [latex]r[/latex] is ______",
    "solution": "",
    "min": 11.0,
    "max": 11.0
  },
  {
    "type": "mcq",
    "question": "Question 12 For the Boolean function [latex]\nF(A, B, C, D)=\\Sigma m(0,2,5,7,8,10,12,13,14,15)\n[/latex] the essential prime implicants are",
    "solution": "[latex]\nf(A, B, C, D)=\\Sigma m(0.2,5,7,8,10,12,13,14,15)\n[/latex] [latex]B D \\quad \\bar{B} \\bar{D}[/latex]",
    "options": {
      "A": "[latex]B D, \\bar{B} \\bar{D}[/latex]",
      "B": "[latex]B D, A B[/latex]",
      "C": "[latex]A B, \\bar{B} \\bar{D}[/latex]",
      "D": "[latex]B D, \\bar{B} \\bar{D}, A B[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 13 In a given sequential circuit, initial states are [latex]Q_{1}=1[/latex] and [latex]Q_{2}=0[/latex]. For a clock frequency of [latex]1 \\mathrm{MHz}[/latex], the frequency of signal [latex]Q_{2}[/latex] in [latex]\\mathrm{kHz}[/latex], is ____ (rounded off to the nearest integer).",
    "solution": "[latex]\n\\begin{array}{|c|c|c|c|c|}\n\\hline\nClk & {D}_{\\mathbf{1}}=\\mathbf{Q}_{\\mathbf{2}}[ & D_{\\mathbf{2}}=\\overline{\\mathbf{Q}}_{\\mathbf{1}} & {Q}_{\\mathbf{1}} & {Q}_{\\mathbf{2}} \\\\\n\\hline\nInitial &  &  & 1 & 0 \\\\\n\\hline\n1 & 0 & 0 & 0 & 0 \\\\\n2 & 0 & 1 & 0 & 1 \\\\\n3 & 1 & 1 & 1 & 1 \\\\\n4 & 1 & 0 & 1 & 0 \\\\\n\\hline\n\\end{array}\n[/latex] Therefore, the given counter is having MOD-4 [latex]\\therefore[/latex] The frequency of signal [latex]Q_{2}=\\frac{f_{i}}{4}=\\frac{1000}{4} \\mathrm{kHz}=250 \\mathrm{kHz}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page3_q3.webp",
    "min": 250.0,
    "max": 250.0
  },
  {
    "type": "numerical",
    "question": "Question 14 For the circuit shown below, the propagation delay of each NAND gate is [latex]1 \\mathrm{~ns}[/latex]. The critical path delay, in ns, is ____ (rounded off to the nearest integer).",
    "solution": "The given circuit can be drawn as; [latex]\\therefore \\quad[/latex] The critical path delay [latex]=1 \\mathrm{~ns}+1 \\mathrm{~ns}=2 \\mathrm{~ns}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page3_q4.webp",
    "min": 2.0,
    "max": 2.0
  },
  {
    "type": "mcq",
    "question": "Question 15 The synchronous sequential circuit shown below works at a clock frequency of [latex]1 \\mathrm{GHz}[/latex]. The throughput, in [latex]\\mathrm{M}[/latex] bits/s, and the latency, in ns, respectively, are",
    "solution": "The given circuit is a type of SISO. [latex]\\begin{aligned} \\therefore \\quad Latency &=n \\times T_{\\text {clk }} \\ldots . .& n= \\text{number of flip flops}\\\\\n\n&=3 \\times 1 \\quad \\ldots . &T_{\\mathrm{clk}}=\\frac{1}{f_{\\mathrm{clk}}}=1 \\mathrm{~ns}\\\\\n&=3 \\mathrm{~ns} &\n\\end{aligned}[/latex] Now, [latex]\\begin{aligned}\n\\text{Throughput}&= \\text{Number of bits/sec}\\\\\n\\because \\quad 1 \\;bit &=1\\; nsec\\\\\n\\therefore \\quad \\text{Throughput} &=10^{9} \\mathrm{bits} / \\mathrm{sec}\\\\\n&=1000 \\mathrm{Mbps}\n\\end{aligned}\n[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page3_q5.webp",
    "options": {
      "A": "[latex]1000,3[/latex]",
      "B": "[latex]333.33,1[/latex]",
      "C": "[latex]2000,3[/latex]",
      "D": "[latex]333.33,3[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 16 In the circuit shown below, [latex]P[/latex] and [latex]Q[/latex] are the inputs. The logical function realized by the circuit shown below is",
    "solution": "[latex]\n\\begin{aligned}\n\\text { Output } & =\\bar{Q} \\cdot I_{0}+Q \\cdot I_{1} \\\\\n& =\\bar{Q} \\cdot 0+Q \\cdot P \\\\\n& =P Q\n\\end{aligned}\n[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page4_q1.webp",
    "options": {
      "A": "[latex]Y=P Q[/latex]",
      "B": "[latex]Y=P+Q[/latex]",
      "C": "[latex]Y=\\overline{P Q}[/latex]",
      "D": "[latex]Y=\\overline{P+Q}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 17 Consider the circuit shown with an ideal OPAMP. The output voltage [latex]V_o[/latex] is\n__________V (rounded off to two decimal places).",
    "solution": "[latex]V_A=\\frac{V_R}{2} \\; and R_{th}=R [/latex] [latex] V_B=\\frac{V_B}{2}[/latex] [latex] V_C=\\frac{(V_R+V_R/4)}{2}=\\frac{5}{8}V_R[/latex] [latex] R_{th}=2R||2R=R[/latex] Similarly, [latex]V_D=\\frac{V_C}{2}=\\frac{5}{16}V_R [/latex] So,\n[latex]\\frac{S}{16}V_R=\\frac{5}{16} \\times 1.6V [/latex] [latex] V_o=\\frac{-3R}{(2R+R)} \\times \\frac{5}{16} \\times 1.6=-\\frac{3}{2} \\times \\frac{5}{16} \\times 1.6[/latex] [latex]V_o=-0.5V [/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page4_q2.webp",
    "min": -0.55,
    "max": -0.45
  },
  {
    "type": "mcq",
    "question": "Question 18 Consider a Boolean gate (D) where the output [latex]Y[/latex] is related to the inputs [latex]A[/latex] and [latex]B[/latex] as,\n[latex]Y=A+\\bar{B} [/latex], where + denotes logical OR operation. The Boolean inputs '0' and '1'\nare also available separately. Using instances of only D gates and inputs '0' and '1',\n__________ (select the correct option(s)).",
    "solution": "[latex] \\begin{aligned}\ny &=A+\\bar{B} =\\overline{\\bar{A}\\cdot B}\\\\ \n f(A,B)&=A+\\bar{B} \\\\ \nf(0,B) &=0+\\bar{B}=\\bar{B}\\Rightarrow NOT\\; Gate \\\\ \nf(A,\\bar{B}) &=A+\\bar{\\bar{B}} =A+B\\Rightarrow OR \\;Gate\\\\ \n f(0,f(A,\\bar{B}))&=0+(\\overline{A+B})\\Rightarrow NOR \\; Gate \\\\ \nf(\\bar{A},B) &= \\bar{A}+\\bar{B}=\\overline{A\\cdot B}\\Rightarrow NAND\\; Gate\\\\ \n f(0,f(\\bar{A},B))&=0+\\overline{\\overline{A\\cdot B}} =A\\cdot B\\Rightarrow AND \\; Gate\n\\end{aligned}[/latex] Since, we can implement NOT Gate we can\nalso implement OR, AND, NOR and NAND Gate.",
    "options": {
      "A": "NAND logic can be implemented",
      "B": "OR logic cannot be implemented",
      "C": "NOR logic can be implemented",
      "D": "AND logic cannot be implemented"
    },
    "correct_answers": [
      "A",
      "C"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 19 A state transition diagram with states A, B, and C, and transition probabilities [latex]p_1,p_2,...,p_7[/latex] is shown in the figure (e.g., [latex]p_1[/latex] denotes the probability of transition from\nstate A to B). For this state diagram, select the statement(s) which is/are universally\ntrue",
    "solution": "[latex]\\left.\\begin{matrix}\nA &\\rightarrow   &A  &P_7 \\\\ \n A&\\rightarrow   &B  &P_1 \\\\ \n A&\\rightarrow   &C  &P_4 \n\\end{matrix}\\right\\} \\Rightarrow P_1+P_4+P_7=1[/latex] [latex]\\left.\\begin{matrix}\nB &\\rightarrow   &A  &P_2 \\\\ \n B&\\rightarrow   &B  &P_3  \n\\end{matrix}\\right\\} \\Rightarrow P_2+P_3=1[/latex] [latex]\\left.\\begin{matrix}\nC &\\rightarrow   &A  &P_6 \\\\ \n C&\\rightarrow   &C  &P_5  \n\\end{matrix}\\right\\} \\Rightarrow P_5+P_6=1[/latex] [latex] P_2+P_3=P_5+P_6\\Rightarrow [/latex] Option (A) is correct. [latex]P_1+P_4+P_7=1\\Rightarrow  [/latex] Option (C) is correct.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page4_q4.webp",
    "options": {
      "A": "[latex]p_2+p_3=p_5+p_6[/latex]",
      "B": "[latex]p_1+p_3=p_4+p_6[/latex]",
      "C": "[latex]p_1+p_4+p_7=1[/latex]",
      "D": "[latex]p_2+p_5+p_7=1[/latex]"
    },
    "correct_answers": [
      "A",
      "C"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 20 For the circuit shown, the clock frequency is [latex]f_o[/latex] and the duty cycle is 25%. For the\nsignal at the Q output of the Flip-Flop, _______.",
    "solution": "2-bit counter [latex] \\begin{aligned}\nMSB&&LSB(J,K)\\\\\n0&&0\\\\\n0&&1\\\\\n1&&0\\\\\n1&&1\n\\end{aligned}[/latex] Duty cycle =50% Output frequency =[latex]f_0/4[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page4_q5.webp",
    "options": {
      "A": "frequency is [latex]f_0/4 [/latex] and duty cycle is 50%",
      "B": "frequency is [latex]f_0/4 [/latex] and duty cycle is 25%",
      "C": "frequency is [latex]f_0/2 [/latex] and duty cycle is 50%",
      "D": "frequency is [latex]f_0[/latex] and duty cycle is 25%"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 21 Select the correct statement(s) regarding CMOS implementation of NOT gates.",
    "solution": "(A) [latex] NM_H[/latex] will not be always equal to [latex] NM_L[/latex] \nbecause it depends on transistors parameters\nlike size [latex] NM_H=V_{IL}-V_{OL}[/latex] [latex] NM_L=V_{OH}-V_{IH}[/latex] Condition for \n[latex] NM_H=NM_L[/latex] : when  \n[latex]V_{TN}=|V_{TP}|\\; and \\; V_{IP}=\\frac{V_{DD}}{2} [/latex] If \n[latex]\\frac{K_p}{K_n}<  > 1[/latex] then [latex]NM_H\\neq NM_L [/latex] (B) Due to capacitive leading of stage, dynamic\npower consumption during switching will not\nbe zero. (C) For \n[latex] V_{DD}-|V_{TP}|\\leq V_{in}\\leq V_{DD}[/latex] [logic high\ninput] PMOS [latex] \\rightarrow [/latex] cut off NMOS  [latex] \\rightarrow [/latex] Linear (D) Mobility of electrons influences the switching\nspeed because Propagation delay, [latex] \\tau _p=\\frac{\\tau _{PLH}+P_{PHL}}{2} [/latex] [latex] \\tau _{PLH}=\\frac{C_LV_{DD}}{\\mu _p C_{ox} \\frac{W}{L} (V_{GS}\\;\\; V_{TP})^2}[/latex] [latex]\\mu _p [/latex] dependent\non mobality Therefore (C) is only correct.",
    "options": {
      "A": "Noise Margin High [latex](NM_H)[/latex] is always equal to the Noise Margin Low [latex](NM_L)[/latex] irrespective of the sizing of transistors.",
      "B": "Dynamic power consumption during switching is zero.",
      "C": "For a logical high input under steady state, the nMOSFET is in the linear regime of\noperation.",
      "D": "Mobility of electrons never influences the switching speed of the NOT gate."
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 22 Select the Boolean function(s) equivalent to [latex]x+yz[/latex], where [latex]x,y[/latex], and [latex]z[/latex] are Boolean\nvariables, and + denotes logical OR operation.",
    "solution": "A. x + z + xy = x(1 + y) + z = x + z B. (x + y) (x + z) = x + xz + xy + yz\n= x(1 + y + z) + yz\n= x + yz C. x + xy + yz = x(1+y) + yz\n= x + yz D. x + xz + xy = x (1 + z + y)\n= x",
    "options": {
      "A": "x+z+xy",
      "B": "(x+y)(x+z)",
      "C": "x+xy+yz",
      "D": "x+xz+xy"
    },
    "correct_answers": [
      "B",
      "C"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 23 Consider the 2-bit multiplexer (MUX) shown in the figure. For OUTPUT to be the\nXOR of C and D, the values for [latex]A_0,A_1,A_2 \\text{ and }A_3[/latex] are _______",
    "solution": "[latex]f=\\bar{C}\\bar{D}I_0+\\bar{C}DI_1+C\\bar{D}I_2+CDI_3[/latex] For this [latex]A_0=A_3=0[/latex] [latex]A_1=A_2=1[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page5_q3.webp",
    "options": {
      "A": "[latex]A_0=0,A_1=0,A_2=1,A_3=1[/latex]",
      "B": "[latex]A_0=1,A_1=0,A_2=1,A_3=0[/latex]",
      "C": "[latex]A_0=0,A_1=1,A_2=1,A_3=0[/latex]",
      "D": "[latex]A_0=1,A_1=1,A_2=0,A_3=0[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 24 The propagation delay of the exclusive[latex]-\\text{OR} (\\text{XOR})[/latex]\n gate in the circuit in the figure is [latex]3\\:ns[/latex]. The propagation delay of all the flip-flops is assumed to be zero. The clock [latex](\\text{Clk})[/latex]\n frequency provided to the circuit is [latex]500\\: \\text{MHz}[/latex]. Starting from the initial value of the flip-flop outputs [latex]Q_{2}Q_{1}Q_{0} = 1\\;1\\;1[/latex]\n with [latex]D_{2}=1[/latex], the minimum number of triggering clock edges after which the flip-flop outputs [latex]Q_{2}Q_{1}Q_{0}[/latex]\n becomes [latex]1\\; 0\\; 0[/latex]\n (in integer) is",
    "solution": "[latex]\\therefore\\quad [/latex]Total 5 clocks required.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page5_q4.webp",
    "min": 5.0,
    "max": 5.0
  },
  {
    "type": "mcq",
    "question": "Question 25 The propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circuit shown in the figure are 4 ns, 2 ns and 1 ns, respectively. If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation delay of the circuit is",
    "solution": "Case -1 : when T=0 Propogation delay [latex]=t_{AND1}+t_{MUX2}=2+1=3ns[/latex] Case -1 : when T=1 Propogation delay [latex]=t_{AND2}+t_{MUX1}t_{AND3}+t_{MUX2}=2+1+2+1=6ns[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page5_q5.webp",
    "options": {
      "A": "3 ns",
      "B": "5 ns",
      "C": "6 ns",
      "D": "7 ns"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 26 An 8-bit unipolar (all analog output values are positive) digital-to-analog converter (DAC) has a full-scale voltage range from [latex]0\\; V[/latex]\n to [latex]7.68\\:V[/latex]. If the digital input code is [latex]10010110[/latex]\n (the leftmost bit is [latex]\\text{MSB}[/latex]), then the analog output voltage of the DAC (rounded off to one decimal place) is ___________ V.",
    "solution": "[latex]\\begin{aligned} \\text { Given: } \\qquad \\qquad V_{p s}&=7.68 \\mathrm{~V} \\\\ n &=8 \\mathrm{bit} \\\\ \\text { Resolution }(k) &=\\frac{V_{F S}}{2^{n}-1}=\\frac{7.68}{2^{8}-1}=0.03\\\\ \\text { Now, } \\quad V_{\\mathrm{DAC}}&=k \\times\\{\\text { Decimal equivalent }\\}\\\\ &=0.03 \\times\\{150\\} \\\\ &=4.5 \\mathrm{~V} \\end{aligned}[/latex]",
    "min": 4.5,
    "max": 4.5
  },
  {
    "type": "mcq",
    "question": "Question 27 Addressing of a [latex]32K\\:\\times\\:16[/latex] memory is realized using a single decoder. The minimum number of [latex]\\text{AND}[/latex] gates required for the decoder is",
    "solution": "For [latex]N \\times 2^{N}[/latex], decoder, there are [latex]2^{N}[/latex] AND gates required at output [latex]\n\\therefore 32 \\mathrm{~K} \\times 16=2^{5} \\times 2^{10} \\times 16=2^{15} \\times 16[/latex] [latex]\n\\therefore 2^{15} [/latex] AND gates required to realize the given memory address",
    "options": {
      "A": "[latex]2^{8}[/latex]",
      "B": "[latex]2^{32}[/latex]",
      "C": "[latex]2^{15}[/latex]",
      "D": "[latex]2^{19}[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 28 If [latex](1235)_{x}\\:=\\:(3033)_{y}[/latex], where x and y indicate the bases of the corresponding numbers, then",
    "solution": "[latex]x^{3}+2 x^{2}+3 x+5=3 y^{3}+3 y+3[/latex] Option (B) will satisfy the equation.",
    "options": {
      "A": "[latex]x\\:=\\:7[/latex] and [latex]y\\:=\\:5[/latex]",
      "B": "[latex]x\\:=\\:8[/latex] and [latex]y\\:=\\:6[/latex]",
      "C": "[latex]x\\:=\\:6[/latex] and [latex]y\\:=\\:4[/latex]",
      "D": "[latex]x\\:=\\:9[/latex] and [latex]y\\:=\\:7[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 29 For the components in the sequential circuit shown below, [latex]t_{pd}[/latex] is the propagation delay, [latex]t_{setup}[/latex] is the setup time, and [latex]t_{hold}[/latex] is the hold time. The maximum clock frequency (rounded\noff to the nearest integer), at which the given circuit can operate reliably, is ____ MHz.",
    "solution": "Total propagation delay  [latex]=(t_{pd}+t_{set-up})_{max}=8ns+5ns=13ns[/latex] [latex] \\therefore[/latex] Frequency of operations [latex]=\\frac{1000}{13}MHz=76.92MHz[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page6_q4.webp",
    "min": 76.0,
    "max": 77.0
  },
  {
    "type": "mcq",
    "question": "Question 30 The state diagram of a sequence detector is shown below. State  [latex]S_0[/latex] is the initial state\nof the sequence detector. If the output is 1, then",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page6_q5.webp",
    "options": {
      "A": "the sequence 01010 is detected",
      "B": "the sequence 01011 is detected",
      "C": "the sequence 01110 is detected",
      "D": "the sequence 01001 is detected"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 31 P, Q, and R are the decimal integers corresponding to the 4-bit binary number 1100\nconsidered in signed magnitude, 1's complement, and 2's complement representations,\nrespectively. The 6-bit 2's complement representation of (P+Q+R) is",
    "solution": "Given, binary number 1100 1's complement of 1100 = -3 Sign magnitude of 1100 = -4 2's complement of 1100 = -4 P + Q + R = -4 - 3 - 4 = -11 The 6 digit 2's complement of (-11) = 110101",
    "options": {
      "A": "110101",
      "B": "110010",
      "C": "111101",
      "D": "111001"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 32 A 10-bit D/A converter is calibrated over the full range from 0 to 10 V. If the input to\nthe D/A converter is 13A (in hex), the output (rounded off to three decimal places) is\n_________ V.",
    "solution": "Given,  n=10 [latex]V_{FS}=10\\, V[/latex] Input Voltage=[latex](13A)_{16}=(314)_{10}[/latex] Output Voltage=Resolution X Decimal Equivalent of input [latex]V_{o}=\\frac{10}{2^{10}-1}\\times 314=3.069\\, V[/latex]",
    "min": 3.05,
    "max": 3.08
  },
  {
    "type": "mcq",
    "question": "Question 33 The figure below shows a multiplexer where [latex]S_1 \\; and \\; S_0[/latex] are the select lines, [latex]I_0 \\; to \\; I_3[/latex] are \nthe input data lines, EN is the enable line, and [latex]F(P, Q, R)[/latex] is the output, F is",
    "solution": "Output,[latex]F=\\bar{P}\\bar{Q}R+P\\bar{Q}R+PQ\\, \\, \\, \\,[/latex] [latex] F=\\bar{Q}R+PQ[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page7_q3.webp",
    "options": {
      "A": "[latex]PQ+\\bar{Q}R[/latex]",
      "B": "[latex]P+Q\\bar{R}[/latex]",
      "C": "[latex]P\\bar{Q}R+\\bar{P}Q[/latex]",
      "D": "[latex]\\bar{Q}+PR[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 34 In the circuits shown, the threshold voltage of each Nmos transistor is 0.6 V. Ignoring the effect of channel length modulation and body bias, the values of Vout1 and Vout2, respectively, in volts, are",
    "solution": "[latex]V_{\\text {out } 1}=3-0.6-0.6=1.8 \\mathrm{V}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page7_q4.webp",
    "options": {
      "A": "1.8 and 1.2",
      "B": "2.4 and 2.4",
      "C": "1.8 and 2.4",
      "D": "2.4 and 1.2"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 35 The state transition diagram for the circuit shown is",
    "solution": "When [latex] A=0, Q_{n+1}=1 [/latex] When  [latex]A=1, Q_{n+1}=\\bar{Q}_{n} [/latex] So, the correct state transition diagram is,",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page7_q5.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 36 In the circuit shown, the clock frequency, i.e., the frequency of the Clk signal, is 12?kHz. The frequency of the signal at [latex]Q_2[/latex] is____ kHz.",
    "solution": "[latex]\\begin{aligned} M O D &=3 \\\\ f_{Q 2} &=\\frac{f_{c \\mid k}}{3}=\\frac{12}{3} k H z=4 k H z \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page8_q1.webp",
    "min": 4.0,
    "max": 4.0
  },
  {
    "type": "mcq",
    "question": "Question 37 In the circuit shown, A and B are the inputs and Fis the output. What is the functionality of the circuit?",
    "solution": "So, the given logic circuit acts as an XNOR gate",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page8_q2.webp",
    "options": {
      "A": "Latch",
      "B": "XNOR",
      "C": "SRAM Cell",
      "D": "XOR"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 38 In the circuit shown, what are the values of F for EN=0 and EN=1, respectively?",
    "solution": "When [latex]E N=0 [/latex] [latex] x_{1}=(\\overline{D \\cdot 0})=1 \\Rightarrow [/latex] PMOS is in OFF state [latex] x_{2}=(\\overline{1+D})=0 \\Rightarrow[/latex] NMOS is in OFF state Both the transistors are in OFF state, which offers high impedance. [latex] \\begin{aligned} \\text { When } E N=1: x_{1}&=(\\overline{D \\cdot 1})=\\bar{D} \\\\ x_{2}&=(\\overline{0+D})=\\bar{D} \\\\ F &=D \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page8_q3.webp",
    "options": {
      "A": "0 and D",
      "B": "Hi-Z and D",
      "C": "0 and 1",
      "D": "Hi-Z and [latex]\\bar{D}[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 39 A standard CMOS inverter is designed with equal rise and fall times ([latex]\\beta _n=\\beta _p[/latex]). If the width of the pMOS transistor in the inverter is increased, what would be the effect on the LOW noise margin ([latex]NM_L[/latex]) and the HIGH noise margin [latex]NM_H[/latex]?",
    "solution": "Making PMOS wider, shifts input transition point \r\n[latex](V_{IT})[/latex] towards [latex]V_{DD}[/latex] Making NMOS wider, shifts input transition point \r\n[latex](V_{IT})[/latex] towards zero. So, as PMOS made wider, NML increases and NMH \r\ndecreases.",
    "options": {
      "A": "[latex]NM_L[/latex] increases and [latex]NM_H[/latex]decreases",
      "B": "[latex]NM_L[/latex] decreases and [latex]NM_H[/latex] increases.",
      "C": "Both [latex]NM_L[/latex] and [latex]NM_H[/latex] increase.",
      "D": "No change in the noise margins."
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 40 The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for\r\nLOW logic level at the outputs. When the pull-downs are off, high-value resistors set the\r\noutput logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are\r\nintentionally shorted to implement \"wired logic\". Such shorted nodes will be HIGH only if\r\nthe outputs of all the gates whose outputs are shorted are HIGH. The number of distinct values of [latex]X_{3}X_{2}X_{1}X_{0}[/latex] (out of the 16 possible values) that give Y = 1 is _______.",
    "solution": "[latex]\\begin{aligned} A&=\\left(X_{1} \\oplus X_{2}\\right) \\bar{X}_{3} \\\\ B&=\\left[\\left(X_{1} \\oplus X_{2}\\right) \\bar{X}_{3} X_{0}\\right] \\cdot \\bar{X}_{0}=0\\\\ Y&=B+X_{3}=0+X_{3}=X_{3} \\end{aligned}[/latex] Out of 16 possible combinations of [latex]x_{3} x_{2} x_{1} x_{0} x_{3} ,[/latex] will be high for 8 combinations. So, Y will be high for 8 combinations.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page8_q5.webp",
    "min": 8.0,
    "max": 8.0
  },
  {
    "type": "numerical",
    "question": "Question 41 In the circuit shown below, a positive edge-triggered D Flip-Flop is used for sampling input\ndata [latex] D_{in} [/latex] using clock CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for\nlogic LOW levels. The data bit and clock periods are equal and the value of[latex] \\Delta T/T_{CK} = 0.15 [/latex],\nwhere the parameters [latex]\\Delta T [/latex] and [latex] T_{CK} [/latex] are shown in the figure. Assume that the Flip-Flop and the XOR gate are ideal. If the probability of input data bit [latex] ( D_{in}) [/latex] transition in each clock period is 0.3, the average value (in volts, accurate to two decimal places) of the voltage at node X , is _______.",
    "solution": "[latex]\\begin{aligned} V_{X(\\mathrm{avg})} &=\\left[0.3 \\times 3.3\\left(1-\\frac{\\Delta T}{T_{C K}}\\right)\\right]+[0.7 \\times 0] \\mathrm{V} \\\\ &=0.3 \\times 3.3 \\times(1-0.15) \\mathrm{V} \\\\ &=0.3 \\times 3.3 \\times 0.85 \\mathrm{V}=0.8415 \\mathrm{V} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page9_q1.webp",
    "min": 0.82,
    "max": 0.86
  },
  {
    "type": "mcq",
    "question": "Question 42 A 2[latex]\\times[/latex]  2 ROM array is built with the help of diodes as shown in the circuit below. Here W0\nand W1 are signals that select the word lines and B0 and B1 are signals that are output of the\nsense amps based on the stored data corresponding to the bit lines during the read operation. During the read operation, the selected word line goes high and the other word line is in a\nhigh impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to [latex] D_{ij} [/latex] (where i = 0 or 1 and j = 0 or 1)  stored in the ROM?",
    "solution": "[latex]\\begin{array}{l} \\text { When, } W_{0}=V_{D O}, B_{0}=V_{D D} \\text { ; otherwise } B_{0}=0 \\\\ \\text { When } W_{1}=V_{D O} B_{1}=V_{D D} \\text { ; otherwise } B_{1}=0 \\\\ \\text { So, } B_{0}=W_{0} \\text { and } B_{1}=W_{1} \\\\ \\text { Hence } \\begin{array}{c|cc} &B_{0}&B_{1}\\\\ \\hline W_{0}&1&0\\\\ W_{1}&0&1 \\end{array}\\\\ \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page9_q2.webp",
    "options": {
      "A": "[latex]\\begin{bmatrix} 1 & 0\\\\ 0 & 1 \\end{bmatrix}[/latex]",
      "B": "[latex]\\begin{bmatrix} 0 & 1\\\\ 1 & 0 \\end{bmatrix}[/latex]",
      "C": "[latex]\\begin{bmatrix} 1 & 0\\\\ 1 & 0 \\end{bmatrix}[/latex]",
      "D": "[latex]\\begin{bmatrix} 1 & 1\\\\ 0 & 0 \\end{bmatrix}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 43 A four-variable Boolean function is realized using 4x1 multiplexers as shown in the figure. The minimized expression for F(U,V,W, X) is",
    "solution": "Output of the first multiplexer can be expressed as, [latex] F_{1}=\\bar{U} V+U \\bar{V}[/latex] Output of the second multiplexer can be expressed as, [latex] \\begin{aligned} F &=\\bar{W} \\bar{X} F_{1}+\\bar{W} X F_{1}=\\bar{W} F_{1} \\\\ &=(\\bar{U} V+U \\bar{V}) \\bar{W} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page9_q3.webp",
    "options": {
      "A": "[latex](UV+\\bar{U}\\bar{V})\\bar{W}[/latex]",
      "B": "[latex](UV+\\bar{U}\\bar{V})(\\bar{W}\\bar{X}+\\bar{W}X)[/latex]",
      "C": "[latex](U\\bar{V}+\\bar{U}V)\\bar{W}[/latex]",
      "D": "[latex](U\\bar{V}+\\bar{U}V)(\\bar{W}\\bar{X}+\\bar{W}X)[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 44 A traffic signal cycles from GREEN to YELLOW, YELLOW to RED and RED to GREEN.\nIn each cycle, GREEN is turned on for 70 seconds, YELLOW is turned on for\n5 seconds and the RED is turned on for 75 seconds. This traffic light has to be implemented\nusing a finite state machine (FSM). The only input to this FSM is a clock of 5 second period.\nThe minimum number of flip-flops required to implement this FSM is _______.",
    "solution": "[latex]\\begin{aligned} \\text{GREEN }&\\rightarrow 70 \\text{seconds}\\\\ \\text { YELLOW } & \\rightarrow 5 \\text { seconds } \\\\ \\text { RED } &\\rightarrow 75 \\text { seconds }\\\\ \\text{Clock period }&\\rightarrow 5 \\text{seconds }\\\\ \\end{aligned}[/latex] Total number of unique states required [latex] =\\frac{70+5+75}{5}=30[/latex] Minimum number of flip-flops required is, [latex] n=\\left\\lceil\\log _{2}(30)\\right\\rceil=\\lceil 4.91\\rceil=5[/latex]",
    "min": 5.0,
    "max": 5.0
  },
  {
    "type": "mcq",
    "question": "Question 45 A function F(A,B,C) defined by three Boolean variables A, B and C when expressed as sum\r\nof products is given by [latex]F=\\bar{A}\\cdot \\bar{B} \\cdot \\bar{C} + \\bar{A}\\cdot B \\cdot \\bar{C} + A\\cdot \\bar{B} \\cdot \\bar{C}[/latex] where,[latex]\\bar{A},\\bar{B} \\;and \\; \\bar{C} [/latex] are complements of the respective variable. The product of sums (POS) form of the function F is",
    "solution": "[latex]\\begin{aligned} F(A, B, C, D) &=\\bar{A} \\bar{B} \\bar{C}+\\bar{A} B \\bar{C}+A \\bar{B} \\bar{C} \\\\ &=\\Sigma m(0,2,4)=\\Pi M(1,3,5,6,7) \\\\ =&(A+B+\\bar{C})(A+\\bar{B}+\\bar{C})(\\bar{A}+B+\\bar{C}) \\\\ &(\\bar{A}+\\bar{B}+C)(\\bar{A}+\\bar{B}+\\bar{C}) & \\end{aligned}[/latex]",
    "options": {
      "A": "[latex]F=(A+B+C)\\cdot (A+\\tilde{B}+C)\\cdot (\\bar{A}+B+C)[/latex]",
      "B": "[latex]F=(\\bar{A}+\\bar{B}+\\bar{C})\\cdot (\\bar{A}+B+\\bar{C})\\cdot (A+\\bar{B}+\\bar{C})[/latex]",
      "C": "[latex]F=(A + B + \\bar{C}) \\cdot (A + \\bar{B} + \\bar{C} ) \\cdot (\\bar{A} + B + \\bar{C}) \\cdot [/latex] [latex](\\bar{A}+\\bar{B}+C) \\cdot (\\bar{A}+\\bar{B}+\\bar{C})[/latex]",
      "D": "[latex]F=(\\bar{A} +  \\bar{B} + C) \\cdot  (\\bar{A} + B +  C) \\cdot [/latex] [latex](A + B + \\bar{C}) \\cdot (A+B+C)[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 46 The logic function f(X,Y) realized by the given circuit is",
    "solution": "From pull-down network, [latex] \\begin{aligned} \\overline{f(X, Y)}&=\\bar{X} \\bar{Y}+X Y=X \\odot Y \\\\ f(X, Y)&=\\overline{X \\odot Y}=X \\oplus Y \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page10_q1.webp",
    "options": {
      "A": "NOR",
      "B": "AND",
      "C": "NAND",
      "D": "XOR"
    },
    "correct_answer": "D"
  },
  {
    "type": "numerical",
    "question": "Question 47 The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input 'In' and an output 'Out'. The initial state of the FSM is [latex]S_{0}[/latex]. If the input sequence is 10101101001101, starting with the left-most bit, then the number times 'Out' will be 1 is __________.",
    "solution": "By observing the given state diagram, it is clear \r\nthat the FSM can be used to detect the sequence \r\n'101' It is given in the question that, the FSM detects \r\noverlapping sequences also. \r\nThe given input sequence is, [latex]\r\n \\underline{101}0\\underline{110}1001\\underline{101} \\quad \\Rightarrow [/latex]So, Output will be 1 for 4\r\ntimes.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page10_q2.webp",
    "min": 4.0,
    "max": 4.0
  },
  {
    "type": "mcq",
    "question": "Question 48 A programmable logic array (PLA) is shown in the figure. The Boolean function F implemented is",
    "solution": "[latex]F=\\bar{P} \\bar{Q} R+\\bar{P} Q R+P \\bar{Q} R[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page10_q3.webp",
    "options": {
      "A": "[latex]\\bar{P}\\bar{Q}R + \\bar{P}QR + P\\bar{Q}\\bar{R}[/latex]",
      "B": "[latex](\\bar{P}+\\bar{Q}+R) (\\bar{P}+Q+R) (P+\\bar{Q}+\\bar{R})[/latex]",
      "C": "[latex]\\bar{P}\\bar{Q}R + \\bar{P}QR + P\\bar{Q}R[/latex]",
      "D": "[latex](\\bar{P}+\\bar{Q}+R) (\\bar{P}+Q+R) (P+\\bar{Q}+R)[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 49 Figure I shows a 4-bits ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns respectively. Assume all the inputs to the 4-bit adder are initially reset to At t=0, the inputs to the 4-bit adder are changed to [latex]X_{3}X_{2}X_{1}X_{0}=1100,\\; Y_{3}Y_{2}Y_{1}Y_{0}=0100 \\; and \\; Z_{0}=1[/latex]. The output of the ripple carry adder will be stable at t (in ns) = ___________",
    "solution": "In this question inputs to be added are : [latex]\r\n\\begin{aligned}\r\nX_{3} X_{2} X_{1} X_{0}&=1100 \\\\\r\nY_{3} Y_{2} Y_{1} Y_{0}&=0100 \\text { and } Z_{0}=1\r\n\\end{aligned}[/latex] For this combination of addition, total minimum \r\ndelay depends on the addition of most-significant \r\ntwo bits (since least significant two bits are zeros \r\nthey does not cause any change in [latex]Z_{1}[/latex] and [latex]Z_{2}[/latex]). So, in the process of addition of given two digits, \r\nwaveforms at [latex]Z_{1}[/latex] and [latex]Z_{2}[/latex] become stable at t=0 itself. In the above diagram the waveform at A and B \r\nbecome stable at t = 0 itself, as the applied input \r\ncombinations does not cause any change. So, for he given combination of inputs, output will\r\nsettle at t = 50 ns.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page10_q4.webp",
    "min": 50.0,
    "max": 50.0
  },
  {
    "type": "mcq",
    "question": "Question 50 For the circuit shown in the figure, P and Q are the inputs and Y is the output. The logic implemented by the circuit is",
    "solution": "As per GATE Answer key Marks to All.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page10_q5.webp",
    "options": {
      "A": "XNOR",
      "B": "XOR",
      "C": "NOR",
      "D": "OR"
    }
  },
  {
    "type": "mcq",
    "question": "Question 51 In a DRAM,",
    "solution": "In a DRAM, data is stored in the form of charge \r\non capacitor and periodic refreshing is needed to \r\nrestore the charge on capacitor.",
    "options": {
      "A": "periodic refreshing is not required",
      "B": "information is stored in a capacitor",
      "C": "information is stored in a latch",
      "D": "both read and write operations can be performed simultaneously"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 52 Consider the circuit shown in the figure. The Boolean expression F implemented by the circuit is",
    "solution": "[latex]\\begin{aligned} F_{1} &=\\bar{X} Y \\\\ F &=\\bar{Z} F_{1}+Z \\bar{F}_{1} \\\\ &=(\\bar{X} Y) \\bar{Z}+(\\bar{X} Y) Z \\\\ &=\\bar{X} Y \\bar{Z}+(X+\\bar{Y}) Z \\\\ F &=\\bar{X} Y \\bar{Z}+X Z+\\bar{Y} Z \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page11_q2.webp",
    "options": {
      "A": "[latex]\\bar{X}\\bar{Y}\\bar{Z}+XY+\\bar{Y}Z[/latex]",
      "B": "[latex]\\bar{X}Y \\bar{Z}+XY+\\bar{Y}Z[/latex]",
      "C": "[latex]\\bar{X}Y \\bar{Z}+XY+\\bar{Y}Z[/latex]",
      "D": "[latex]\\bar{X}\\bar{Y}\\bar{Z} +XY+\\bar{Y}Z[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 53 Which one of the following gives the simplified sum of products expression for the Boolean function [latex]F=m_{0}+m_{2}+m_{3}+m_{5}[/latex], where [latex]m_{0},m_{2},m_{3},m_{5}[/latex], are minterms corresponding to\nthe inputs A, B and C with A as the MSB and C as the LSB?",
    "solution": "Given Boolean function is, [latex] F=m_{0}+m_{2}+m_{3}+m_{5}[/latex] It can be minimized by using K-map as given below. [latex] F=\\bar{A} \\bar{C}+\\bar{A} B+A \\bar{B} C[/latex]",
    "options": {
      "A": "[latex]\\bar{A}B+\\bar{A}\\bar{B}\\bar{C}+A\\bar{B}C[/latex]",
      "B": "[latex]\\bar{A}\\bar{C}+\\bar{A}B+A\\bar{B}C[/latex]",
      "C": "[latex]\\bar{A}\\bar{C}+A\\bar{B}+A\\bar{B}C[/latex]",
      "D": "[latex]\\bar{A}BC+\\bar{A}\\bar{C}+A\\bar{B}C[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 54 A 4-bit shift register circuit configured for right-shift operation, i.e, [latex]D_{in}\\rightarrow A,\\; A\\rightarrow B , \\;  B\\rightarrow C,  \\; C\\rightarrow D[/latex], as shown. If the present state of the shift register is ABCD = 1101, the number of clock cycles required to reach the state ABCD = 1111 is _________.",
    "solution": "So, 10 clock cycles are required.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page11_q4.webp",
    "min": 10.0,
    "max": 10.0
  },
  {
    "type": "mcq",
    "question": "Question 55 A finite state machine (FSM) is implemented using the D flip-flops A and B, and logic gates, as shown in the figure below. The four possible states of the FSM are [latex]Q_{A}Q{B}[/latex]=00,01,10 and 11. Assume that [latex]X_{1N}[/latex] is held at a constant logic level throughout the operation of the FSM. When the FSM is initialized to the state [latex]Q_{A}Q_{B}[/latex]=00 and clocked, after a few clock cycles, it starts cycling through",
    "solution": "In the given diagram, [latex] D_{A}=Q_{A} \\oplus Q_{B} \\text { and } D_{B}=\\overline{Q_{A} X_{I N}}[/latex] For [latex]X_{I N}=0: [/latex] [latex] D_{A}=Q_{A} \\oplus Q_{B} \\text { and } D_{B}=1[/latex] So, for [latex]X_{I N}=0,[/latex] Number of possible states =2 [latex] For X_{I N}=1 [/latex] [latex] D_{A}=Q_{A} \\oplus Q_{B} \\text { and } D_{B}=\\bar{Q}_{A}[/latex] So, for [latex]X_{IN}=1[/latex] of possible states = 3",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page11_q5.webp",
    "options": {
      "A": "all of the four possible states if [latex]X_{IN}=1[/latex]",
      "B": "three of the four possible states if [latex]X_{IN}=0[/latex]",
      "C": "only two of the four possible states if [latex]X_{IN}=1[/latex]",
      "D": "only two of the four possible states if [latex]X_{IN}=0[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 56 In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delays. The present input condition is: P = Q = '0'. If the input condition is changed simultaneously to P = Q = '1', the outputs X and Y are",
    "solution": "Present input condition :  P=Q=0 [latex]\\Rightarrow [/latex] Corresponding outputs are  X=Y=1 When input condition is changed to  P=Q=1 from \r\n P=Q=0 : Possibility - 1 : Let gate-1 is faster than gate-2, then the \r\npossible outputs are  X=0, Y=1 Possibility - 2 : Let gate-2 is faster than gate-1, then the \r\npossible outputs are  X=1, Y=0",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page12_q1.webp",
    "options": {
      "A": "X = '1', Y = '1'",
      "B": "either X = '1', Y = '0' or X = '0', Y = '1'",
      "C": "either X = '1', Y = '1' or X = '0', Y = '0'",
      "D": "X = '0', Y = '0'"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 57 Consider the D-Latch shown in the figure, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal CLK1 has a 50% duty cycle and CLK2 is a one-fifth period delayed version of CLK1. The duty cycle at the output latch in percentage is___________.",
    "solution": "Duty cycle of output [latex] =\\frac{\\frac{T_{\\mathrm{CLK}}}{2}-\\frac{T_{\\mathrm{CLK}}}{5}}{T_{\\mathrm{CK}}} \\times 100=\\frac{3}{10} \\times 100=30 \\%[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page12_q2.webp",
    "min": 29.9,
    "max": 30.1
  },
  {
    "type": "mcq",
    "question": "Question 58 For the circuit shown in the figure, the delay of the bubbled NAND gate is 2 ns and that of the counter is assumed to be zero. If the clock (Clk) frequency is 1 GHz, then the counter behaves as a",
    "solution": "Clock frequency= 1 GHz [latex]\\Rightarrow [/latex] Clock time period = 1 ns If the propagation delay of the NANO gate were \r\n0 ns, the circuit would have behaved as MOD 6 \r\ncounter. However, the delay of NANO gate is 2 ns. During \r\nthis time, two more clock pulses would reach the \r\ncounter, and therefore it would count two more \r\nstates. Hence, it acts as MOD 8 counter.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page12_q3.webp",
    "options": {
      "A": "mod-5 counter",
      "B": "mod-6 counter",
      "C": "mod-7 counter",
      "D": "mod-8 counter"
    },
    "correct_answer": "D"
  },
  {
    "type": "numerical",
    "question": "Question 59 For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are 2 ns, 1.5 ns and 1 ns, respectively. If all the inputs P, Q, R, S and T are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is __________",
    "solution": "When, [latex]T=\\text{logic} 0[/latex], the path followed by the circuit would be, NOR gate [latex]\\rightarrow \\text{MUX} 1 \\rightarrow \\text{MUX} 2 [/latex] [latex] \\Rightarrow 2 \\mathrm{ns} \\rightarrow 1.5 \\mathrm{ns} \\rightarrow 1.5 \\mathrm{ns} [/latex] [latex] \\Rightarrow 5 \\mathrm{ns} [/latex] When, [latex]T=\\text{logic} 1[/latex], the path followed by the circuit would be, NOR gate [latex]\\rightarrow MUX 1 \\rightarrow NOR gate \\rightarrow MUX 2 [/latex] [latex] \\Rightarrow 1 \\mathrm{ns} \\rightarrow 1.5 \\mathrm{ns} \\rightarrow 2 \\mathrm{ns} \\rightarrow 1.5 \\mathrm{ns} [/latex] [latex] \\Rightarrow 6 \\mathrm{ns} [/latex] [latex] \\therefore \\quad [/latex] Maximum propagation delay is 6 ns",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page12_q4.webp",
    "min": 6.0,
    "max": 6.0
  },
  {
    "type": "mcq",
    "question": "Question 60 Following is the K-map of a Boolean function of five variables P, Q, R, S and X. The minimum sum-of-product (SOP) expression for the function is",
    "solution": "[latex]\\therefore[/latex] minimum sum of product expression of the function is [latex] =\\bar{Q}S\\bar{X}+Q\\bar{S}X[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page12_q5.webp",
    "options": {
      "A": "[latex]\\bar{P}\\bar{Q}S\\bar{X}+P\\bar{Q}S\\bar{X}+Q\\bar{R}\\bar{S}X+QR\\bar{S}X[/latex]",
      "B": "[latex]\\bar{Q}S\\bar{X}+Q\\bar{S}X[/latex]",
      "C": "[latex]\\bar{Q}SX+Q\\bar{S}\\bar{X}[/latex]",
      "D": "[latex]\\bar{Q}S+Q\\bar{S}[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 61 The minimum number of 2-input NAND gates required to implement a 2-input XOR gate is",
    "solution": "",
    "options": {
      "A": "4",
      "B": "5",
      "C": "6",
      "D": "7"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 62 The logic functionality realized by the circuit shown below is",
    "solution": "The output Y will be logic 1, when [latex]\n A=1, B=1 [/latex] and  [latex]\\bar{B}=0 [/latex] [latex]\n \\Rightarrow  Y=A \\cdot B \\cdot \\bar{B}=A \\cdot B [/latex] [latex]\n \\Rightarrow [/latex] AND operation",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page13_q2.webp",
    "options": {
      "A": "OR",
      "B": "XOR",
      "C": "NAND",
      "D": "AND"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 63 The state transition diagram for a finite state machine with states A, B and C, and binary inputs X, Y and Z, is shown in the figure. Which one of the following statements is correct?",
    "solution": "For State A For State B For State C In state 'C' when X Y Z= 111 ; the ambiguity occurs. Because from state 'C' [latex] \\begin{aligned} \\text{When, }\\quad X&=1\\\\ Z&=1 \\Rightarrow \\text { Next state }=A \\\\ \\text{When, }\\quad Y&=1\\\\ Z&=1 \\Rightarrow \\text { Next state }=B \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page13_q3.webp",
    "options": {
      "A": "Transitions from State A are ambiguously defined.",
      "B": "Transitions from State B are ambiguously defined",
      "C": "Transitions from State C are ambiguously defined.",
      "D": "All of the state transitions are defined unambiguously"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 64 In an N bit flash ADC, the analog voltage is fed simultaneously to [latex]2^{N}-1[/latex] comparators. The output of the comparators is then encoded to a binary format using digital circuits. Assume that the analog voltage source [latex]V_{in}[/latex] (whose output is being converted to digital format) has a source resistance of 75 [latex]\\Omega[/latex]  as shown in the circuit diagram below and the input capacitance of each comparator is 8 pF.\nThe input must settle to an accuracy of 1/2 LSB even for a full scale input change for proper conversion. Assume that the time taken by the thermometer to binary encoder is negligible. If the flash ADC has 8 bit resolution, which one of the following alternatives is closest to the maximum sampling rate ?",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page13_q4.webp",
    "options": {
      "A": "1 megasamples per second",
      "B": "6 megasamples per second",
      "C": "64 megasamples per second",
      "D": "256 megasamples per second"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 65 A 4:1 multiplexer is to be used for generating the output carry of a full adder. A and B are the bits to be added while [latex]C_{in}[/latex] is the input carry and [latex]C_{out}[/latex] is the output carry. A and B are to be used as the select bits with A being the more significant select bit. Which one of the following statements correctly describes the choice of signals to be connected to the inputs [latex]I_{0},I_{1},I_{2} \\;  and \\;  I_{3}[/latex] so that the output is [latex]C_{out}[/latex]?",
    "solution": "In case of a full adder, [latex] \\begin{aligned} \\therefore \\quad I_{0}&=0 \\\\ I_{1}&=C_{\\text {in }} \\\\ I_{2}&=C_{\\text {in }} \\\\ I_{3}&=1 \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page13_q5.webp",
    "options": {
      "A": "[latex]I_{0}=0,I_{1}=C_{in},I_{2}=C_{in}[/latex] and [latex]I_{3}=1[/latex]",
      "B": "[latex]I_{0}=1,I_{1}=C_{in},I_{2}=C_{in} [/latex] and [latex] I_{3}=1[/latex]",
      "C": "[latex]I_{0}=C_{in},I_{1}=0,I_{2}=1 [/latex] and [latex] I_{3}=C_{in}[/latex]",
      "D": "[latex]I_{0}=0,I_{1}=C_{in},I_{2}=1 [/latex] and [latex] I_{3}=C_{in}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 66 Assume that all the digital gates in the circuit shown in the figure are ideal, the resistor R= 10 k[latex]\\Omega[/latex] and the supply voltage is 5 V. The D flip-flops D1, D2, D3, D4 and D5 are initialized with logic values 0,1,0,1 and 0, respectively. The clock has a 30% duty cycle. The average power dissipated (in mW) in the resistor R is ________",
    "solution": "The waveform of the gate output Average power dissipated [latex]\nP=\\frac{V^{2}}{R} \\times \\frac{T_{\\mathrm{ON}}}{T}=\\frac{5^{2}}{10 \\mathrm{k}} \\times \\frac{3 T}{5 T}=1.5 \\mathrm{mW}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page14_q1.webp",
    "min": 1.45,
    "max": 1.55
  },
  {
    "type": "mcq",
    "question": "Question 67 Transistor geometries in a CMOS inverter have been adjusted to meet the requirement for worst case charge and discharge times for driving a load capacitor C. This design is to be converted to that of a NOR circuit in the same technology, so that its worst case charge and discharge times while driving the same capacitor are similar. The channel lengths of all transistors are to be kept unchanged. Which one of the following statements is correct?",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page14_q2.webp",
    "options": {
      "A": "Widths of PMOS transistors should be doubled, while widths of NMOS transistors should be halved.",
      "B": "Widths of PMOS transistors should be doubled, while widths of NMOS transistors should not be changed.",
      "C": "Widths of PMOS transistors should be halved, while widths of NMOS transistors should not be changed.",
      "D": "Widths of PMOS transistors should be unchanged, while widths of NMOS transistors should be halved."
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 68 The functionality implemented by the circuit below is",
    "solution": "When the outputs [latex]\\left(O_{0^{\\prime}} O_{1}, O_{2}, O_{3}\\right)[/latex] of the decoder  are at logic 1, the corresponding tristate buffer is  activated. In that case, whatever data is applied  at the input of a buffer, becomes its output. Hence, when [latex] \\begin{aligned} \\Rightarrow \\quad C_{1} C_{0}&=00, \\quad \\text{ Then } O_{0}=1, \\\\ \\therefore \\quad Y&=P \\\\ \\Rightarrow \\quad C_{1} C_{0}&=01, \\quad \\text{ Then } O_{1}=1 \\\\ \\therefore \\quad Y&=Q \\\\ \\Rightarrow \\quad C_{1} C_{0}&=10, \\quad \\text{ Then } O_{2}=1 \\\\ \\therefore \\quad Y&=R \\\\ \\Rightarrow \\quad C_{1} C_{0}&=11, \\quad \\text{ Then } O_{3}=1 \\\\ \\therefore \\quad Y&=S \\end{aligned}[/latex] [latex] \\therefore \\quad [/latex] the circuit effectively behaves as a 4 to 1 multiplexer.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page14_q3.webp",
    "options": {
      "A": "2-to-1 multiplexer",
      "B": "4-to-1 multiplexer",
      "C": "7-to-1 multiplexer",
      "D": "6-to-1 multiplexer"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 69 Identify the circuit below.",
    "solution": "The truth table of the circuit is shown below, [latex]\r\n\\begin{array}{ccc|ccc}\r\nX_{2} & X_{1} & X_{0} & Y_{2} & Y_{1} & Y_{0} \\\\\r\n\\hline 0 & 0 & 0 & 0 & 0 & 0 \\\\\r\n0 & 0 & 1 & 0 & 0 & 1 \\\\\r\n0 & 1 & 0 & 0 & 1 & 1 \\\\\r\n0 & 1 & 1 & 0 & 1 & 0 \\\\\r\n1 & 0 & 0 & 1 & 1 & 0 \\\\\r\n1 & 0 & 1 & 1 & 1 & 1 \\\\\r\n1 & 1 & 0 & 1 & 0 & 0 \\\\\r\n1 & 1 & 1 & 1 & 0 & 1\r\n\\end{array}[/latex] As Per the truth table none of the options given \r\nin the question are correct. However, by making \r\nsome (minor) changes in the circuit, the answer \r\ncould be obtained as option (A). As per GATE official answer Marks to ALL.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page14_q4.webp",
    "options": {
      "A": "Binary to Gray code converter",
      "B": "Binary to XS3 converter",
      "C": "Gray to Binary converter",
      "D": "XS3 to Binary converter"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 70 The output of the combinational circuit given below is",
    "solution": "[latex]\\begin{aligned} y &=A B C \\oplus A B \\oplus B C \\\\ &=[\\overline{A B C} \\cdot A B+A B C \\cdot \\overline{A B}] \\oplus B C \\\\ &=[(\\bar{A}+\\bar{B}+\\bar{C}) \\cdot A B+A B C \\cdot(\\bar{A}+\\bar{B})] \\oplus B C \\\\ &=(A B \\bar{C}) \\oplus(B C) \\\\ &=\\overline{A B \\bar{C}} \\cdot B C+A B \\bar{C} \\cdot \\overline{B C} \\\\ &=(\\bar{A}+\\bar{B}+C) \\cdot B C+A B \\bar{C} \\cdot(\\vec{B}+\\bar{C}) \\\\ &=\\bar{A} B C+B C+A B \\bar{C} \\\\ &=B C(\\bar{A}+1)+A B \\bar{C}=B C+A B \\bar{C} \\\\ &=B(C+A \\bar{C})=B(C+A) \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page14_q5.webp",
    "options": {
      "A": "A+B+C",
      "B": "A(B+C)",
      "C": "B(C+A)",
      "D": "C(A+B)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 71 An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing",
    "solution": "For TTL gate, open end acts as logic '1 '. \r\nSo if we connect 5 V battery to ground then \r\npressing the switches allow logic 'O' while opening \r\nthe switches allow logic '1 '. In case of 5 V battery \r\nboth opening and closing of switches allow \r\nlogic '1' and hence circuit can't act as SR latch.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page15_q1.webp",
    "options": {
      "A": "NOR gates to NAND gates",
      "B": "inverters to buffers",
      "C": "NOR gates to NAND gates and inverters to buffers",
      "D": "5 V to ground"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 72 A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown. Which one of the following statements is TRUE?",
    "solution": "Universal gate is a gate by which every other gate \r\ncan be realized. Gate 1 and Gate 2 are basic gates and can not \r\nbe used as universal gates.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page15_q2.webp",
    "options": {
      "A": "Gate 1 is a universal gate.",
      "B": "Gate 2 is a universal gate.",
      "C": "Gate 3 is a universal gate.",
      "D": "None of the gates shown is a universal gate"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 73 A three bit pseudo random number generator is shown. Initially the value of output\n[latex]Y \\equiv Y_{2} Y_{1} Y_{0}[/latex] is set to 111. The value of output Y after three clock cycles is",
    "solution": "The given circuit is similar to After three clock Y is 100.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page15_q3.webp",
    "options": {
      "A": "[latex]000[/latex]",
      "B": "[latex]001[/latex]",
      "C": "[latex]010[/latex]",
      "D": "[latex]100[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 74 In the circuit shown, diodes [latex]D_{1} , D_{2} \\;  and \\; D_{3}[/latex] are ideal,  and the inputs [latex]E_{1} , E_{2} \\;  and \\; E_{3} [/latex] are  \"0 V\" for logic '0'  and  \"10 V\" for logic '1'. What logic gate does the circuit represent?",
    "solution": "Case (i): If any input is logic 0 (i.e.,  0 V ) then \r\ncorresponding diode is \"ON\" and due to ideal \r\ndiode output voltage  [latex]V_{0}=0[/latex]  as well as if there is \r\nany input logic 1 (i.e.,  10 V) corresponding diode \r\nwill be OFF. Case (ii): If all the inputs are high (i.e.,  10 V) then \r\nall the diodes are R.B. (OFF) and output voltage  [latex]\r\nV_{0}=10 \\mathrm{V} [/latex] So, it is a positive 3 -inputs AND gate.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page15_q4.webp",
    "options": {
      "A": "3-input OR gate",
      "B": "3-input NOR gate",
      "C": "3-input AND gate",
      "D": "3-input XOR gate"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 75 The circuit shown consists of J-K flip-flops, each with an active low asynchronous reset ([latex]\\bar{R_{d}} [/latex] input).The counter corresponding to this circuit is\n(",
    "solution": "Q is applied as negative edge triggering clock. [latex]\n\\Rightarrow[/latex]  Counter is up counter. Reset signal [latex]=\\overline{Q_{2} \\cdot Q_{0}} [/latex] The counter resets at 101 [latex]\n \\Rightarrow [/latex] Counter is MOD-5",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page15_q5.webp",
    "options": {
      "A": "a modulo-5 binary up counter",
      "B": "a modulo-6 binary down counter",
      "C": "a modulo-5 binary down counter",
      "D": "a modulo-6 binary up counter"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 76 A 1-to-8 demultiplexer with data input [latex]D_{in}[/latex], address inputs [latex]S_{0}, S_{1}, S_{2}[/latex] (with [latex]S_{0}[/latex] as the LSB) and [latex]\\bar{Y}_{0} \\; to \\;  \\bar{Y}_7[/latex] as the eight demultiplexed outputs, is to be designed using two 2-to-4 decoders (with enable E input  and address inputs [latex]A_{0} \\; and \\; A_{1}[/latex]) as shown in the figure. [latex] D_{in} , S_{0}, S_{1} \\; and \\;  S_{2}[/latex] are to be connected to P, Q, R and S, but not necessarily in this order. The respective input connections to P, Q, R, and S terminals should be",
    "solution": "Consider a [latex]1 \\times 8[/latex] demultiplexer [latex] \\begin{aligned} \\text{So,}\\quad \\bar{Y}_{0} &=\\left(\\overline{D_{\\text {in }} \\cdot \\bar{S}_{0} \\bar{S}_{1} \\bar{S}_{2}}\\right) \\\\ \\bar{Y}_{0} &=\\left(\\bar{D}_{\\text {in }}+S_{0}+S_{1}+S_{2}\\right) \\\\ \\bar{Y}_{1} &=\\left(\\bar{D}_{\\text {in }}+\\bar{S}_{0}+S_{1}+S_{2}\\right) \\\\ \\bar{Y}_{2} &=\\left(\\bar{D}_{\\text {in }}+S_{0}+\\bar{S}_{1}+S_{2}\\right) \\\\ \\bar{Y}_{3} &=\\left(\\bar{D}_{\\text {in }}+\\bar{S}_{0}+\\bar{S}_{1}+S_{2}\\right) \\\\ \\bar{Y}_{4} &=\\left(\\bar{D}_{\\text {in }}+S_{0}+S_{1}+\\bar{S}_{2}\\right) \\\\ \\bar{Y}_{5} &=\\left(\\bar{D}_{\\text {in }}+\\bar{S}_{0}+S_{1}+\\bar{S}_{2}\\right) \\\\ \\bar{Y}_{6} &=\\left(\\bar{D}_{\\text {in }}+S_{0}+\\bar{S}_{1}+\\bar{S}_{2}\\right) \\\\ \\bar{Y}_{7} &=\\left(\\bar{D}_{\\text {in }}+S_{0}+S_{1}+S_{2}\\right) \\end{aligned}[/latex] From the circuit given in question we can see that [latex] \\begin{array}{l} \\bar{Y}_{0}=\\left(1 A_{0}+1 A_{1}+\\bar{E}\\right) \\\\ \\bar{Y}_{0}=(R+S+P+Q) \\end{array}[/latex] Similarly, [latex] \\bar{Y}_{1}=\\left(1 \\bar{A}_{0}+1 A_{1}+1 \\bar{E}\\right)=(P+Q+\\bar{R}+S)[/latex] [latex] \\bar{Y}_{4}=\\left(2 \\bar{A}_{0}+2 A_{1}+2 \\bar{E}\\right)=(R+S+P+\\bar{Q})[/latex] So comparing, we get [latex] \\begin{array}{l} P={D}_{\\text {in }} \\\\ Q=S_{2} \\\\ R=S_{1} \\\\ S=S_{0} \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page16_q1.webp",
    "options": {
      "A": "[latex]S_{2},D_{in},S_{0},S_{1}[/latex]",
      "B": "[latex]S_{1},D_{in},S_{0},S_{2}[/latex]",
      "C": "[latex]D_{in},S_{0},S_{1},S_{2}[/latex]",
      "D": "[latex]D_{in},S_{2},S_{0},S_{1}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 77 The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a",
    "solution": "Clear signal  [latex]=Q_{3} \\odot Q_{2} [/latex] Counter is clear after 0100 So number of states counted are 0 to  4. [latex]\n\\Rightarrow[/latex]  MOD of the counter is 5",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page16_q2.webp",
    "options": {
      "A": "mod-2 counter",
      "B": "mod-4 counter",
      "C": "mod-5 counter",
      "D": "mod-6 counter"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 78 A function of Boolean variables X, Y and Z is expressed in terms of the min-terms as [latex]F(X,Y,Z)=\\sum (1,2,5,6,7)[/latex] Which one of the product of sums given below is equal to the function F(X,Y,Z)?",
    "solution": "[latex]\\begin{aligned} F(X, Y, Z) &=\\Sigma(1,2,5,6,7) \\\\ &=\\pi[0,3,4] \\\\ =(X+Y+Z)&(X+\\bar{Y}+\\bar{Z})(\\bar{X}+Y+Z) \\end{aligned}[/latex]",
    "options": {
      "A": "[latex](\\bar{X}+\\bar{Y}+\\bar{Z})\\cdot (\\bar{X}+Y+Z)\\cdot (X+\\bar{Y}+\\bar{Z})[/latex]",
      "B": "[latex](X+Y+Z)\\cdot (X+ \\bar{Y}+\\bar{Z})\\cdot (\\bar{X}+Y+Z)[/latex]",
      "C": "[latex](\\bar{X}+\\bar{Y}+Z)\\cdot (\\bar{X}+Y+\\bar{Z})\\cdot (X+\\bar{Y}+Z)[/latex] [latex]\\cdot (X+Y+\\bar{Z})\\cdot (X+Y+Z)[/latex]",
      "D": "[latex](X+Y+\\bar{Z})\\cdot (\\bar{X}+Y+Z)\\cdot (\\bar{X}+Y+\\bar{Z})[/latex] [latex]\\cdot (\\bar{X}+\\bar{Y}+Z)\\cdot (\\bar{X}+\\bar{Y}+\\bar{Z})[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 79 A mod-n counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of n is _______.",
    "solution": "Clear signal is  [latex]\\overline{Q_{B} \\cdot Q_{C}} [/latex] Counter is cleared after 0110 [latex]\r\n \\Rightarrow[/latex] MOD  of the counter is 7 as it counts states \r\nfrom 0 to 6",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page16_q4.webp",
    "min": 7.0,
    "max": 7.0
  },
  {
    "type": "mcq",
    "question": "Question 80 In the figure shown, the output Y is required to be [latex]Y=AB+\\bar{C}\\bar{D}[/latex].The gates G1 and G2 must be, respectively,",
    "solution": "[latex]\\begin{aligned} Y &=A B+\\bar{C} \\bar{D} \\\\ G_1 &=\\text { NOR Gate } \\quad \\bar{A} \\text{ NOR } \\bar{B}=A B \\\\ G 2 &=\\text { OR GATE } \\quad A B+\\bar{C} \\bar{D} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page16_q5.webp",
    "options": {
      "A": "NOR, OR",
      "B": "OR, NAND",
      "C": "NAND, OR",
      "D": "AND, NAND"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 81 A 3-input majority gate is defined by the logic function M(a,b,c) = ab + bc + ca . Which one of the following gates is represented by the function  [latex]M(M\\overline{(a,b,c)},M(a,b,\\bar{c}),c)[/latex] ?",
    "solution": "[latex]\\begin{aligned} M(a, b, c) &=a b+b c+c a \\\\ \\overline{M(a, b, c)} &=\\frac{a b+b c+c a}{a b \\cdot b c} \\cdot \\overline{c a} \\\\ &=(\\bar{a}+\\bar{b})(\\bar{b}+\\bar{c})(\\bar{c}+\\bar{a}) \\\\ M(a, b, \\bar{c}) &=a b+b \\bar{c}+\\bar{c} a \\end{aligned}[/latex] [latex]\\begin{array}{l} \\begin{aligned} M(\\overline{M(a, b, c)}, M(a, b, \\bar{c}) c) &=\\\\ \\left[\\begin{array}{l}(\\overline{a b} \\cdot \\overline{b c} \\cdot \\overline{c a})(a b+b \\bar{c}+\\overline{c a}) \\\\ +(a b+b \\bar{c}+\\bar{c} a)(c)+(\\overline{a b} \\cdot \\overline{b c} \\cdot \\bar{a} a \\mid)\\end{array}\\right]\\end{aligned} \\\\ =\\left[\\begin{array}{l} (\\bar{a}+\\bar{b})(\\bar{b}+\\bar{c})(\\bar{c}+\\bar{a})(a b+b \\bar{c}+\\bar{c} a) \\\\ +a b c+(\\bar{a}+\\bar{b})(\\bar{b}+\\bar{c})(\\bar{c}+\\bar{a}) c \\end{array}\\right] \\\\ =(\\bar{a}+\\bar{b})(\\bar{b}+\\bar{c})(\\bar{c}+\\bar{a})[a b+b \\bar{c}+\\bar{c} a+c]+a b c \\\\ =(\\bar{a}+\\bar{b})(\\bar{b}+\\bar{c})(\\bar{c}+\\bar{a})[a+b+c]+a b c \\\\ =(\\bar{a} \\bar{b}+\\bar{b} \\bar{c}+\\bar{c} \\bar{a})[a+b+c]+a b c \\\\ F=a \\bar{b} \\bar{c}+b \\bar{c} \\bar{a}+c \\bar{a} \\bar{b}+a b c \\\\ F=A \\oplus B \\oplus C \\end{array}[/latex]",
    "options": {
      "A": "3-input NAND gate",
      "B": "3-input XOR gate",
      "C": "3-input NOR gate",
      "D": "3-input XNOR gate"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 82 All the logic gates shown in the figure have a propagation delay of 20 ns. Let A = C = 0 and B = 1 until time t = 0. At t = 0, all the inputs flip (i.e., A = C = 1 and B = 0) and remain in that state. For t > 0, output Z = 1 for a duration (in ns) of ______________.",
    "solution": "Z is '1' for 40 n-sec.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page17_q2.webp",
    "min": 40.0,
    "max": 40.0
  },
  {
    "type": "mcq",
    "question": "Question 83 The Boolean expression [latex]f(X,Y,Z)=\\bar{X}Y\\bar{Z}+X\\bar{Y}\\bar{Z}+XY\\bar{Z}+XYZ[/latex] converted into the canonical product of sum (POS) form is",
    "solution": "[latex]F(X, Y, Z)=\\bar{X} Y \\bar{Z}+X \\overline{Y Z}+X Y \\bar{Z}+X Y Z[/latex] [latex] F=(X+Y+Z)(X+Y+\\bar{Z})(X+\\bar{Y}+\\bar{Z})(\\bar{X}+Y+\\bar{Z})[/latex]",
    "options": {
      "A": "[latex](X+Y+Z)(X+Y+\\bar{Z})(X+\\bar{Y}+\\bar{Z})(\\bar{X}+Y+\\bar{Z})[/latex]",
      "B": "[latex](X+\\bar{Y}+Z)(\\bar{X}+Y+\\bar{Z})(\\bar{X}+\\bar{Y}+Z)(\\bar{X}+\\bar{Y}+\\bar{Z})[/latex]",
      "C": "[latex](X+Y+Z)(\\bar{X}+Y+\\bar{Z})(X+\\bar{Y}+Z)(\\bar{X}+\\bar{Y}+\\bar{Z})[/latex]",
      "D": "[latex](X+\\bar{Y}+\\bar{Z})(\\bar{X}+Y+Z)(\\bar{X}+\\bar{Y}+Z)(X+Y+Z)[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 84 Consider a four bit D to A converter. The analog value corresponding to digital signals of values 0000 and 0001 are 0 V and 0.0625 V respectively. The analog value (in Volts) corresponding to the digital signal 1111 is ________.",
    "solution": "Step size [latex]=0.0625 \\mathrm{V} [/latex] Decimal equivalent [latex]=15 [/latex] Analog output [latex]=15 \\times 0.0625=0.9375 Volts[/latex]",
    "min": 0.93,
    "max": 0.94
  },
  {
    "type": "numerical",
    "question": "Question 85 A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sumpropagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be ______.",
    "solution": "Full adder is a combinational circuit that performs the sum of three bits i.e. add two bits and a carry from previous addition and produces output as sum and carry. Given carry propagation delay of each [latex] FA= 12\\mathrm{nsec}.[/latex] Sum-propagation delay of each [latex]FA= 15\\mathrm{nsec}.[/latex] As can be seen from above diagram, full adder is not received from previous full adder. So, in 16-bit ripple carry adder, worst case delay of this 16-bit adder will be [latex] \\begin{aligned} &= (15 \\times 12) \\mathrm{nsec}. + 15 \\mathrm{nsec}.\\\\ &= 195 \\mathrm{nsec}. \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page17_q5.webp",
    "min": 194.9,
    "max": 195.1
  },
  {
    "type": "mcq",
    "question": "Question 86 An 8-to-1 multiplexer is used to implement a logical function Y as shown in the figure. The output Y is given by",
    "solution": "Depending upon the select lines one input is transferred to the output in multiplexer. [latex] \\begin{aligned} \\therefore \\quad Y &=\\bar{A} \\bar{B} C D+\\bar{A} B C D+A B \\bar{C} \\\\ &=\\bar{A} C D(\\bar{B}+B)+A B \\bar{C} \\\\ &=A B \\bar{C}+ \\bar{A} C D \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page18_q1.webp",
    "options": {
      "A": "[latex]Y=A\\bar{B}C+A\\bar{C}D[/latex]",
      "B": "[latex]Y=\\bar{A}BC+A\\bar{B}D[/latex]",
      "C": "[latex]Y=AB\\bar{C}+\\bar{A}CD[/latex]",
      "D": "[latex]Y=\\bar{A}\\bar{B}D+A\\bar{B}C[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 87 The output (Y ) of the circuit shown in the figure is",
    "solution": "This is the diagram of NAND gates made up of CMOS gates. So output X is given as [latex] Y=\\overline{A \\cdot B \\cdot \\bar{C}}=(\\bar{A}+\\bar{B}+C)[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page18_q2.webp",
    "options": {
      "A": "[latex]\\bar{A}+\\bar{B}+C[/latex]",
      "B": "[latex]A+\\bar{B}\\cdot \\bar{C}+A\\cdot \\bar{C}[/latex]",
      "C": "[latex]\\bar{A}+B+\\bar{C}[/latex]",
      "D": "[latex]A\\cdot B\\cdot \\bar{C}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 88 In the circuit shown in the figure, if C = 0, the expression for Y is",
    "solution": "Output of gate [latex]1: \\bar{C} [/latex] Output of gate [latex]2: \\rightarrow(\\overline{A+B}) [/latex] Output of gate [latex]3: \\rightarrow(\\overline{A+B}+C) [/latex] Output of gate [latex]4: \\rightarrow AB[/latex] Output of gate [latex]5: \\rightarrow(\\overline{A+B}+C)+A B [/latex] Output of gate 6 is output Y i.e. [latex] \\begin{aligned} Y &=\\overline{\\bar{C} \\cdot(\\overline{A+B}+C)+A B} \\\\ &=C+\\overline{(\\overline{A+B}+C+A B)} \\end{aligned}[/latex] Using Demorgan's theorem [latex] \\begin{aligned} &=C+(\\overline{\\overline{A+B}}) \\cdot \\bar{C} \\cdot(\\overline{A B})\\\\ &=C+(A+B) \\cdot \\bar{C} \\cdot(\\bar{A}+\\bar{B}) \\end{aligned}[/latex] Given in question C=0 [latex] \\begin{aligned} \\text{So, }Y&=0+(A+B) \\cdot \\overline{0} \\cdot(\\bar{A}+\\bar{B}) \\\\ &=\\bar{A} B+A \\bar{B} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page18_q3.webp",
    "options": {
      "A": "[latex]Y=A\\bar{B}+\\bar{A}B[/latex]",
      "B": "Y=A+B",
      "C": "[latex]Y=\\bar{A}+\\bar{B}[/latex]",
      "D": "Y=AB"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 89 If X and Y are inputs and the Difference (D=X-Y) and the Borrow (B) are\r\nthe outputs, which one of the following diagrams implements a half-subtractor ?",
    "solution": "[latex]\\begin{array}{cccc} X & Y& D& B \\\\ 0 & 0&0&0 \\\\ 0 & 1&1&1 \\\\ 1 & 0&1&0 \\\\ 1 & 1&0&0 \\\\ \\end{array}[/latex] [latex] \\therefore \\text { Difference }=\\bar{X} Y+X \\bar{Y}=X \\oplus Y [/latex] Borrow [latex]=\\bar{X} Y [/latex] Also using the state equation of MUX if X is used as a select line and Y as input, we get [latex] \\begin{array}{l} D=\\bar{X} Y+X \\bar{Y} \\\\ B=\\bar{X} Y \\end{array}[/latex] option (a) satisfies",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page18_q4.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 90 In the circuit shown, W and Y are MSBs of the control inputs. The output F is\ngiven by",
    "solution": "For the state equation of 4: 1 MUX, we know that [latex] \\begin{aligned} A &=\\bar{W} \\bar{X}_{I_{0}}+\\bar{W} X_{I_{1}+W \\bar{X}_{I_{2}}+W X_{I_{3}}} \\\\ &=\\bar{W} X+W \\bar{X} & \\text { (since }\\left.V_{C C}=1\\right) \\end{aligned}[/latex] Now, output F [latex] \\begin{aligned} &=\\bar{Y} \\bar{Z} I_{0}+\\bar{Y} Z I_{1}+Y \\bar{Z} I_{2}+Y Z I_{3}\\\\ &=\\bar{W} X\\bar{Y} \\bar{Z}+W \\bar{X} \\bar{Y} \\bar{Z}+\\bar{W} \\times \\nabla Z+W \\bar{X} \\bar{Y} Z \\\\ &=\\bar{W} X \\bar{Y}(\\bar{Z}+Z)+W \\bar{X} \\bar{Y}(\\bar{Z}+Z) \\\\ &=W \\bar{X} \\bar{Y}+\\bar{W} X \\bar{Y} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page18_q5.webp",
    "options": {
      "A": "[latex]F=W\\bar{X}+\\bar{W}X+\\bar{Y}\\bar{Z}[/latex]",
      "B": "[latex]F=W\\bar{X}+\\bar{W}X+\\bar{Y}Z[/latex]",
      "C": "[latex]F=W\\bar{X}\\bar{Y}+\\bar{W}X\\bar{Y}[/latex]",
      "D": "[latex]F=(\\bar{W}+\\bar{X})\\bar{Y}\\bar{Z}[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 91 If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page19_q1.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 92 Consider the multiplexer based logic circuit shown in the figure.\nWhich one of the following Boolean functions is realized by the circuit ?",
    "solution": "Using the state equation of the multiplexer, we get [latex] \\begin{aligned} X&=\\bar{S}_{1} \\cdot W+S_{1} \\bar{W}\\\\ \\text{So, }\\quad F&=\\bar{S}_{2} \\cdot X+S_{2} \\bar{X} \\\\ &=\\bar{S}_{2}\\left(\\bar{S}_{1} W+S_{1} \\bar{W}\\right)+S_{2}(\\overline{\\bar{S}_{1} W+S_{1} \\bar{W}}) \\\\ &=\\bar{S}_{1} \\bar{S}_{2} W+S_{1} \\bar{S}_{2} \\bar{W}+S_{2} \\bar{S}_{1} \\bar{W}+S_{2} S_{1} W \\\\ F&=W \\oplus S_{1} \\oplus S_{2} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page19_q2.webp",
    "options": {
      "A": "[latex]F=W\\bar{S_{1}}\\bar{S_{2}}[/latex]",
      "B": "[latex]F=WS_{1}+WS_{2}+S_{1}S_{2}[/latex]",
      "C": "[latex]F=\\bar{W}+S_{1}+S_{2}[/latex]",
      "D": "[latex]F=W\\oplus S_{1}\\oplus S_{2}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 93 The circuit shown in the figure is a",
    "solution": "Given circuit diagram is a master slave D flip-flop \r\nin which master flip-flop works on the positive cycle \r\nof clock and slave flip-flop works on negative cycle \r\nof clock.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page19_q3.webp",
    "options": {
      "A": "Toggle Flip Flop",
      "B": "JK Flip Flop",
      "C": "SR Latch",
      "D": "Master Slave D Flip Flop"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 94 The outputs of the two flip-flops Q1, Q2 in the figure shown are initialized to 0,\n0. The sequence generated at Q1 upon application of clock signal is",
    "solution": "Initially [latex] Q_{1}=Q_{2}=0 [/latex] Truth table of JK: Case-1: [latex]1^{\\text {st }}[/latex] clock pulse [latex] \\begin{aligned} Q_{1}=&0, \\bar{Q}_{1}=1, Q_{2}=0, \\bar{Q}_{2}=1 \\\\ \\text{So, }\\quad J_{1}&=1, K_{1}=0 and J_{2}=0, K_{2}=1 \\\\ \\text{So }\\quad Q_{1}^{\\prime}&=1, \\quad Q_{2}^{+}=0 \\end{aligned}[/latex] Case-2: [latex] \\begin{aligned} Q_{1} &=1, Q_{2}=0 \\\\ \\bar{Q}_{1} &=0, \\quad \\bar{Q}_{2}=1 \\\\ \\text{So,} \\quad J_{1}&=1, \\quad J_{2}=1 \\\\ K_{1}&=0 \\quad K_{2}=0\\\\ \\text { So } \\quad Q_{1}^{+}&=1, \\quad Q_{2}^{+}=1 \\end{aligned}[/latex] Case-3: [latex] \\begin{aligned} Q_{1}&=1, \\quad \\bar{Q}_{1}=0, Q_{2}=1, \\bar{Q}_{2}=0 \\\\ J_{1} &=0, K_{1}=1, J_{2}=1, K_{2}=0 \\\\ Q_{1}^{+} &=0, \\quad Q_{2}^{+}=1 \\end{aligned}[/latex] So, the sequence will be 01100.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page19_q4.webp",
    "options": {
      "A": "01110....",
      "B": "01010....",
      "C": "00110....",
      "D": "01100...."
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 95 In the circuit shown, choose the correct timing diagram of the output (y) from\r\nthe given waveforms W1, W2, W3 and W4.",
    "solution": "So, according to waveform Solution waveform [latex]W_{3}[/latex] satisfies it",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page19_q5.webp",
    "options": {
      "A": "W1",
      "B": "W2",
      "C": "W3",
      "D": "W4"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 96 In a half-subtractor circuit with X and Y as inputs, the Borrow (M) and\nDifference (N=X-Y) are given by",
    "solution": "[latex]\\begin{array}{llcl} X & Y & N=X-Y & M \\\\ 0 & 0 & 0 & 0 \\\\ 0 & 1 & 1 & 1 \\\\ 1 & 0 & 1 & 0 \\\\ 1 & 1 & 0 & 0 \\\\ \\end{array}[/latex] [latex] N= X \\oplus Y, M= \\bar{X} Y[/latex]",
    "options": {
      "A": "[latex]M=X\\oplus Y, N=XY[/latex]",
      "B": "[latex]M=XY,N=X\\oplus Y[/latex]",
      "C": "[latex]M=\\bar{X}Y,N=X\\oplus Y[/latex]",
      "D": "[latex]M=X \\bar{Y},N=\\overline{X\\oplus Y}[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 97 The number of bytes required to represent the decimal number 1856357 in packed\nBCD (Binary Coded Decimal) form is_______.",
    "solution": "To represent decimal number into BCD number each \r\ndecimal number is represented in 4 -bits while \r\nconverting in BCD numbers, as [latex]\r\n \\begin{array}{ll}1 \\rightarrow 0001 & 6 \\rightarrow 0110 \\\\ 8 \\rightarrow 1000 & 3 \\rightarrow 0011 \\\\ 5 \\rightarrow 0101 & 5 \\rightarrow 0101 \\\\ & 7 \\rightarrow 0111\\end{array} [/latex] So total 4 bytes are required.",
    "min": 3.9,
    "max": 4.1
  },
  {
    "type": "mcq",
    "question": "Question 98 For an n-variable Boolean function, the maximum number of prime implicants is",
    "solution": "For a variable Boolean function the maximum \r\nnumber of prime implicants is [latex]2^{(n- l)}.[/latex]",
    "options": {
      "A": "2(n-1)",
      "B": "n/2",
      "C": "[latex]2^{n}[/latex]",
      "D": "[latex]2^{n-1}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 99 The digital logic shown in the figure satisfies the given state diagram when [latex]Q_{1}[/latex] is connected to input A of the XOR gate. Suppose the XOR gate is replaced by an XNOR gate. Which one of the following\noptions preserves the state diagram ?",
    "solution": "Initially when X-OR gate is connected to the input of flip flop 2 i.e. input of [latex]D_{2}[/latex] , i.e. [latex] D_{2}=A \\oplus S=Q_{1} \\oplus S[/latex] Now, X-OR is replaced by X-NOR, keeping state diagram to be unchanged it means the input to [latex] D_{2}[/latex] should not get changed. When replaced by X-NOR gate Now [latex]D_{2}=A \\odot S [/latex] Also, we know that [latex] \\overline{A \\oplus B}= \\overline{A} \\oplus B=A \\odot B [/latex] We require output to be as [latex]D_{2}=A \\oplus S [/latex] So, to keep this output, A should be connected to [latex] \\bar{Q}_{1}[/latex] as [latex] D_{2}=\\overline{Q}_{1} \\odot S=\\overline{Q_{1} \\odot S}=Q_{1} \\oplus S[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page20_q4.webp",
    "options": {
      "A": "Input A is connected to [latex]\\bar{Q}_{2}[/latex]",
      "B": "Input A is connected to [latex]{Q}_{2}[/latex]",
      "C": "Input A is connected to [latex]\\bar{Q}_{1}[/latex] and S is complemented",
      "D": "Input A is connected to [latex]\\bar{Q}_{1}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 100 Consider the Boolean function, [latex]F(w,x,y,z)=wy+xy+\\bar{w}xyz+\\bar{w}\\bar{x}y+xz+\\bar{x}\\bar{y}\\bar{z}[/latex]. Which one of the following is the complete set of essential prime implicants ?",
    "solution": "[latex]\\begin{array}{l} f(w, x, y, z) \\\\ =w+x y+\\bar{w} x y z+\\bar{w} \\bar{x} y+x z+\\bar{x} \\bar{y} \\bar{z} \\end{array}[/latex] [latex] y, x z, \\bar{x} \\bar{z} [/latex] From the above K-map, it can be seen that, the set of essential prime-implicants is [latex] y, x z, \\bar{x} \\bar{z}[/latex]",
    "options": {
      "A": "[latex]w,y,xz,\\bar{x}\\bar{z}[/latex]",
      "B": "w,y,xz",
      "C": "[latex]y,\\bar{x}\\bar{y}\\bar{z}[/latex]",
      "D": "[latex]y,xz,\\bar{x}\\bar{z}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 101 The output F in the digital logic circuit shown in the figure is",
    "solution": "[latex]\\begin{aligned} A &=X \\oplus Y \\\\ B &=A \\odot Z=A \\cdot Z+\\bar{A} \\bar{Z} \\\\ &=Z(X \\oplus Y)+(X \\odot Y) \\bar{Z} \\\\ F &=A B \\\\ &=(X \\oplus Y)[Z(X \\oplus Y)+\\bar{Z}(\\overline{X \\oplus Y})] \\\\ &=Z[(X \\oplus Y)(X \\oplus Y)+\\bar{A}(\\overline{X \\oplus Y})(X \\oplus Y)] \\\\ &\\begin{aligned} \\text { as we know } A \\cdot A &=A \\\\ A \\cdot \\bar{A} &=0 \\\\ &=Z[(X \\oplus Y)+0] \\\\ &=\\bar{X} Y Z+X \\bar{Y} Z \\end{aligned} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page21_q1.webp",
    "options": {
      "A": "[latex]F=\\bar{X}YZ+X\\bar{Y}Z[/latex]",
      "B": "[latex]F=\\bar{X}Y\\bar{Z}+X\\bar{Y}\\bar{Z}[/latex]",
      "C": "[latex]F=\\bar{X}\\bar{Y}Z+XYZ[/latex]",
      "D": "[latex]F=\\bar{X}\\bar{Y}\\bar{Z}+XYZ[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 102 Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock\npulses at a frequency of 1MHz are applied as shown. The frequency (in kHz) of\nthe waveform at Q3 is______",
    "solution": "The circuit or the counter given is the asynchronous counter in which the clock is applied to first flip flop only and the remaining flip flop take the clock from the previous flip flops outputs. As we know that 1 flip flop divides the frequency  by 2. So, output of [latex]Q_{3}[/latex] is taken at [latex]4^{th}[/latex] flip-flop. So, division of frequency be f/16. [latex] \\therefore[/latex] Frequency (in kHz) of the waveform of [latex] Q_{3}  =\\frac{1 \\mathrm{MHz}}{16}=62.5 \\mathrm{kHz}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page21_q2.webp",
    "min": 62.4,
    "max": 62.6
  },
  {
    "type": "mcq",
    "question": "Question 103 The Boolean expression [latex](X+Y)(X+\\bar{Y})+\\overline{(X\\bar{Y}+\\bar{X})}[/latex]\r\n simplifies to",
    "solution": "[latex]\\begin{aligned} \\text{Let}\\quad F &=(X+Y)(X+\\bar{Y})+(\\overline{X \\bar{Y}+\\bar{X}}) \\\\ F &=X+X \\bar{Y}+X Y+(\\overline{X \\bar{Y}} \\cdot \\bar{X}) \\\\ &=X+(\\bar{X}+\\eta) \\cdot X \\\\ &=X+X Y \\\\ &=X \\end{aligned}[/latex]",
    "options": {
      "A": "X",
      "B": "Y",
      "C": "XY",
      "D": "X+Y"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 104 In the following circuit employing pass transistor logic, all NMOS transistors\nare identical with a threshold voltage of 1V. Ignoring the body-effect, the\noutput voltages at P, Q and R are,",
    "solution": "As we know that tor proper operation [latex]\r\n\\begin{aligned}\r\nV_{O S}&=V_{G S}-V_{T} \\\\\r\n V_{D}-V_{S}&=V_{G}-V_{S}-V_{T} \\\\\r\n \\Rightarrow \\quad V_{D}&=V_{G}-V_{T} \\\\\r\n\\text{At  P }\\\\\r\n  \\Rightarrow V_{D}&=V_{G}-V_{T} \r\n\\end{aligned}[/latex] Given  [latex]V_{G}[/latex]  for all transistor  =5V and [latex]\r\n V_{T}[/latex]  for all transistors  =1V [latex]\r\n\\begin{aligned}\r\n \\therefore &V_{D} \\text{ at } P=V_{G}-V_{T}=5-1=4 \\mathrm{V} \\\\\r\n &V_{D} \\text{ at } Q=V_{G}-V_{T}=5-1=4 \\mathrm{V} \\\\\r\n &V_{D} \\text{ at } R=V_{G}-V_{T}=5-1=4 \\mathrm{V} \r\n\\end{aligned}[/latex] According to the given options the only \r\ncondition satisfied for the voltages at  P, Q and R \r\nis only option (c).",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page21_q4.webp",
    "options": {
      "A": "4V,3V,2V",
      "B": "5V,5V,5V",
      "C": "4V,4V,4V",
      "D": "5V,4V,3V"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 105 In the circuit shown below, [latex]Q_{1}[/latex] has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If [latex]V_{cc}[/latex]\n is +5 V, X and Y are digital signals with 0 V as logic 0 and [latex]V_{cc}[/latex] as logic 1, then the Boolean expression for Z is",
    "solution": "[latex]\\begin{array}{cc|c} X & Y & Z \\\\ \\hline 0 & 0 & 0 \\\\ 0 & 1 & 1 \\\\ 1 & 0 & 0 \\\\ 1 & 1 & 0 \\end{array}\\quad \\begin{array}{cc|c|c} X & Y & Q & Z \\\\ \\hline 0 & 0 & OFF & 0 \\\\ 0 & +5 \\vee & OFF & +5 V \\\\ +5 \\vee & 0 & ON & 0 \\\\ +5 \\vee & +5 \\vee & ON & 0 \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page21_q5.webp",
    "options": {
      "A": "XY",
      "B": "[latex]\\overline{X}Y[/latex]",
      "C": "[latex]X\\overline{Y}[/latex]",
      "D": "[latex]\\overline{XY}[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 106 A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switches irrespective of the state of the other switch. The logic of switching of the bulb resembles",
    "solution": "Truth table of XOR gate [latex]\r\n\\begin{array}{cc|c}\r\nA & B & Y \\\\\r\n\\hline 0 & 0 & 0 \\\\\r\n0 & 1 & 1 \\\\\r\n1 & 0 & 1 \\\\\r\n1 & 1 & 0\r\n\\end{array}[/latex] So, from the XOR gate truth table it is clear that \r\nthe bulb can be turned ON and also can be turned \r\nOFF by any one of the switches irrespective of \r\nthe state of the other switch.",
    "options": {
      "A": "an AND gate",
      "B": "an OR gate",
      "C": "an XOR gate",
      "D": "a NAND gate"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 107 The state transition diagram for the logic circuit shown is",
    "solution": "When A = 1, then Q will be selected by MUX and \r\nfeedback to flipflop which gives output 0 again. So at A = 1 it holds its state. When A = 0, then [latex]\\bar{Q}[/latex] \r\nwill be selected by MUX and feedback to flipflop\r\nand output will be inverted. So for A = 1 it holds the state and for A = O it \r\ninterchange the state i.e. if Q = 0 then it will go to \r\nQ = 1 and if Q = 1 then it will go to Q = 0. So option (D) is correct option.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page22_q2.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 108 In the sum of products function f (X, Y, Z) =[latex]\\sum[/latex](2, 3, 4, 5), the prime implicants are",
    "solution": "[latex]f(X,Y,Z)=\\sum(2,3,4,5)[/latex] [latex] f(X, Y, Z)=X \\bar{Y}+\\bar{X} Y[/latex] So prime implicants are [latex]X\\bar{Y}[/latex] and [latex]\\bar{X}Y .[/latex]",
    "options": {
      "A": "[latex]\\bar{X}Y,X\\bar{Y}[/latex]",
      "B": "[latex]\\bar{X}Y,X\\bar{Y}\\bar{Z},X\\bar{Y}Z[/latex]",
      "C": "[latex]\\bar{X}Y\\bar{Z},\\bar{X}YZ,X\\bar{Y}[/latex]",
      "D": "[latex]\\bar{X}Y\\bar{Z},\\bar{X}YZ,X\\bar{Y}\\bar{Z},X\\bar{Y}Z[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 109 In the circuit shown",
    "solution": "Series combination of n-mos is equivalent to AND \r\nand parallel combination is equivalent to OR. So,  [latex]Y=\\overline{C \\cdot(A+B)}=\\bar{C}+\\overline{(A+B)}=\\bar{C}+\\bar{A} \\cdot \\bar{B} [/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page22_q4.webp",
    "options": {
      "A": "[latex]Y=\\bar{A}\\bar{B}+\\bar{C}[/latex]",
      "B": "Y = (A+ B)C",
      "C": "[latex]Y=(\\bar{A}+\\bar{B})+\\bar{C}[/latex]",
      "D": "Y = AB +C"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 110 The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit\ninput B. The number of combinations for which the output is logic 1, is",
    "solution": "Output will be 1 if  A>B. If  B=00  then there will be three combinations for \r\nwhich output will be 1 i.e. when  A=01,10 , or 11. If  B=01  there will be two conditions i.e.  A=10 \r\nand 11. If  B=10  there will be one condition i.e.  A=11. So total 6 combinations are there for which output \r\nwill be  1 .",
    "options": {
      "A": "4",
      "B": "6",
      "C": "8",
      "D": "10"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 111 Consider the given circuit. In this circuit, the race around",
    "solution": "Given flipflop is S-R flipflop with A= Sand B = R. In S-R flipflop race around condition does not \r\noccur.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page23_q1.webp",
    "options": {
      "A": "does not occur",
      "B": "occurs when CLK = 0",
      "C": "occurs when CLK = 1 and A = B = 1",
      "D": "occurs when CLK = 1 and A = B = 0"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 112 Two D flip-flops are connected as a synchronous counter that goes through the\r\nfollowing [latex]Q_{B}Q_{A}[/latex] sequence 00 [latex]\\rightarrow[/latex]\r\n11 [latex]\\rightarrow[/latex]\r\n 01 [latex]\\rightarrow[/latex]\r\n 10 [latex]\\rightarrow[/latex]\r\n 00 [latex]\\rightarrow[/latex] .... The combination to the inputs [latex]D_A \\; and \\; D_B[/latex] are",
    "solution": "[latex]\\begin{array}{cccc} \\text { Present } & \\text { State } & \\text { Next } & \\text { State } \\\\ Q_{B} & Q_{A} & Q_{B} & Q_{A} \\\\ 0 & 0 & 1 & 1 \\\\ 1 & 1 & 0 & 1 \\\\ 0 & 1 & 1 & 0 \\\\ 1 & 0 & 0 & 0 \\\\ 0 & 0 & 1 & 1 \\end{array}[/latex] Now using excitation table of D flip-flop [latex] \\begin{aligned} D_{A}&=\\left(Q_{A} Q_{B}+\\bar{Q}_{A} \\bar{Q}_{B}\\right) \\\\ D_{B}&=\\bar{Q}_{B} \\end{aligned}[/latex]",
    "options": {
      "A": "[latex]D_{A}=Q_{B}, D_{B}=Q_{A}[/latex]",
      "B": "[latex]D_{A}=\\bar{Q_{A}}, D_{B}=\\bar{Q_{B}}[/latex]",
      "C": "[latex]D_{A}=(Q_{A}\\bar{Q_{B}}+\\bar{Q_{A}}Q_{B}), D_{B}=Q_{A}[/latex]",
      "D": "[latex]D_{A}=(Q_{A}Q_{B}+\\bar{Q_{A}} \\bar{Q_{B}}), D_{B}=\\bar{Q_{B}}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 113 The output of a 3-stage Johnson (twisted ring) counter is fed to a digital-to\r\nanalog (D/A) converter as shown in the figure below. Assume all the states\r\nof the counter to be unset initially. The waveform which represents the D/A\r\nconverter output [latex]v_{o}[/latex] is",
    "solution": "Sequence of Johnson counter is [latex] \\begin{array}{ccccccc} Q_{2} & Q_{1} & Q_{0} & D_{2} & D_{1} & D_{0} & V_{0} \\\\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \\\\ 1 & 0 & 0 & 1 & 0 & 0 & 4 \\\\ 1 & 1 & 0 & 1 & 1 & 0 & 6 \\\\ 1 & 1 & 1 & 1 & 1 & 1 & 7 \\\\ 0 & 1 & 1 & 0 & 1 & 1 & 3 \\\\ 0 & 0 & 1 & 0 & 0 & 1 & 1 \\\\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page23_q3.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 114 The logic function implemented by the circuit below is (ground implies logic 0)",
    "solution": "[latex]\\begin{array}{lll} P & Q & F \\\\ 0 & 0 & 0 \\\\ 0 & 1 & 1 \\\\ 1 & 0 & 1 \\\\ 1 & 1 & 0 \\\\ \\end{array}[/latex] [latex] F= P \\oplus Q[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page23_q4.webp",
    "options": {
      "A": "F = AND(P,Q)",
      "B": "F = OR (P,Q)",
      "C": "F = XNOR (P,Q)",
      "D": "F = XOR (P,Q)"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 115 When the output Y in the circuit below is '1', it implies that data has",
    "solution": "Y=1,  it is possible only when both flip-flop outputs \r\nare '1'. It means before applying clock both flipflop \r\ninput should be '1'. Before applying clock output of [latex] 1^{\\text {st }} [/latex] flip-flop should \r\nbe 'O'. (Because input of  [latex] 2^{\\text {nd }} [/latex] flip-flop is connected\r\nto [latex] \\bar{Q} [/latex] ) and after applying clock output of [latex] 1^{\\text {st }} [/latex] flip-\r\nflop should be '1'. And it depends only upon input data when it\r\nchanges from '0' to '1'.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page23_q5.webp",
    "options": {
      "A": "changed from 0 to 1",
      "B": "changed from 1 to 0",
      "C": "changed in either direction",
      "D": "not changed"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 116 The output Y in the circuit below is always '1' when",
    "solution": "[latex]Y= PO+ PR+ RO[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page24_q1.webp",
    "options": {
      "A": "two or more of the inputs P, Q, R are '0'",
      "B": "two or more of the inputs P, Q, R are '1'",
      "C": "any odd number of the inputs P, Q, R is '0'",
      "D": "any odd number of the inputs P, Q, R is '1'"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 117 The Boolean function realized by the logic circuit shown is",
    "solution": "[latex]\\begin{aligned} F(A, B, C, D) &=\\bar{A} \\bar{B} C+\\bar{A} B D+A \\bar{B} \\bar{C}+A B(\\bar{C} \\bar{L}\\\\ &=\\bar{A} \\bar{B} C(D+\\bar{D})+\\bar{A} B(C+\\bar{C}) D \\\\ &+A \\bar{B} \\bar{C}(D+\\bar{D})+A B \\bar{C} \\bar{D} \\end{aligned}[/latex] Placing above minterms in Karnaugh map, So, [latex]F=\\Sigma m(2, 3, 5, 7, 8, 9, 12)[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page24_q2.webp",
    "options": {
      "A": "F = [latex]\\sum[/latex]m(0, 1, 3, 5, 9, 10, 14)",
      "B": "F = [latex]\\sum[/latex]m(2, 3, 5, 7, 8, 12, 13)",
      "C": "F = [latex]\\sum[/latex]m(1, 2, 4, 5, 11, 14, 15)",
      "D": "F = [latex]\\sum[/latex]m(2, 3, 5, 7, 8, 9, 12)"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 118 Assuming that the flip-flop are in reset condition initially, the count sequence\nobserved at [latex]Q_{A}[/latex], in the circuit shown is",
    "solution": "[latex]\\begin{array}{ll} \\text { Initially, } & Q_{A}=Q_{B}=Q_{C}=0 \\\\ & D_{A}=Q_{B} \\odot Q_{C}=1, D_{B}=Q_{A}=0 \\\\ & D_{C}=Q_{B}=0 \\end{array}[/latex] After one clock pulse, [latex] \\begin{array}{l} Q_{A}=1, Q_{B}=0, Q_{C}=0\\\\ D_{A}=Q_{B} \\odot Q_{C}=1 \\\\ D_{B}=Q_{A}=1, D_{C}=Q_{B}=0 \\end{array}[/latex] After two clock pulse, [latex] \\begin{array}{l} Q_{A}=1, Q_{B}=1, Q_{C}=0\\\\ D_{A}=Q_{B} \\odot Q_{C}=0 \\\\ D_{B}=Q_{A}=1, D_{C}=Q_{B}=1 \\end{array}[/latex] After three clock pulses, [latex] \\begin{array}{l} Q_{A}=0, Q_{B}=1, Q_{C}=1 \\\\ D_{A}=Q_{B} \\odot Q_{C}=1 \\\\ D_{B}=Q_{A}=0, D_{C}=Q_{B}=1 \\end{array}[/latex] After four clock pulse, [latex] \\begin{array}{l} Q_{A}=1, Q_{B}=0, Q_{C}=1\\\\ D_{A}=Q_{B} \\odot Q_{C}=0 \\\\ D_{B}=Q_{A}=1, D_{C}=Q_{B}=0 \\end{array}[/latex] After five clock pulse, [latex] \\begin{array}{l} Q_{A}=0, Q_{B}=1, Q_{C}=0\\\\ D_{A}=Q_{B} \\odot Q_{C}=0 \\\\ D_{B}=Q_{A}=0, D_{C}=Q_{B}=1 \\end{array}[/latex] After six clock pulse, [latex] Q_{A}=0, Q_{B}=0, Q_{C}=1[/latex] Therefore, the count sequence observed at [latex]Q_{A}[/latex] is [latex] 0110100 \\ldots \\ldots[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page24_q3.webp",
    "options": {
      "A": "0010111...",
      "B": "0001011...",
      "C": "0101111...",
      "D": "0110100...."
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 119 For the output F to be 1 in the logic circuit shown, the input combination should be",
    "solution": "[latex]\\begin{aligned} \\text{If }\\quad A&=0, B=0 \\text{ then}\\\\ X&=\\bar{A} B+A \\bar{B}=0 \\\\ Y&=A B+\\bar{A} \\bar{B}=1 \\end{aligned}[/latex] F will be '1' if even number of inputs to final XNOR  gate is '1'; Hence, option (D) is the correct answer.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page24_q4.webp",
    "options": {
      "A": "A = 1,B = 1,C = 0",
      "B": "A = 1,B = 0,C = 0",
      "C": "A = 0,B = 1,C = 0",
      "D": "A = 0,B = 0,C = 1"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 120 Match the logic gates in Column A with their equivalents in Column B",
    "solution": "NOR gate is equivalent to INVERT -AND gate. NANO gate is equivalent to INVERT - OR gate. [latex] \\begin{array}{c} F=X \\bar{Y}+\\bar{X} Y \\\\ F=\\bar{X} Y+\\bar{\\bar{X}} \\bar{Y} \\\\ F=\\bar{X}Y+X\\bar{Y} \\\\ F=X Y+\\bar{X} \\bar{Y} \\\\ F=X \\bar{\\bar{Y}}+\\bar{X} \\bar{Y}\\\\ F=XX+\\bar{X}\\bar{Y} \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page24_q5.webp",
    "options": {
      "A": "P-2, Q-4, R-1, S-3",
      "B": "P-4, Q-2, R-1, S-3",
      "C": "P-2, Q-4, R-3, S-1",
      "D": "P-4, Q-2, R-3, S-1"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 121 Two products are sold from a vending machine, which has two push buttons P1\r\nand P2. When a buttons is pressed, the price of the corresponding product is displayed in a 7-segment display. If no buttons are pressed, '0' is displayed signifying 'Rs 0'. If only P1 is pressed, '2' is displayed, signifying 'Rs. 2' If only P2 is pressed '5' is displayed, signifying 'Rs. 5' If both P1 and P2 are pressed, ' ' E is displayed, signifying 'Error' The names of the segments in the 7-segment display, and the glow of the display for '0', '2', '5' and 'E' are shown below. Consider (1) push buttons pressed/not pressed in equivalent to logic 1/0 respectively. (2) a segment glowing/not glowing in the display is equivalent to logic 1/0\r\nrespectively. What are the minimum numbers of NOT gates and 2-input OR gates required\r\nto design the logic of the driver for this 7-Segment display",
    "solution": "2 NOT gates 3 OR gates",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page25_q1.webp",
    "options": {
      "A": "3 NOT and 4 OR",
      "B": "2 NOT and 4 OR",
      "C": "1 NOT and 3 OR",
      "D": "2 NOT and 3 OR"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 122 Two products are sold from a vending machine, which has two push buttons P1\r\nand P2. When a buttons is pressed, the price of the corresponding product is displayed in a 7-segment display. If no buttons are pressed, '0' is displayed signifying 'Rs 0'. If only P1 is pressed, '2' is displayed, signifying 'Rs. 2' If only P2 is pressed '5' is displayed, signifying 'Rs. 5' If both P1 and P2 are pressed, ' ' E is displayed, signifying 'Error' The names of the segments in the 7-segment display, and the glow of the display for '0', '2', '5' and 'E' are shown below. Consider (1) push buttons pressed/not pressed in equivalent to logic 1/0 respectively. (2) a segment glowing/not glowing in the display is equivalent to logic 1/0\r\nrespectively. If segments a to g are considered as functions of P1 and P2, then which of the following is correct",
    "solution": "[latex]\\begin{aligned} a&=1 \\\\ b&=\\bar{P}_{2} \\\\ c&=\\bar{P}_{1} & \\ldots 1(\\mathrm{NOT}) \\\\ d&=1=c+e \\\\ e&=P_{1}+\\bar{P}_{2} &\\ldots 1(\\mathrm{OR}) \\\\ f&=\\bar{P}_{1}+P_{2} &\\ldots 1(\\mathrm{OR}) \\\\ \\Rightarrow\\quad g&=P_{1}+P_{2} & \\ldots 1(\\mathrm{OR}) \\\\ g&=P_{1}+P_{2} \\\\ d&=1=c+e \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page25_q2.webp",
    "options": {
      "A": "[latex]g=\\bar{P}_{1}+P_{2},d=c+e[/latex]",
      "B": "[latex]g=P_{1}+P_{2},d=c+e[/latex]",
      "C": "[latex]g=\\bar{P}_{1}+P_{2},e=c+b[/latex]",
      "D": "[latex]g=P_{1}+P_{2},e=b+c[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 123 What are the counting states ([latex]Q_1,Q_2[/latex]) for the counter shown in the figure below",
    "solution": "[latex]\\begin{array}{ccccccc}\\text { Clock } & J_{1} & K_{1} & J_{2} & K_{2} & Q_{1} & Q_{2} \\\\ 0 & 1 & 1 & 1 & 1 & 0 & 0 \\\\ 1 & 1 & 1 & 1 & 1 & 1 & 1 \\\\ 2 & 0 & 0 & 0 & 1 & 1 & 0 \\\\ 3 & & & & & & \\end{array} [/latex] So the sequence is 11,10,00,11,10,00 ....",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page25_q3.webp",
    "options": {
      "A": "11,10,00,11,10,...",
      "B": "01,10,11,00,01...",
      "C": "00,11,01,10,00...",
      "D": "01,10,00,01,10.."
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 124 Refer to the NAND and NOR latches shown in the figure. The inputs ([latex]P_1,P_2[/latex])\r\nfor both latches are first made (0, 1) and then, after a few seconds, made (1, 1).\r\nThe corresponding stable outputs ([latex]Q_1,Q_2[/latex]) are",
    "solution": "For NAND gates: Inputs [latex][(0,1) ;(1,1)] [/latex] [latex] \\Rightarrow[/latex] Output [latex][(1,0) ;(1,0)] [/latex] For NOR gates: Inputs [latex][(0,1) ;(1,1)] [/latex] [latex] \\Rightarrow[/latex] Output [latex][(1,0) ;(0,0)][/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page25_q4.webp",
    "options": {
      "A": "NAND: first (0, 1) then (0, 1) NOR: first (1, 0) then (0, 0)",
      "B": "NAND : first (1, 0) then (1, 0) NOR : first (1, 0) then (1, 0)",
      "C": "NAND : first (1, 0) then (1, 0) NOR : first (1, 0) then (0, 0)",
      "D": "NAND : first (1, 0) then (1, 1) NOR : first (0, 1) then (0, 1)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 125 What are the minimum number of 2-to-1 multiplexers required to generate a\r\n2-input AND gate and a 2-input Ex-OR gate",
    "solution": "[latex]\\begin{aligned} Y &=\\bar{S} \\cdot I_{0}+S_{1} I_{1} \\\\ &=\\bar{A} 0+A B \\\\ &=A B \\end{aligned}[/latex] AND GATE Similarly EX OR gate required 2 MUX of 2 x 1",
    "options": {
      "A": "1 and 2",
      "B": "1 and 3",
      "C": "1 and 1",
      "D": "2 and 2"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 126 If X=1 in logic equation [latex][X+Z\\{\\bar{Y}+(\\bar{Z}+X\\bar{Y})\\}]\\{\\bar{X}+\\bar{Z}(X+Y)\\}=1[/latex], then",
    "solution": "[latex][X+Z\\{\\bar{Y}+(\\bar{Z}+X\\bar{Y})\\}]\\{\\bar{X}+\\bar{Z}(X+Y)\\}=1[/latex] [latex]\\begin{aligned} \\Rightarrow Z(1+Y)&=1\\\\ \\Rightarrow \\quad\\bar{Z}&=1\\\\ \\Rightarrow \\quad Z&=0 \\end{aligned}[/latex]",
    "options": {
      "A": "Y=Z",
      "B": "[latex]Y=\\bar{Z}[/latex]",
      "C": "Z=1",
      "D": "Z=0"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 127 The full form of the abbreviations TTL and CMOS in reference to logic families are",
    "solution": "TTL- Transistor-transistor logic CMOS - Complementary Metal Oxide \r\nSemiconductor",
    "options": {
      "A": "Triple Transistor Logic and Chip Metal Oxide Semiconductor",
      "B": "Tristate Transistor Logic and Chip Metal Oxide Semiconductor",
      "C": "Transistor Transistor Logic and Complementary Metal Oxide Semiconductor",
      "D": "Tristate Transistor Logic and Complementary Metal Oxide Silicon"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 128 In the following circuit, the comparator output is logic \"1\" if [latex]V_{1} \\gt V_{2}[/latex] and is logic \"0\" otherwise. The D/A conversion is done as per the relations [latex]V_{DAC}=\\sum_{n=0}^{3}2^{n-1}b_{n}[/latex] Volts,  where [latex]b_{3}[/latex]\r\n(MSB), [latex]b_{2}[/latex], [latex]b_{1}[/latex], [latex]b_{0}[/latex](LSB)  are the counter outputs. The counter starts from the\r\nclear state. The magnitude of the error between [latex]V_{DAC}[/latex] and [latex]V_{in}[/latex] at steady state in volts is",
    "solution": "Magnitude of the error between [latex]V_{\\mathrm{DAC}}[/latex] and [latex]V_{\\text {in }}[/latex] at steady state [latex] =6.5-6.2=0.3 \\mathrm{V}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page26_q3.webp",
    "options": {
      "A": "0.2",
      "B": "0.3",
      "C": "0.5",
      "D": "1"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 129 In the following circuit, the comparator output is logic \"1\" if [latex]V_{1} \\gt V_{2}[/latex] and is logic \"0\" otherwise. The D/A conversion is done as per the relations [latex]V_{DAC}=\\sum_{n=0}^{3}2^{n-1}b_{n}[/latex] Volts,  where [latex]b_{3}[/latex]\r\n(MSB), [latex]b_{2}[/latex], [latex]b_{1}[/latex], [latex]b_{0}[/latex](LSB)  are the counter outputs. The counter starts from the\r\nclear state. The stable reading of the LED displays is",
    "solution": "[latex]\\begin{aligned} V_{\\mathrm{DAC}} &=2^{-1} b_{0}+2^{\\circ} b_{1}+2^{1} b_{2}+2^{2} b_{3} \\\\ &=0.5 b_{0}+b_{1}+2 b_{2}+4 b_{3} \\end{aligned}[/latex] Counter output will start from 0000 and will increase by 1 at every clock pulse. Table for [latex]V_{\\mathrm{DAC}}[/latex] is shown below [latex] \\begin{array}{cccc|c} b_{3} & b_{2} & b_{1} & b_{0} & V_{\\text {DAC }} \\\\ \\hline 0 & 0 & 0 & 0 & 0 \\\\ 0 & 0 & 0 & 1 & 0.5 \\\\ 0 & 0 & 1 & 0 & 1 \\\\ 0 & 0 & 1 & 1 & 1.5 \\\\ 0 & 1 & 0 & 0 & 2 \\\\ 0 & 1 & 0 & 1 & 2.5 \\\\ 0 & 1 & 1 & 0 & 3 \\\\ 0 & 1 & 1 & 1 & 3.5 \\\\ 1 & 0 & 0 & 0 & 4 \\\\ 1 & 0 & 0 & 1 & 4.5 \\\\ 1 & 0 & 1 & 0 & 5 \\\\ 1 & 0 & 1 & 1 & 5.5 \\\\ 1 & 1 & 0 & 0 & 6 \\\\ 1 & 1 & 0 & 1 & 6.5 \\\\ 1 & 1 & 1 & 0 & 7 \\\\ 1 & 1 & 1 & 1 & 7.5 \\end{array}[/latex] Counter will increase till [latex]V_{\\text {in }} \\gt V_{\\text {DAC. }}[/latex]. So, when [latex]V_{\\text {DAC }}  =6.5V[/latex], the comparator output will be zero and the counter will be stable at that reading. The corresponding reading of LED display is 13.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page26_q4.webp",
    "options": {
      "A": "6",
      "B": "7",
      "C": "12",
      "D": "13"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 130 For the circuit shown in the figure, D has a transition from 0 to 1 after CLK\r\nchanges from 1 to 0. Assume gate delays to be negligible. Which of the following statements is true",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page26_q5.webp",
    "options": {
      "A": "Q goes to 1 at the CLK transition and stays at 1",
      "B": "Q goes to 0 at the CLK transition and stays 0",
      "C": "Q goes to 1 at the CLK tradition and goes to 0 when D goes to 1",
      "D": "Q goes to 0 at the CLK transition and goes to 1 when D goes to 1"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 131 For each of the positive edge-triggered J-K flip flop used in the following\r\nfigure, the propagation delay is [latex]\\bigtriangleup[/latex]T. Which of the following wave forms correctly represents the output at [latex]Q_1[/latex]?",
    "solution": "Time period of waveform of output at [latex]\r\nQ_{1}=2 \\times 2 \\times T=4 T[/latex] time at output Delay [latex]\r\nQ_{1}=2 \\Delta T[/latex] Note: (i) Incase of n flip-flops in such case, Time period \r\nof last output waveform  [latex]=2^{n} T [/latex] where, T= Time period for clock pulse (ii) Delay time  [latex]=n \\Delta T [/latex] where, [latex]\r\n \\Delta T= [/latex] Propagation delay provided by one flip-flop",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page27_q1.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 132 For the circuit shown in the following, [latex]I_{0}-I_{3}[/latex] are inputs to the 4:1 multiplexers, R(MSB) and S are control bits. The output Z can be represented by",
    "solution": "[latex]Z=P R S+P Q R \\bar{S}+P \\bar{R} S+(P+\\bar{Q}) \\bar{R} \\bar{S}[/latex] Mapping above terms in Karnaugh map- [latex] Z=P Q+P \\bar{Q} S+\\bar{Q} \\bar{R} \\bar{S}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page27_q2.webp",
    "options": {
      "A": "[latex]PQ+P\\bar{Q}S+\\bar{Q}\\bar{R}\\bar{S}[/latex]",
      "B": "[latex]P\\bar{Q}+PQ\\bar{S}+\\bar{P}\\bar{Q}\\bar{S}[/latex]",
      "C": "[latex]P\\bar{Q}\\bar{R}+\\bar{P}QR+PARS+\\bar{Q}\\bar{R}\\bar{S}[/latex]",
      "D": "[latex]PQ\\bar{R}+PQR\\bar{S}+P\\bar{Q}\\bar{R}S+ \\bar{Q}\\bar{R}\\bar{S}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 133 Which of the following Boolean Expressions correctly represents the relation\nbetween P,Q,R and [latex]M_{1}[/latex]",
    "solution": "[latex]\\begin{aligned} M_{1} &=[\\overline{P Q}(P+Q)] \\oplus R \\\\ &=[(\\bar{P}+\\bar{Q})(P+Q)] \\oplus R \\\\ &=(P \\oplus Q) \\oplus R \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page27_q3.webp",
    "options": {
      "A": "[latex]M_{1}[/latex] = (P OR Q)XOR R",
      "B": "[latex]M_{1}[/latex] = (P AND Q)XOR R",
      "C": "[latex]M_{1}[/latex] = (P NOR Q)XOR R",
      "D": "[latex]M_{1}[/latex] = (P XOR Q)XOR  R"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 134 The two numbers represented in signed 2's complement form are P = 11101101\nand Q = 11100110. If Q is subtracted from P, the value obtained in signed 2's\ncomplement is",
    "solution": "[latex]\\because [/latex] Signed 2 's complement of [latex] \\begin{aligned} P&=11101101\\\\ \\therefore \\text{No.} \\quad P&=00010011 \\end{aligned} [/latex] [latex] \\because [/latex] Signed 2 's complement of [latex] \\begin{aligned} Q &=11100110 \\\\ P-Q=P+(2 ' s& \\text { complement of }Q) \\\\ &=00010011 \\\\ &\\frac{+11100110}{11111001} \\\\ \\text{2's complement of }\\\\ (P-Q)&=00000111 \\end{aligned}[/latex]",
    "options": {
      "A": "1000001111",
      "B": "[latex]00000111[/latex]",
      "C": "11111001",
      "D": "111111001"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 135 The logic function implemented by the following circuit at the terminal OUT is",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page27_q5.webp",
    "options": {
      "A": "P NOR Q",
      "B": "P NAND Q",
      "C": "P OR Q",
      "D": "P AND Q"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 136 In the Digital-to-Analog converter circuit shown in the figure below, [latex]V_{R}=10 V[/latex]  and  R  = 10K[latex]\\Omega[/latex] The voltage [latex]V_{o}[/latex] is",
    "solution": "Net current in inverting terminal of op-amp [latex] \\begin{aligned} &=\\frac{I}{4}+\\frac{I}{16}=\\frac{5 I}{16} \\\\ V_{0} &=-R \\times \\frac{5 I}{16} \\\\ =&-\\frac{10 \\times 10^{3} \\times 5 \\times 1 \\times 10^{-3}}{16}=-3.125 \\mathrm{V} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page28_q1.webp",
    "options": {
      "A": "-0.781 V",
      "B": "-1.562 V",
      "C": "-3.125 V",
      "D": "-6.250 V"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 137 In the Digital-to-Analog converter circuit shown in the figure below,  [latex]V_{R}=10 V[/latex]  and  R  = 10K[latex]\\Omega[/latex] The current [latex]i[/latex]  is",
    "solution": "Last both 2R resister are in parallel and series \r\nwith R then after then again similar condition last both 2R are in \r\nparallel and series with R similarly after solving \r\nequivalent circuit is [latex]I=\\frac{V_{R}}{R}=\\frac{10}{10 \\mathrm{k} \\Omega}=1 \\mathrm{mA}[/latex] then  [latex]i=\\frac{I}{16}=\\frac{1 \\times 10^{-3}}{16}=62.5 \\mu \\mathrm{A} [/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page28_q2.webp",
    "options": {
      "A": "31.25 [latex]\\mu[/latex]A",
      "B": "62.5 [latex]\\mu[/latex]A",
      "C": "125 [latex]\\mu[/latex]A",
      "D": "250[latex]\\mu[/latex]A"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 138 For the circuit shown, the counter state ([latex]Q_1Q_0[/latex]) follows the sequence",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page28_q3.webp",
    "options": {
      "A": "00, 01, 10, 11, 00",
      "B": "00, 01, 10, 00, 01",
      "C": "00, 01, 11, 00, 01",
      "D": "00, 10, 11, 00, 10"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 139 The following binary values were applied to the X and Y inputs of NAND latch\r\nshown in the figure in the sequence indicated below : X=0, Y=1;  X=0, Y=0;   X=1, Y=1. The corresponding stable P,Q output will be.",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page28_q4.webp",
    "options": {
      "A": "P=1 Q=0;  P=1 Q=0;  P=1, Q=0 or P=0,Q=1",
      "B": "P=1 Q=0;  P=0 Q=1; or  P=0, Q=1; P=0,Q=1",
      "C": "P=1 Q=0;  P=1 Q=1;  P=1, Q=0 or P=0,Q=1",
      "D": "P=1 Q=0;  P=1 Q=1;   P=1,Q=1"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 140 In the following circuit, X is given by",
    "solution": "Let the output of first MUX is Y [latex] \\begin{aligned} \\text { So } \\quad Y&=\\bar{A} B+A \\bar{B}=A \\oplus B \\\\ X&=\\bar{Y} C+Y \\bar{C}=Y \\oplus C \\\\ \\text { So } \\quad X&=A \\oplus B \\oplus C \\\\ &=A\\bar{B}\\bar{C}+\\bar{A}B\\bar{C}+\\bar{A}\\bar{B}C+ABC \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page28_q5.webp",
    "options": {
      "A": "[latex]X=A\\bar{B}\\bar{C}+\\bar{A}B\\bar{C}+\\bar{A}\\bar{B}C+ABC[/latex]",
      "B": "[latex]X=\\bar{A}BC+A\\bar{B}C+AB\\bar{C}+\\bar{A}\\bar{B}\\bar{C}[/latex]",
      "C": "[latex]X=AB+BC+AC[/latex]",
      "D": "[latex]X=\\bar{A}\\bar{B}+\\bar{B}\\bar{C}+\\bar{A}\\bar{C}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 141 The circuit diagram of a standard TTL NOT gate is shown in the figure.\r\n[latex]V_i = 2.5 V[/latex], the modes of operation of the transistors will be",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page29_q1.webp",
    "options": {
      "A": "Q1 revere active; Q2 normal active; Q3 saturation; Q4 cut-off",
      "B": "Q1 revere active; Q2 saturation; Q3 saturation; Q4 cut-off",
      "C": "Q1 normal active; Q2 cut-off; Q3 cut-off; Q4 saturation",
      "D": "Q1 saturation; Q2 saturation; Q3 saturation; Q4 normal active"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 142 The Boolean  expression [latex]Y=\\bar{A}\\bar{B}\\bar{C}D+\\bar{A}BC\\bar{D}+A\\bar{B}\\bar{C}D+AB\\bar{C}\\bar{D}[/latex] can be minimized to",
    "solution": "K-map corresponding to given boolean expression simplified expression from the K-map [latex] Y=\\bar{A} B C \\bar{D}+A B \\bar{C} \\bar{D}+\\bar{B} \\bar{C} D[/latex]",
    "options": {
      "A": "[latex]Y=\\bar{A}\\bar{B}\\bar{C}D+\\bar{A}B\\bar{C}+A\\bar{C}D[/latex]",
      "B": "[latex]Y=\\bar{A}\\bar{B}\\bar{C}D+BC\\bar{D}+A\\bar{B}\\bar{C}D[/latex]",
      "C": "[latex]Y=\\bar{A}BC\\bar{D}+\\bar{B}\\bar{C}D+A\\bar{B}\\bar{C}D[/latex]",
      "D": "[latex]Y=\\bar{A}BC\\bar{D}+\\bar{B}\\bar{C}D+AB\\bar{C}\\bar{D}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 143 The Boolean function Y = AB + CD is to be realized using only 2-input\r\nNAND gates. The minimum number of gates required is",
    "solution": "[latex]y=A B+C D=\\overline{\\overline{A \\cdot B}}+\\overline{\\overline{C \\cdot D}}[/latex]",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 144 X = 01110   and Y =11001      are two 5-bit binary numbers represented in two's\ncomplement format. The sum of X and Y represented in two's complement\nformat using 6 bits is",
    "solution": "[latex]\\begin{array}{cccccccc} x &=&&0&1&1&1&0 \\\\ Y &=&&1&1&0&0&1 \\\\ x+y &=&1&0&0&1&1&1 \\end{array}[/latex] Carry is discarded in the addition of numbers  represented in 2's complement form. X + Y in 6 bits is 000111.",
    "options": {
      "A": "100111",
      "B": "001000",
      "C": "000111",
      "D": "101001"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 145 The point P in the following figure is stuck at 1. The output f will be",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page29_q5.webp",
    "options": {
      "A": "[latex]\\overline{AB\\bar{C}}[/latex]",
      "B": "[latex]\\bar{A}[/latex]",
      "C": "[latex]AB\\bar{C}[/latex]",
      "D": "A"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 146 Two D-flip-flops, as shown below, are to be connected as a synchronous\r\ncounter that goes through the following sequence [latex] 00 \\rightarrow  01 \\rightarrow 11 \\rightarrow 10 \\rightarrow 00  ...[/latex] The inputs D0 and D1 respectively should be connected as,",
    "solution": "[latex]\\begin{array}{cccc} Q_{1} & Q_{0} & D_{1}\\left(Q_{0}\\right) & D_{0}\\left(\\bar{Q}_{1}\\right) \\\\ 0 & 0 & 0 & 1 \\\\ 0 & 1 & 1 & 1 \\\\ 1 & 1 & 1 & 0 \\\\ 1 & 0 & 0 & 0 \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page30_q1.webp",
    "options": {
      "A": "[latex]\\bar{Q_{1}} \\; and \\;  Q_{0}[/latex]",
      "B": "[latex]\\bar{Q_{0}}  \\; and \\;  Q_{1}[/latex]",
      "C": "[latex]\\bar{Q_{1}}Q_{0}  \\; and \\;  \\bar{Q_{1}}Q_{0}[/latex]",
      "D": "[latex]\\bar{Q_{1}} \\bar{Q_{0}}  \\; and \\;  Q_{1}Q_{0}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 147 A 4-bit D/A converter is connected to a free -running 3-bit UP counter,\r\nas shown in the following figure. Which of the following waveforms will be\r\nobserved at [latex]v_{0}[/latex] ?",
    "solution": "[latex]\\begin{array}{ccccccccc} \\text { CP } & \\rightarrow & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\\\ & &\\downarrow & \\downarrow & \\downarrow & \\downarrow & \\downarrow & \\downarrow & \\downarrow \\\\ \\text { Counter } &\\rightarrow & 001 & 010 & 011 & 100 & 101 & 110 & 1000 \\\\ & & \\downarrow & \\dagger & \\dagger & \\downarrow & \\downarrow & \\downarrow & \\downarrow \\\\ \\text { Decoder } & \\rightarrow & 0001 & 0010 & 0011 & 1000 & 1001 & 1010 & 0000 \\\\ & & 1 & 2 & 3 & 8 & 9 & 10 & 0 \\end{array}[/latex] [latex] D_{2}[/latex] is connected to ground and [latex]Q_{2}[/latex] to [latex]D_{3}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page30_q2.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 148 For the circuit shown in figures below, two 4 - bit parallel - in serial - out shift\nregisters loaded with the data shown are used to feed the data to a full adder.\nInitially, all the flip - flops are in clear state. After applying two clock pulse,\nthe output of the full-adder should be",
    "solution": "[latex]\\begin{array}{lllllll} &A&B&C_{i}&S&C_{o}\\\\ \\text { After } 2^{\\mathrm{nd}} \\mathrm{CP} & 1 & 1 & 0 & 0 & 1\\\\ \\text { After } 2^{\\mathrm{nd}} \\mathrm{CP} & 1 & 1 & 1 & 1 & 1 \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page30_q3.webp",
    "options": {
      "A": "S=0, [latex]C_{0}[/latex]=0",
      "B": "S=0, [latex]C_{0}[/latex]=1",
      "C": "S=1, [latex]C_{0}[/latex]=0",
      "D": "S = 1, [latex]C_{0}[/latex] =1"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 149 A new Binary Coded Pentary (BCP) number system is proposed in which every\ndigit of a base-5 number is represented by its corresponding 3-bit binary code.\nFor example, the base-5 number 24 will be represented by its BCP code 010100.\nIn this numbering system, the BCP code 10001001101 corresponds of the\nfollowing number is base-5 system",
    "solution": "[latex]100010011001 \\rightarrow 4231[/latex]",
    "options": {
      "A": "423",
      "B": "1324",
      "C": "2201",
      "D": "4321"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 150 The number of product terms in the minimized sum-of-product expression obtained through the following K - map is (where, \"d\" denotes don't care states)",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page30_q5.webp",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 151 The given figure shows a ripple counter using positive edge triggered flip-flops.\r\nIf the present state of the counter is [latex]Q_{2}Q_{1}Q_{0}[/latex] = 011 then is next state [latex]Q_{2}Q_{1}Q_{0}[/latex] will be",
    "solution": "[latex]\\begin{aligned} \\mathrm{Q}_{2} \\mathrm{Q}_{1} \\mathrm{Q}_{0}&=011 \\\\ \\text { 1st } \\mathrm{Clk} \\rightarrow \\mathrm{Q}_{2} \\mathrm{Q}_{1} \\mathrm{Q}_{0}&=100 \\\\ \\mathrm{Q}_{0}&=1 \\left(\\text { triggers } T_{1}\\right) \\\\ \\bar{Q}_{1} &=1 \\left(\\text { triggers } T_{1}\\right) \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page31_q1.webp",
    "options": {
      "A": "[latex]010[/latex]",
      "B": "100",
      "C": "111",
      "D": "101"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 152 The present output [latex]Q_{n}[/latex] of an edge triggered JK flip-flop is logic 0. If J = 1, then [latex]Q_{n+1}[/latex]",
    "solution": "since [latex]J=1[/latex] and [latex] Q_{n}=0 So Q_{n+1}=1 [/latex] as even if [latex] K=0, Q_{n+1}=1 (set) [/latex] and if [latex]K=1, Q_{n+1}=\\overline{Q_{n}}=1(\\text { toggle })[/latex]",
    "options": {
      "A": "Cannot be determined",
      "B": "Will be logic 0",
      "C": "will be logic 1",
      "D": "will rave around"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 153 Both transistors [latex]T_{1}[/latex] and [latex]T_{2}[/latex] show in the figure, have a threshold voltage of 1 Volts. The device parameters [latex]K_{1}[/latex] and [latex]K_{2}[/latex] of [latex]T_{1}[/latex] and [latex]T_{2}[/latex] are, respectively, 36 [latex]\\mu A/V^{2}[/latex] and 9 [latex]\\mu A/V^{2}[/latex]. The output voltage Vo is",
    "solution": "[latex]\\begin{aligned} I_{D_{1}} &=I_{D_{2}} \\\\ K_{1}\\left(V_{G S 1}-V_{t}\\right)^{2} &=K_{2}\\left(V_{G S_{2}}-V_{t}\\right)^{2} \\\\ \\Rightarrow 36\\left(5-V_{0}-1\\right)^{2} &=9\\left(V_{0}-0-1\\right)^{2} \\\\ \\Rightarrow \\quad V_{0} &=3 \\mathrm{V} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page31_q3.webp",
    "options": {
      "A": "1 V",
      "B": "2 V",
      "C": "3 V",
      "D": "4 V"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 154 The Boolean expression for the truth table shown is",
    "solution": "[latex]\\begin{aligned} f&=\\bar{A} B C+A B \\bar{C} \\\\ &=B(\\bar{A} C+A \\bar{C}) \\\\ &=B(A+C)(\\bar{A}+\\bar{C}) \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page31_q4.webp",
    "options": {
      "A": "[latex]B(A+C)(\\bar{A}+\\bar{C})[/latex]",
      "B": "[latex]B(A+\\bar{C})(\\bar{A}+C)[/latex]",
      "C": "[latex]\\bar{B}(A+\\bar{C})(\\bar{A}+C)[/latex]",
      "D": "[latex]\\bar{B}(A+C)(\\bar{A}+\\bar{C})[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 155 The transistors used in a portion of the TTL gate show in the figure have\n[latex]\\beta[/latex] = 100. The base emitter voltage of is 0.7 V for a transistor in active region and 0.75 V for a transistor in saturation. If the sink current I = 1mA and the\noutput is at logic 0, then the current [latex]I_{R}[/latex] will be equal to",
    "solution": "[latex]\\begin{aligned} I&=I_{C}=1 \\mathrm{mA} \\quad(\\therefore \\text{BJT is in saturation}) \\\\ V_{B_{E} \\text{sat}} &=0.75 \\\\ \\Rightarrow \\quad 0.75 &=I_{R} \\cdot 1 \\mathrm{k} \\Omega \\\\ I_{R} &=0.75 \\mathrm{mA} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page31_q5.webp",
    "options": {
      "A": "0.65 mA",
      "B": "0.70mA",
      "C": "0.75 mA",
      "D": "1.00mA"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 156 The Boolean function f implemented in the figure using two input multiplexes is",
    "solution": "[latex]\\begin{aligned} f & =E \\cdot A \\\\ E & =\\bar{B} C+B \\bar{C} \\\\ \\therefore \\quad f & =A \\bar{B} C+A B \\bar{C} \\\\ &\\begin{array}{ccc|c} A&B&C&f\\\\ 1&0&1&1\\\\ 1&1&0&1 \\end{array} \\end{aligned}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page32_q1.webp",
    "options": {
      "A": "[latex]A\\bar{B}C+AB\\bar{C}[/latex]",
      "B": "[latex]ABC+A\\bar{B}\\bar{C}[/latex]",
      "C": "[latex]\\bar{A}BC+\\bar{A}\\bar{B}\\bar{C}[/latex]",
      "D": "[latex]\\bar{A}\\bar{B}C+\\bar{A}B\\bar{C}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 157 Decimal 43 in Hexadecimal and BCD number system is respectively",
    "solution": "[latex](43)_{10}\\rightarrow \\begin{array}{c|c|c}16&43&\\\\\\hline16&2&B\\\\\\hline&0&2\\\\\\hline\\end{array}[/latex] [latex] \\therefore (2B)_{H} (43)_{10}=(01000011)_{BCD}[/latex]",
    "options": {
      "A": "B2, 0100 0011",
      "B": "2B, 0100 0011",
      "C": "2B, 0011 0100",
      "D": "B2, 0100 0100"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 158 Choose the current one from among the alternative A,B,C,D after matching an\nitem from Group 1 with the most appropriate item in Group 2.",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page32_q3.webp",
    "options": {
      "A": "1 - T, 2 - P, 3 - U, 4 - S",
      "B": "1 - S, 2 - U, 3 - P, 4 - T",
      "C": "1 - S, 2 - P, 3 - U, 4 - Q",
      "D": "1 - U, 2 - R, 3 - S, 4 - Q"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 159 A Boolean function f of two variables x and y is defined as follows : f (0,0) = f (0,1) = f (1,1) = 1; f (1,0) = 0 Assuming complements of x and y are not available, a minimum cost solution\r\nfor realizing f using only 2-input NOR gates and 2-input OR gates (each\r\nhaving unit cost) would have a total cost of",
    "solution": "[latex]\\begin{array}{lll} x & y & f \\\\ 0 & 0 & 1 \\\\ 0 & 1 & 1 \\\\ 1 & 0 & 0 \\\\ 1 & 1 & 1 \\end{array}[/latex] Since complements are not available [latex] \\therefore[/latex] 2 units",
    "options": {
      "A": "1 unit",
      "B": "4 unit",
      "C": "3 unit",
      "D": "2 unit"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 160 In the modulo-6 ripple counter shown in figure, the output of the 2- input gate\nis used to clear the J-K flip-flop. The 2-input gate is",
    "solution": "At the end of 6 th pulse all states should be cleared. [latex]\r\n C B A=110 \\quad \\bar{C} \\bar{B} X=00 X [/latex] Output of desired gate should be zero as clear is \r\ngiven active low. So given gate should be OR as OR gate output is \r\nzero if both inputs are 0.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page32_q5.webp",
    "options": {
      "A": "a NAND gate",
      "B": "a NOR gate",
      "C": "an OR gate",
      "D": "a AND gare"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 161 11001, 1001, 111001 correspond to the 2's complement representation of which one of the following sets of number",
    "solution": "[latex]11001 \\rightarrow 00111(+7) [/latex] [latex] 1001 \\rightarrow 0111(+7) [/latex] [latex] 111001 \\rightarrow 000111(+7) [/latex] [latex] \\therefore [/latex] Numbers given in question in 2 's complement correspond to -7",
    "options": {
      "A": "25, 9, and 57 respectively",
      "B": "-6, -6, and -6 respectively",
      "C": "-7, -7 and -7 respectively",
      "D": "-25, -9 and -57 respectively"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 162 The Boolean expression AC+ B[latex]\\bar{C}[/latex] is equivalent to",
    "solution": "[latex]AC+B\\overline{C}[/latex] Writing the SOP form of the above expression and  filling the K-map, we get, Now, writing the SOP for the given options, we get, (A) [latex]\\overline{A}C+B\\overline{C}+AC[/latex] (B) [latex]\\overline{B}C+AC+B\\overline{C}+\\overline{A}C\\overline{B} [/latex] (C) [latex]AC+ B\\overline{C}+ \\overline{B}C+ ABC[/latex] (D) [latex]ABC+ \\overline{A}B\\overline{C}+ AB\\overline{C}+ A\\overline{B}C[/latex] Now, comparing it which the expression given in the question, we find option (D) satisfies the given condition. Alternate method [latex] A B C+\\bar{A} B \\bar{C}+A B \\bar{C}+A \\bar{B} C [/latex] [latex] A C(B+\\bar{B})+B \\bar{C}(A+\\bar{A})=A C+B \\bar{C}[/latex]",
    "options": {
      "A": "[latex]\\bar{A}C+B\\bar{C}+AC[/latex]",
      "B": "[latex]\\bar{B}C+AC+B\\bar{C}+\\bar{A}C\\bar{B}[/latex]",
      "C": "[latex]AC+B\\bar{C}+\\bar{B}C+ABC[/latex]",
      "D": "[latex]ABC+\\bar{A}B\\bar{C}+AB\\bar{C}+A\\bar{B}C[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 163 The minimum number of 2 to 1 multiplexers required to realize a 4 to 1 multiplexers is",
    "solution": "[latex]\\begin{aligned} \\text { No. of } M U X &=\\frac{4}{2}=2 \\\\ \\frac{2}{2} &=1\\\\ \\therefore \\quad \\text { Total }&=2+1=3 \\end{aligned}[/latex]",
    "options": {
      "A": "1",
      "B": "2",
      "C": "3",
      "D": "4"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 164 Given figure is the voltage transfer characteristic of",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page33_q4.webp",
    "options": {
      "A": "an NOMS inverter with enhancement mode transistor as load",
      "B": "an NMOS inverter with depletion mode transistor as load",
      "C": "a CMOS inverter",
      "D": "a BJT inverter"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 165 The figure the internal schematic of a TTL AND-OR-Invert (AOI) gate. For the inputs shown in the figure, the output Y is",
    "solution": "For TTL logic floating input =1 [latex] \\therefore \\quad Y=(A B+1)^{\\prime}=\\overline{A B} \\cdot 0=0[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page33_q5.webp",
    "options": {
      "A": "0",
      "B": "1",
      "C": "AB",
      "D": "[latex]\\overline{AB}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 166 A digital system is required to amplify a binary-encoded audio signal. The user should be able to control the gain of the amplifier from minimum to a maximum in 100 increments. The minimum number of bits required to encode, in straight binary, is",
    "solution": "[latex]\\begin{aligned} 2^{n}&\\geq100\\\\ \\therefore \\quad n&\\geq7 \\end{aligned}[/latex]",
    "options": {
      "A": "8",
      "B": "6",
      "C": "5",
      "D": "7"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 167 The range of signed decimal numbers that can be represented by 6-bits 1's complement number is",
    "solution": "[latex]\\begin{aligned} \\text { Range } &=-\\left(2^{n-1}-1\\right) \\text { to }+\\left(2^{n-1}-1\\right) \\\\ &=-\\left(2^{6-1}-1\\right) \\text { to }+\\left(2^{6-1}-1\\right) \\\\ &=-31 \\text { to }+31 \\end{aligned}[/latex]",
    "options": {
      "A": "-31 to +31",
      "B": "-63 to +63",
      "C": "-64 to +63",
      "D": "-32 to +31"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 168 A master - slave flip flop has the characteristic that",
    "solution": "",
    "options": {
      "A": "change in the output immediately reflected in the output",
      "B": "change in the output occurs when the state of the master is affected",
      "C": "change in the output occurs when the state of the slave is affected",
      "D": "both the master and the slave states are affected at the same time"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 169 In the circuit shown in the figure, A is parallel-in, parallel-out 4 bit register, which loads at the rising edge of the clock C . The input lines are connected to a 4 bit bus, W. Its output acts at input to a 16[latex]\\times[/latex]4 ROM whose output is floating when the enable input E is 0. A partial table of the contents of the ROM is as follows The clock to the register is shown, and the data on the W bus at time [latex]t_{1}[/latex] is 0110.\r\nThe data on the bus at time [latex]t_{2}[/latex] is",
    "solution": "When W has data 0110 i.e. 6 in decimal its data \r\nvalue at that add. is 1010. Now 1010 i.e. 10 is acting as add. at time [latex]t_{2}[/latex] and \r\ndata at that moment is 1000.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page34_q4.webp",
    "options": {
      "A": "[latex]1111[/latex]",
      "B": "[latex]1011[/latex]",
      "C": "[latex]1000[/latex]",
      "D": "[latex]0010[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 170 The circuit shown in figure converts",
    "solution": "[latex]\\begin{array}{l} W=a \\\\ x=a \\oplus b \\\\ y=c \\oplus x(a+b) \\\\ z=d \\oplus y(a+b+c) \\end{array}[/latex] By substituting given option in the Boolean equations of two circuit,: it shows Gray to binary code converter. The input =1010 and output =1100 The circuit is converting Gray code number to Binary code number.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page34_q5.webp",
    "options": {
      "A": "BCD to binary code",
      "B": "Binary to excess - 3 code",
      "C": "Excess -3 to gray code",
      "D": "Gray to Binary code"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 171 The circuit shown in the figure is a 4 bit DAC The input bits 0 and 1 are represented by 0 and 5 V respectively. The OP AMP is ideal, but all the resistance and the 5 v inputs have a tolerance of [latex]\\pm[/latex]10%. The specification (rounded to nearest multiple of 5%) for the tolerance of the DAC is",
    "solution": "[latex]\\begin{aligned} V_{0} &=-V_{R} \\cdot\\left[d_{3} \\cdot \\frac{R}{R}+d_{2} \\frac{R}{2 R}+d_{1} \\frac{R}{4 R}+d_{0} \\frac{R}{8R}\\right]\\\\ \\Rightarrow V_{0} &=-V_{R} \\cdot \\frac{R}{R}[\\text { constant }] \\end{aligned}[/latex] worst case tolerance in [latex] V_{0}=\\frac{1.1 \\times 1.1}{0.9}=35 \\%[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page35_q1.webp",
    "options": {
      "A": "[latex]\\pm[/latex]35%",
      "B": "[latex]\\pm[/latex]20%",
      "C": "[latex]\\pm[/latex]10%",
      "D": "[latex]\\pm[/latex]5%"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 172 The DTL, TTL, ECL and CMOS famil GATE of digital ICs are compared in the following 4 columns The correct column is",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page35_q2.webp",
    "options": {
      "A": "P",
      "B": "Q",
      "C": "R",
      "D": "S"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 173 A 4 bit ripple counter and a bit synchronous counter are made using flip flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then",
    "solution": "Prop. delay of 4 bit ripple counter [latex] R=4 \\times t_{p d}=40 \\mathrm{ns} [/latex] In synchronous counter all flip-flops are given clock simultaneously so [latex] S=10 \\mathrm{ns}[/latex]",
    "options": {
      "A": "R = 10 ns, S = 40 ns",
      "B": "R = 40 ns, S = 10 ns",
      "C": "R = 10 ns S = 30 ns",
      "D": "R = 30 ns, S = 10 ns"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 174 If the function W,X,Y and Z are as follows [latex]W=R+\\overline{P}Q+\\overline{R}S[/latex] , [latex] X=PQ\\bar{R}\\bar{S}+\\bar{P}\\bar{Q}\\bar{R}\\bar{S}+P\\bar{Q}\\bar{R}\\bar{S}[/latex] , [latex]Y=RS+\\overline{PR+P\\bar{Q}+\\bar{P}\\bar{Q}}[/latex], [latex]Z=R+S+\\overline{PQ+\\bar{P}\\bar{Q}\\bar{R}+P\\bar{Q}\\bar{S}}[/latex] Then,",
    "solution": "[latex]\nW=R+\\overline{P}Q +\\overline{R}S[/latex] [latex]\nx = PQ\\overline{R}\\;\\overline{S} + \\overline{P}\\;\\overline{Q}\\;\\overline{R}\\;\\overline{S} + P\\overline{Q}\\;\\overline{R}\\;\\overline{S}[/latex] [latex]\n\\begin{aligned}\nY &=R S+\\overline{P R+P \\bar{Q}+\\bar{P} \\bar{Q}} \\\\\n&=R S+\\overline{P R} \\cdot \\overline{P \\bar{Q}} \\overline{\\bar{P} \\bar{Q}} \\\\\n&=R S+(\\bar{P}+\\bar{R})(\\bar{P}+Q)(P+Q) \\\\\n&=R S+(\\bar{P}+\\bar{P} Q+\\bar{P} \\bar{R}+Q \\bar{R})(P+Q) \\\\\n&=R S+\\bar{P} Q+\\bar{P} Q+\\bar{P} Q \\bar{R}+P Q \\bar{R}+Q \\bar{R} \\\\\n&=R S+\\bar{P} Q+Q \\bar{R}(P+\\bar{P})+Q \\bar{R} \\\\\n&=R S+\\bar{P} Q+Q \\bar{R}\n\\end{aligned}[/latex] [latex]\\begin{aligned} Z &=R+S+\\overline{P Q+\\bar{P} \\bar{Q} \\bar{R}+P \\bar{Q} \\bar{S}} \\\\ &=R+S+\\overline{P Q} \\cdot \\overline{\\bar{P} \\bar{Q} \\bar{R}} \\cdot \\overline{P \\bar{Q} \\bar{S}} \\\\ &=R+S+(\\bar{P}+\\bar{Q})(P+Q+R)(\\bar{P}+Q+S) \\\\ &=R+S+(\\bar{P} Q+\\bar{P} R+P \\bar{Q}+\\bar{Q} R)(\\bar{P}+Q+S) \\\\ &= R+S+\\bar{P} Q+\\bar{P} Q+\\bar{P} Q S+\\bar{P} R+\\bar{P} Q R \\\\ &\\qquad+\\bar{P} R S+P \\bar{Q}+P \\bar{Q} S+\\bar{P} \\bar{Q} R+\\bar{Q} R S \\\\ &= R+S+\\bar{P} Q(1+S)+\\bar{P} R(1+Q) \\\\ &\\qquad+\\bar{P} R S+P \\bar{Q} S+\\bar{P} \\bar{Q} R+\\bar{Q} R S \\\\ &= R+S+\\bar{P} Q+\\bar{P} R+\\bar{P} R S+P \\bar{Q} S+\\bar{P} \\bar{Q} R+\\bar{Q} R S \\\\ &= R+S+\\bar{P} Q+\\bar{P} R+P \\bar{Q} S+\\bar{P} \\bar{Q} R+\\bar{Q} R S \\\\ &= R+S+\\bar{P} Q+\\bar{P} R(1+\\bar{Q})+P \\bar{Q} S+\\bar{Q} R S \\\\ &=\\bar{P}+\\bar{S}+\\bar{P} Q+\\bar{P} R+P \\bar{Q} S+\\bar{Q} R S \\end{aligned}[/latex] K [latex]\\cdot[/latex] Map(1)= K.map (4) [latex] \\therefore W=Z [/latex] From map (2) & (4) [latex] X=\\bar{Z}[/latex]",
    "options": {
      "A": "W = Z,X = [latex]\\overline{Z}[/latex]",
      "B": "W = Z,X = Y",
      "C": "W = Y",
      "D": "W = Y = [latex]\\overline{Z}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 175 The circuit in the figure has 4 boxes each described by inputs P,Q,R and outputs Y,Z with Y = [latex]P\\oplus Q\\oplus R[/latex] and [latex]Z=RQ+\\overline{P}R+Q\\overline{P}[/latex] The circuit acts as a",
    "solution": "[latex]\\begin{array}{l} Y=D=P \\oplus Q \\oplus R \\\\ Z=\\text { Borrow }=R Q+\\bar{P} R+Q \\bar{P} \\end{array}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page35_q5.webp",
    "options": {
      "A": "4 bit adder giving P + Q",
      "B": "4 bit subtractor giving P - Q",
      "C": "4 bit subtractor giving Q-P",
      "D": "4 bit adder giving P + Q + R"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 176 A 0 to 6 counter consists of 3 flip flops and a combination circuit of 2 input gate(s). The common circuit consists of",
    "solution": "",
    "options": {
      "A": "one AND gate",
      "B": "one OR gate",
      "C": "one AND gate and one OR gate",
      "D": "two AND gate"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 177 Without any additional circuitry, an 8:1 MUX can be used to obtain",
    "solution": "",
    "options": {
      "A": "some but not all Boolean functions of 3 variables",
      "B": "all functions of 3 variables but none of 4 variables",
      "C": "all functions of 3 variables and some but not all of 4 variables",
      "D": "all functions of 4 variables"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 178 The output of the 74 series of GATE of TTL gates is taken from a BJT in",
    "solution": "",
    "options": {
      "A": "totem pole and common collector configuration",
      "B": "either totem pole or open collector configuration",
      "C": "common base configuration",
      "D": "common collector configuration"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 179 The minimum number of comparators required to build an 8-bits flash ADC is",
    "solution": "[latex]2^{n}-1=2^{8}-1=255[/latex]",
    "options": {
      "A": "[latex]8[/latex]",
      "B": "[latex]63[/latex]",
      "C": "[latex]255[/latex]",
      "D": "[latex]256[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 180 The number of distinct Boolean expressions of 4 variables is",
    "solution": "[latex]2^{2^{n}} = 2^{2^{4}}= 2^{16} = 65536[/latex]",
    "options": {
      "A": "[latex]16[/latex]",
      "B": "[latex]256[/latex]",
      "C": "[latex]1023[/latex]",
      "D": "[latex]65536[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 181 If the input [latex]X_3, X_2, X_1, X_0[/latex] to the ROM in figure are 8-4-2-1 BCD numbers,\r\nthen the outputs [latex]Y_3Y_2Y_1Y_0[/latex] are",
    "solution": "[latex]\\begin{array}{ccccccccc} &&&&4&3&2&1&\\\\ x_{3} & x_{2} & x_{1} & x_{0} & y_{3} & y_{2} & y_{1} & y_{0} & \\\\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \\rightarrow 0 \\\\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & \\rightarrow 1 \\\\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & \\rightarrow 2 \\\\ 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & \\rightarrow 3 \\\\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & \\rightarrow 4 \\\\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & \\rightarrow 5 \\\\ 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & \\rightarrow 6 \\\\ 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & \\rightarrow 7 \\\\ 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & \\rightarrow 8 \\\\ 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & \\rightarrow 9 \\end{array}[/latex] [latex] \\therefore \\text{ is }8421BCD\\text{ to }2421BCD[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page37_q1.webp",
    "options": {
      "A": "gray code numbers",
      "B": "2-4-2-1 BCD numbers",
      "C": "excess 3 code numbers",
      "D": "none of the above"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 182 The circuit in figure has two CMOS NOR gates. This circuit functions as a:",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page37_q2.webp",
    "options": {
      "A": "flip flop",
      "B": "Schmitt trigger",
      "C": "Monostable multivibrator",
      "D": "Astable multivibrator"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 183 The gates G1 and G2 in figure have propagation delays of 10 nsec and 20\r\nnsec respectively. If the input [latex]V_{i}[/latex] makes an abrupt change from logic 0 to 1 at\r\ntime [latex]t=t_{0}[/latex]  then the output waveform [latex]V_{0}[/latex] is",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page37_q3.webp",
    "options": {
      "A": "A",
      "B": "B",
      "C": "C",
      "D": "D"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 184 The number of comparators required in a 3-bit comparator type ADC is",
    "solution": "[latex]2^{n}-1=2^{3}-1=7[/latex]",
    "options": {
      "A": "2",
      "B": "3",
      "C": "7",
      "D": "8"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 185 If the input to the digital circuit (shown in figure ) consisting of a cascade of 20 XOR gates\r\nis X, then the output Y is equal to",
    "solution": "[latex]\\begin{array}{l} \\text { Output of } 1 \\mathrm{st} \\text { XOR gate }=\\bar{X} \\\\ \\text { Output of } 2 \\text { nd } \\mathrm{XOR} \\text { gate }=\\bar{X} \\oplus X \\\\ =(\\bar{X}) \\cdot X+\\bar{X} \\cdot \\bar{X}=X+\\bar{X}=1 \\end{array}[/latex] Output of 20 XOR gates is 1",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page37_q5.webp",
    "options": {
      "A": "0",
      "B": "1",
      "C": "[latex]\\overline{X}[/latex]",
      "D": "X"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 186 4-bit 2's complement representation of a decimal number is 1000. The number is",
    "solution": "1000 MSB is 1 so, -ve number Take 2's complement for magnitude. [latex] +\\begin{array}{cccc} 0&1&1&1\\\\ &&&1\\\\ \\hline1&0&0&0 \\end{array}=8[/latex]",
    "options": {
      "A": "8",
      "B": "0",
      "C": "-7",
      "D": "-8"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 187 In the DRAM cell in figure, the [latex]V_{t}[/latex] of the NMOSFET is 1 V. For the following three combinations of WL and BL voltages.",
    "solution": "",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page38_q2.webp",
    "options": {
      "A": "5 V; 3V; 7V",
      "B": "4 V; 3V; 4V",
      "C": "5 V; 5V; 5V",
      "D": "4 V; 4V; 4V"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 188 The digital block in figure is realized using two positive edge triggered D-flip-flops. Assume that for [latex]t \\lt   t_{0}[/latex],  [latex]Q_{1}[/latex]=[latex]Q_{2}[/latex] =0. The circuit in the digital block is given by:",
    "solution": "It is given that clock is positive edge triggered \r\nthan only option (A) and (C) are possible. Out of \r\nwhich only (C) option gives the required result.",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page38_q3.webp",
    "options": {
      "A": "Figure(a)",
      "B": "Figure(b)",
      "C": "Figure(c)",
      "D": "Figure(d)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 189 In the TTL circuit in figure, [latex]S_{2}[/latex] to [latex]S_{0}[/latex] are select lines and [latex]X_{7}[/latex] and [latex]X_{0}[/latex]are input\r\nlines. [latex]S_{0}[/latex] and [latex]X_{0}[/latex]are LSBs. The output Y is",
    "solution": "Floating input is accepted by TTL logic gate as logic 1 Hence [latex]S_{2} = 1 [/latex] [latex] Y=A \\oplus B[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page38_q4.webp",
    "options": {
      "A": "indeterminate",
      "B": "[latex]A\\oplus B[/latex]",
      "C": "[latex]\\bar{A\\oplus B}[/latex]",
      "D": "[latex]\\bar{C} \\cdot (\\overline{A\\oplus B})\\: +\\: C \\cdot (A\\oplus B)[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 190 In figure, the LED",
    "solution": "For LED to be ON, output of NANO gate = 0 No condition of [latex]S_{1}[/latex] and [latex]S_{2}[/latex] gives output of NANO \r\ngate zero. So LED will never glow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page38_q5.webp",
    "options": {
      "A": "emits light when both [latex]S_{1}[/latex]\n and [latex]S_{2}[/latex] are closed.",
      "B": "emits light when both [latex]S_{1}[/latex]\n and [latex]S_{2}[/latex] are open.",
      "C": "emits light when only  [latex]S_{1}[/latex]\n or [latex]S_{2}[/latex]  is closed.",
      "D": "does not emit light, irrespective of the switch positions."
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 191 For the ring oscillator shown in figure, the propagation delay of each\r\ninverter is 100 pico second. What is the fundamental frequency of the oscillator output?",
    "solution": "[latex]t_{P d}[/latex] of all 5 intervals [latex] =5 \\times 100 \\mathrm{p} \\mathrm{sec}=500 \\mathrm{p} \\mathrm{sec} [/latex] [latex] \\therefore [/latex] fundamental frequency of oscillator [latex] \\text { Output }=\\frac{1}{2 \\times 500 \\mathrm{ps}}=1 \\mathrm{GHz}[/latex]",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/Electronics and Communication/screenshots/dc/page39_q1.webp",
    "options": {
      "A": "10 MHz",
      "B": "100 MHz",
      "C": "1 GHz",
      "D": "2 GHz"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 192 The 2's complement representation of -17 is",
    "solution": "[latex]\\begin{aligned} 17 &=010001 \\\\ -17 &=101111(2 \\text { 's complement }) \\end{aligned}[/latex]",
    "options": {
      "A": "101110",
      "B": "101111",
      "C": "111110",
      "D": "110001"
    },
    "correct_answer": "B"
  }
]