# do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:07 on Dec 19,2024
# vcom -reportprogress 300 -2008 control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 21:34:07 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim control_unit 
# Start time: 21:34:07 on Dec 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.control_unit(control_arch)
run
run -all
run -all
run -all
doFile.do
# couldn't execute ".\doFile.do": no such file or directory
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:13 on Dec 19,2024
# vcom -reportprogress 300 -2008 control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 21:36:13 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:36:15 on Dec 19,2024, Elapsed time: 0:02:08
# Errors: 1, Warnings: 0
# vsim control_unit 
# Start time: 21:36:15 on Dec 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.control_unit(control_arch)
# End time: 21:42:30 on Dec 19,2024, Elapsed time: 0:06:15
# Errors: 0, Warnings: 0
