
---------- Begin Simulation Statistics ----------
final_tick                                26641678125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    327                       # Simulator instruction rate (inst/s)
host_mem_usage                                9024788                       # Number of bytes of host memory used
host_op_rate                                      336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23127.57                       # Real time elapsed on the host
host_tick_rate                                 979639                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7564654                       # Number of instructions simulated
sim_ops                                       7771639                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022657                       # Number of seconds simulated
sim_ticks                                 22656670000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.785410                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  265248                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               276919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            279291                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4533                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5588                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1055                       # Number of indirect misses.
system.cpu.branchPred.lookups                  316245                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13618                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          849                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1917254                       # Number of instructions committed
system.cpu.committedOps                       1958327                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.142694                       # CPI: cycles per instruction
system.cpu.discardedOps                         13637                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1082835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            100218                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           496277                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1984449                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318198                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      393                       # number of quiesce instructions executed
system.cpu.numCycles                          6025342                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       393                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1339900     68.42%     68.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1346      0.07%     68.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                 102781      5.25%     73.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite                514300     26.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1958327                       # Class of committed instruction
system.cpu.quiesceCycles                     30225330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4040893                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          581                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        454496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              162536                       # Transaction distribution
system.membus.trans_dist::ReadResp             166152                       # Transaction distribution
system.membus.trans_dist::WriteReq              65498                       # Transaction distribution
system.membus.trans_dist::WriteResp             65498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          404                       # Transaction distribution
system.membus.trans_dist::WriteClean               68                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3203                       # Transaction distribution
system.membus.trans_dist::ReadExReq               195                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           446                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       223535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        223535                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       448992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       458058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 914437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       202880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       202880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84573                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14593093                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679008                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000888                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  678405     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     603      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679008                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1079933978                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9168124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9046593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1723000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8594170                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          958405369                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16284250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2892570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       723142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3615712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       723142                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2892570                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3615712                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3615712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3615712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7231425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368252                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       864258                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       905218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1063160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9749                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13828100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14483460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16904061                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1760592125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1465317857                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    859772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2892570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4338855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5785140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13016564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5785140                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4338855                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10123994                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2892570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10123994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10123994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23140559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2169427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10123994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2169427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14462849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4338855                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1491834                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5830689                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2169427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14462849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3661262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20293538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       411650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       447070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13172740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       263271                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       263271    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       263271                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    567992125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    871891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1948133066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17355419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     28925698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1994414184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43388547                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43449104                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     86837651                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1991521614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60804522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     28925698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2081251834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3342336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22413316                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       104448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4757505                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20247989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    818597437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147521061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2892570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    989259057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    474381451                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    462811349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    937192800                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20247989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1292978889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    610332410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2892570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1926451857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       202944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       204864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       202944                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       202944                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3171                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           30                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8957362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84743                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9042105                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8957362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8957362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8957362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84743                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9042105                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10412648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3342336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3962368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        52224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20308545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    433885650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2169427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1491834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1728762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459584220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1333294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17355419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147521061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5785140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       723142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2169427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174887483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1333294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37663964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    581406712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7954567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       723142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3661262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1728762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            634471703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    205491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465483500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              298336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61912                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5212078760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9473635010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32104.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58354.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  141721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    178                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.651978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.187676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.441707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          513      3.30%      3.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          427      2.75%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          311      2.00%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      1.50%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          290      1.87%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          242      1.56%     12.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      1.71%     14.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          220      1.42%     16.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13021     83.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     738.090909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1504.477379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     76.36%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.45%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.45%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      2.73%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.45%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.45%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.64%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.45%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           17      7.73%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.91%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      4.09%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      2.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     281.454545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     81.767913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    409.645456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            117     53.18%     53.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      6.82%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      6.36%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.27%     68.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.45%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.82%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.91%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.91%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.36%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.45%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.45%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.91%     75.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.45%     76.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.45%     76.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.91%     77.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.45%     78.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.45%     78.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           47     21.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10390080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10412584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3962368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22656528125                       # Total gap between requests
system.mem_ctrls.avgGap                     100866.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9809028                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3341248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20308544.900905560702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 432942175.527118504047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2093158.438552532112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1491834.413442045916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1725937.659859105479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1403913.284697177354                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17355418.956095490605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147473039.948059439659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5785139.652031829581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 723142.456503978698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2169427.369511936326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        52224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    408336740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8960712780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44896345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30844260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28844885                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55012618940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35478148000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 350452803875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1432909500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21006224125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1725469000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56744.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58337.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58458.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     58196.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47209.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 116552158.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5774438.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6710569.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    699662.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82055562.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2246704.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18486782710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1225560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2946175415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 786                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     48068698.791349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235878206.606107                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1164625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545298125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7750679500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18890998625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       926957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           926957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       926957                       # number of overall hits
system.cpu.icache.overall_hits::total          926957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3171                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3171                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3171                       # number of overall misses
system.cpu.icache.overall_misses::total          3171                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    138371250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138371250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138371250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138371250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       930128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       930128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       930128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       930128                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003409                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43636.471145                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43636.471145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43636.471145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43636.471145                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3171                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3171                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3171                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3171                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133443375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133443375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133443375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133443375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003409                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003409                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003409                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003409                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42082.426679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42082.426679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42082.426679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42082.426679                       # average overall mshr miss latency
system.cpu.icache.replacements                   2968                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       926957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          926957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3171                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3171                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138371250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138371250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       930128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       930128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43636.471145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43636.471145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133443375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133443375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42082.426679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42082.426679                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.703559                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              969064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2968                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            326.504043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.703559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.895905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.895905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1863426                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1863426                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166217                       # number of overall hits
system.cpu.dcache.overall_hits::total          166217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          817                       # number of overall misses
system.cpu.dcache.overall_misses::total           817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     64745250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64745250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     64745250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64745250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167034                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004891                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79247.552020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79247.552020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79247.552020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79247.552020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          404                       # number of writebacks
system.cpu.dcache.writebacks::total               404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50190875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50190875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50190875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50190875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003838                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003838                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003838                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003838                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78300.897036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78300.897036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78300.897036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78300.897036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2126.639253                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2126.639253                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    639                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37996375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37996375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       104111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79324.373695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79324.373695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35008875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35008875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78495.235426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78495.235426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21695.578231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21695.578231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        62923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79138.683432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79138.683432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77856.410256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77856.410256                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2333825125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2333825125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.535598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.535598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        42901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        42901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       180634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       180634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2254571353                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2254571353                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12481.434021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12481.434021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           462.213133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.195191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   462.213133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.902760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.902760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2457058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2457058                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26641678125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26641953125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    327                       # Simulator instruction rate (inst/s)
host_mem_usage                                9024788                       # Number of bytes of host memory used
host_op_rate                                      336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23127.66                       # Real time elapsed on the host
host_tick_rate                                 979647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7564663                       # Number of instructions simulated
sim_ops                                       7771654                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022657                       # Number of seconds simulated
sim_ticks                                 22656945000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.784403                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  265250                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               276924                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5297                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            279292                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4533                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5589                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1056                       # Number of indirect misses.
system.cpu.branchPred.lookups                  316253                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13621                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          849                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1917263                       # Number of instructions committed
system.cpu.committedOps                       1958342                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.142908                       # CPI: cycles per instruction
system.cpu.discardedOps                         13644                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1082855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            100219                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           496279                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1984823                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318177                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      393                       # number of quiesce instructions executed
system.cpu.numCycles                          6025782                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       393                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1339908     68.42%     68.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1346      0.07%     68.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                 102787      5.25%     73.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite                514300     26.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1958342                       # Class of committed instruction
system.cpu.quiesceCycles                     30225330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4040959                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          582                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        454505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              162536                       # Transaction distribution
system.membus.trans_dist::ReadResp             166157                       # Transaction distribution
system.membus.trans_dist::WriteReq              65498                       # Transaction distribution
system.membus.trans_dist::WriteResp             65498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          405                       # Transaction distribution
system.membus.trans_dist::WriteClean               68                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3207                       # Transaction distribution
system.membus.trans_dist::ReadExReq               195                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           448                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       223535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        223535                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       448998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       458064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 914451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       203072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       203072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14593477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679012                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000888                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  678409     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     603      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679012                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1079943478                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9168124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9054343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1723000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8605670                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          958405369                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16299250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2892535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       723134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3615668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       723134                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2892535                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3615668                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3615668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3615668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7231337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368252                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       864258                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       905218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1063160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9749                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13828100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14483460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16904061                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1760592125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1465317857                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    859772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2892535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4338802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5785069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13016406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5785069                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4338802                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10123872                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2892535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10123872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10123872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23140278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2169401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10123872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2169401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14462674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4338802                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1491816                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5830618                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2169401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14462674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3661217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20293292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       411650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       447070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13172740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       263271                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       263271    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       263271                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    567992125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    871891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1948109421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17355208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     28925347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1994389976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43388021                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43448576                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     86836597                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1991497442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60803784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     28925347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2081226573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3342336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22413316                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       104448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4757505                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20247743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    818587502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147519271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2892535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    989247050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    474375694                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    462805731                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    937181425                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20247743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1292963195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    610325002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2892535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1926428475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       203072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       204992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       203072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       203072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3173                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           30                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8962903                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84742                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9047645                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8962903                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8962903                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8962903                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84742                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9047645                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10412776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3342336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3962432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        52224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20308298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    433880384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2169401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1491816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1734391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459584291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1336102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17355208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147519271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5785069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       723134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2169401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174888185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1336102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37663507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    581399655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7954470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       723134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3661217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1734391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            634472476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    205491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465483500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              298341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61913                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5212078760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9473687510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32104.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58354.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  141721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    178                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.651978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.187676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.441707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          513      3.30%      3.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          427      2.75%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          311      2.00%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      1.50%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          290      1.87%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          242      1.56%     12.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      1.71%     14.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          220      1.42%     16.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13021     83.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     738.090909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1504.477379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     76.36%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.45%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.45%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      2.73%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.45%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.45%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.64%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.45%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           17      7.73%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.91%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      4.09%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      2.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     281.454545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     81.767913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    409.645456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            117     53.18%     53.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      6.82%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      6.36%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.27%     68.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.45%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.82%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.91%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.91%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.36%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.45%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.45%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.91%     75.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.45%     76.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.45%     76.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.91%     77.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.45%     78.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.45%     78.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           47     21.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10390208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10412712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3962432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22656833125                       # Total gap between requests
system.mem_ctrls.avgGap                     100866.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9809028                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3341248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20308298.404749624431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 432936920.666047394276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2093133.032719106646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1491816.306214275537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1731566.193059125915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1403896.244617268443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17355208.303679071367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147471249.985379755497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5785069.434559689835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 723133.679319961229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2169401.037959883921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          473                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        52224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    408336740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8960712780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44896345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30844260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28897385                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55012618940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35478148000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 350452803875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1432909500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21006224125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1725469000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56744.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58337.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58458.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     58196.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47140.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 116305748.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5774438.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6710569.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    699662.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82055562.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2246704.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18486782710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1225560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2946450415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 786                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     48068698.791349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235878206.606107                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1164625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545298125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7750954500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18890998625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       926970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           926970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       926970                       # number of overall hits
system.cpu.icache.overall_hits::total          926970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3173                       # number of overall misses
system.cpu.icache.overall_misses::total          3173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    138501875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138501875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138501875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138501875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       930143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       930143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       930143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       930143                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003411                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43650.133943                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43650.133943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43650.133943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43650.133943                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003411                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003411                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003411                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003411                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42095.493224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42095.493224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42095.493224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42095.493224                       # average overall mshr miss latency
system.cpu.icache.replacements                   2971                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       926970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          926970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138501875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138501875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       930143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       930143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43650.133943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43650.133943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42095.493224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42095.493224                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.703599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2676352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3433                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            779.595689                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.703599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.895905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.895905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1863459                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1863459                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166221                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166221                       # number of overall hits
system.cpu.dcache.overall_hits::total          166221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          819                       # number of overall misses
system.cpu.dcache.overall_misses::total           819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     64865250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64865250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     64865250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64865250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79200.549451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79200.549451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79200.549451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79200.549451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          405                       # number of writebacks
system.cpu.dcache.writebacks::total               405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50307875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50307875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50307875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50307875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003849                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78239.307932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78239.307932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78239.307932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78239.307932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2126.639253                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2126.639253                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38116375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38116375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       104117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79244.022869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79244.022869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35125875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35125875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78405.970982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78405.970982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21695.578231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21695.578231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        62923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79138.683432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79138.683432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77856.410256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77856.410256                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2333825125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2333825125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.535598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.535598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        42901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        42901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       180634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       180634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2254571353                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2254571353                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12481.434021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12481.434021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           462.212948                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              171037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.955882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   462.212948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.902760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.902760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2457084                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2457084                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26641953125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
