#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019156bd8070 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v0000019156c459b0_0 .var "CLK", 0 0;
v0000019156c47030_0 .net "LEDS", 31 0, L_0000019156b2b250;  1 drivers
L_0000019156c475b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019156c46e50_0 .net "RESET", 0 0, L_0000019156c475b8;  1 drivers
v0000019156c45af0_0 .net "clk", 0 0, L_0000019156c47170;  1 drivers
v0000019156c45e10_0 .var "prev_LEDS", 31 0;
S_0000019156bd8850 .scope module, "divide" "clock_divider" 2 10, 3 179 0, S_0000019156bd8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_0000019156bc00b0 .param/l "DIV" 0 3 184, +C4<00000000000000000000000000010010>;
v0000019156bcb460_0 .net "CLK", 0 0, v0000019156c459b0_0;  1 drivers
v0000019156bcb780_0 .net "RESET", 0 0, L_0000019156c475b8;  alias, 1 drivers
v0000019156bcd1c0_0 .net "dCLK", 0 0, L_0000019156c47170;  alias, 1 drivers
v0000019156bcca40_0 .var "divided_clk", 18 0;
E_0000019156bbff70 .event posedge, v0000019156bcb460_0;
L_0000019156c47170 .part v0000019156bcca40_0, 18, 1;
S_0000019156bd89e0 .scope module, "test" "SOC" 2 16, 3 1 0, S_0000019156bd8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
P_0000019156c31100 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_0000019156c31138 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_0000019156c31170 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_0000019156c311a8 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_0000019156c311e0 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_0000019156c31218 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_0000019156c31250 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_0000019156c31288 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_0000019156c312c0 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_0000019156c312f8 .param/l "decode" 1 3 15, +C4<00000000000000000000000000000001>;
P_0000019156c31330 .param/l "execute" 1 3 16, +C4<00000000000000000000000000000010>;
P_0000019156c31368 .param/l "fetch" 1 3 14, +C4<00000000000000000000000000000000>;
P_0000019156c313a0 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_0000019156c313d8 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_0000019156c31410 .param/l "memory" 1 3 17, +C4<00000000000000000000000000000011>;
P_0000019156c31448 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_0000019156c31480 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_0000019156c314b8 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_0000019156c314f0 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_0000019156c31528 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_0000019156c31560 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_0000019156c31598 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_0000019156c315d0 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_0000019156c31608 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_0000019156c31640 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_0000019156c31678 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_0000019156c316b0 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_0000019156c316e8 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_0000019156c31720 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_0000019156c31758 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_0000019156c31790 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_0000019156c317c8 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_0000019156c31800 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_0000019156c31838 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_0000019156c31870 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_0000019156c318a8 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_0000019156c318e0 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_0000019156c31918 .param/l "writeback" 1 3 18, +C4<00000000000000000000000000000100>;
P_0000019156c31950 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_0000019156c31988 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_0000019156c319c0 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_0000019156c319f8 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_0000019156c31a30 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_0000019156c31a68 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_0000019156c31aa0 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_0000019156c31ad8 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_0000019156c31b10 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_0000019156c31b48 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_0000019156c31b80 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_0000019156c31bb8 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_0000019156c31bf0 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_0000019156c31c28 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_0000019156c31c60 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_0000019156c31c98 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_0000019156c31cd0 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_0000019156c31d08 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_0000019156c31d40 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_0000019156c31d78 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_0000019156c31db0 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_0000019156c31de8 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_0000019156c31e20 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_0000019156c31e58 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_0000019156c31e90 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_0000019156c31ec8 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_0000019156c31f00 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_0000019156c31f38 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_0000019156c31f70 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_0000019156c31fa8 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_0000019156c31fe0 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_0000019156c32018 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_0000019156c32050 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
L_0000019156b2a840 .functor BUFZ 32, v0000019156c419e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019156b2b250 .functor BUFZ 32, v0000019156c41d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019156b2a4c0 .functor OR 1, L_0000019156c45b90, L_0000019156c457d0, C4<0>, C4<0>;
L_0000019156b2a990 .functor AND 1, L_0000019156b2a4c0, L_0000019156c464f0, C4<1>, C4<1>;
L_0000019156b2aa70 .functor BUFZ 1, L_0000019156c457d0, C4<0>, C4<0>, C4<0>;
v0000019156c41b20_0 .net "ALU_I", 0 0, L_0000019156c45b90;  1 drivers
v0000019156c41c60_0 .net "ALUimm_I", 0 0, L_0000019156c457d0;  1 drivers
v0000019156c42840_0 .var/i "ASMerror", 31 0;
v0000019156c42f20_0 .net "AUIPC_I", 0 0, L_0000019156c472b0;  1 drivers
v0000019156c42160_0 .net "CLK", 0 0, L_0000019156c47170;  alias, 1 drivers
v0000019156c411c0_0 .net "JALR_I", 0 0, L_0000019156c46ef0;  1 drivers
v0000019156c428e0_0 .net "JAL_I", 0 0, L_0000019156c46130;  1 drivers
v0000019156c42a20_0 .net "LEDS", 31 0, L_0000019156b2b250;  alias, 1 drivers
v0000019156c41d00_0 .var "LEDSoutput", 31 0;
v0000019156c41300_0 .net "LUI_I", 0 0, L_0000019156c47350;  1 drivers
v0000019156c416c0 .array "MEM", 255 0, 31 0;
v0000019156c42520_0 .var "PC", 31 0;
v0000019156c41260_0 .net "RESET", 0 0, L_0000019156c475b8;  alias, 1 drivers
v0000019156c41da0_0 .net *"_ivl_100", 19 0, L_0000019156c46bd0;  1 drivers
v0000019156c42d40_0 .net *"_ivl_103", 11 0, L_0000019156c470d0;  1 drivers
v0000019156c42020_0 .net *"_ivl_107", 19 0, L_0000019156c45690;  1 drivers
L_0000019156c479f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000019156c42ac0_0 .net/2u *"_ivl_108", 11 0, L_0000019156c479f0;  1 drivers
L_0000019156c47600 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019156c425c0_0 .net *"_ivl_11", 28 0, L_0000019156c47600;  1 drivers
v0000019156c41760_0 .net *"_ivl_113", 0 0, L_0000019156c45870;  1 drivers
v0000019156c42ca0_0 .net *"_ivl_114", 19 0, L_0000019156c45910;  1 drivers
v0000019156c42de0_0 .net *"_ivl_117", 6 0, L_0000019156c9ff40;  1 drivers
v0000019156c420c0_0 .net *"_ivl_119", 4 0, L_0000019156ca0080;  1 drivers
L_0000019156c47648 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019156c42200_0 .net/2u *"_ivl_12", 31 0, L_0000019156c47648;  1 drivers
v0000019156c422a0_0 .net *"_ivl_123", 0 0, L_0000019156ca1840;  1 drivers
v0000019156c42e80_0 .net *"_ivl_124", 19 0, L_0000019156ca0260;  1 drivers
v0000019156c42340_0 .net *"_ivl_127", 0 0, L_0000019156c9fc20;  1 drivers
v0000019156c423e0_0 .net *"_ivl_129", 5 0, L_0000019156ca0b20;  1 drivers
v0000019156c42660_0 .net *"_ivl_131", 3 0, L_0000019156ca06c0;  1 drivers
L_0000019156c47a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019156c42700_0 .net/2u *"_ivl_132", 0 0, L_0000019156c47a38;  1 drivers
v0000019156c427a0_0 .net *"_ivl_137", 0 0, L_0000019156c9fcc0;  1 drivers
v0000019156c43630_0 .net *"_ivl_138", 11 0, L_0000019156ca12a0;  1 drivers
v0000019156c445d0_0 .net *"_ivl_14", 0 0, L_0000019156c464f0;  1 drivers
v0000019156c44670_0 .net *"_ivl_141", 7 0, L_0000019156ca0d00;  1 drivers
v0000019156c44210_0 .net *"_ivl_143", 0 0, L_0000019156ca18e0;  1 drivers
v0000019156c439f0_0 .net *"_ivl_145", 9 0, L_0000019156ca0580;  1 drivers
L_0000019156c47a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019156c44710_0 .net/2u *"_ivl_146", 0 0, L_0000019156c47a80;  1 drivers
v0000019156c433b0_0 .net *"_ivl_23", 6 0, L_0000019156c45f50;  1 drivers
L_0000019156c476d8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000019156c43d10_0 .net/2u *"_ivl_24", 6 0, L_0000019156c476d8;  1 drivers
v0000019156c43bd0_0 .net *"_ivl_29", 6 0, L_0000019156c46c70;  1 drivers
L_0000019156c47720 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000019156c44fd0_0 .net/2u *"_ivl_30", 6 0, L_0000019156c47720;  1 drivers
v0000019156c447b0_0 .net *"_ivl_35", 6 0, L_0000019156c468b0;  1 drivers
L_0000019156c47768 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000019156c44850_0 .net/2u *"_ivl_36", 6 0, L_0000019156c47768;  1 drivers
v0000019156c43f90_0 .net *"_ivl_41", 6 0, L_0000019156c45d70;  1 drivers
L_0000019156c477b0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000019156c44f30_0 .net/2u *"_ivl_42", 6 0, L_0000019156c477b0;  1 drivers
v0000019156c434f0_0 .net *"_ivl_47", 6 0, L_0000019156c46950;  1 drivers
L_0000019156c477f8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000019156c436d0_0 .net/2u *"_ivl_48", 6 0, L_0000019156c477f8;  1 drivers
v0000019156c448f0_0 .net *"_ivl_53", 6 0, L_0000019156c455f0;  1 drivers
L_0000019156c47840 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000019156c43c70_0 .net/2u *"_ivl_54", 6 0, L_0000019156c47840;  1 drivers
v0000019156c43770_0 .net *"_ivl_59", 6 0, L_0000019156c463b0;  1 drivers
L_0000019156c47888 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000019156c43450_0 .net/2u *"_ivl_60", 6 0, L_0000019156c47888;  1 drivers
v0000019156c44990_0 .net *"_ivl_65", 6 0, L_0000019156c46f90;  1 drivers
L_0000019156c478d0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000019156c44a30_0 .net/2u *"_ivl_66", 6 0, L_0000019156c478d0;  1 drivers
v0000019156c44cb0_0 .net *"_ivl_7", 0 0, L_0000019156b2a4c0;  1 drivers
v0000019156c43810_0 .net *"_ivl_71", 6 0, L_0000019156c45a50;  1 drivers
L_0000019156c47918 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000019156c438b0_0 .net/2u *"_ivl_72", 6 0, L_0000019156c47918;  1 drivers
v0000019156c44350_0 .net *"_ivl_77", 6 0, L_0000019156c469f0;  1 drivers
L_0000019156c47960 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0000019156c43ef0_0 .net/2u *"_ivl_78", 6 0, L_0000019156c47960;  1 drivers
v0000019156c45070_0 .net *"_ivl_8", 31 0, L_0000019156c45eb0;  1 drivers
v0000019156c43db0_0 .net *"_ivl_83", 6 0, L_0000019156c47210;  1 drivers
L_0000019156c479a8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0000019156c43e50_0 .net/2u *"_ivl_84", 6 0, L_0000019156c479a8;  1 drivers
v0000019156c44ad0_0 .net *"_ivl_99", 0 0, L_0000019156c46b30;  1 drivers
v0000019156c44e90_0 .net "branchImmediate", 31 0, L_0000019156ca0800;  1 drivers
v0000019156c44b70_0 .net "branch_I", 0 0, L_0000019156c46630;  1 drivers
v0000019156c43310_0 .net "fence_I", 0 0, L_0000019156c46770;  1 drivers
v0000019156c431d0_0 .net "funct3", 2 0, L_0000019156c46310;  1 drivers
v0000019156c43590_0 .net "funct7", 6 0, L_0000019156c473f0;  1 drivers
v0000019156c44c10_0 .net "immediate", 0 0, L_0000019156b2aa70;  1 drivers
v0000019156c44030_0 .net "immediateImmediate", 31 0, L_0000019156c47490;  1 drivers
v0000019156c44d50_0 .var "instruction", 31 0;
v0000019156c443f0_0 .net "jumpImmediate", 31 0, L_0000019156c9fa40;  1 drivers
v0000019156c44df0_0 .net "load_I", 0 0, L_0000019156c466d0;  1 drivers
v0000019156c43950_0 .var/i "memPC", 31 0;
v0000019156c440d0_0 .net "rd", 4 0, L_0000019156c461d0;  1 drivers
v0000019156c43270_0 .net "rs1", 4 0, L_0000019156c46db0;  1 drivers
v0000019156c442b0_0 .net "rs1Value", 31 0, v0000019156c419e0_0;  1 drivers
v0000019156c43a90_0 .net "rs2", 4 0, L_0000019156c46810;  1 drivers
v0000019156c43b30_0 .net "rs2Value", 31 0, v0000019156c41ee0_0;  1 drivers
v0000019156c44170_0 .var "state", 2 0;
v0000019156c44490_0 .net "storeImmediate", 31 0, L_0000019156ca1200;  1 drivers
v0000019156c44530_0 .net "store_I", 0 0, L_0000019156c45c30;  1 drivers
v0000019156c46590_0 .net "system_I", 0 0, L_0000019156c45ff0;  1 drivers
v0000019156c45730_0 .net "upperImmediate", 31 0, L_0000019156c45cd0;  1 drivers
v0000019156c46450_0 .net "value1Register", 31 0, L_0000019156b2a840;  1 drivers
v0000019156c46a90_0 .net "value2Register", 31 0, L_0000019156c46090;  1 drivers
v0000019156c46d10_0 .net "writeData", 31 0, L_0000019156b2aae0;  1 drivers
v0000019156c46270_0 .net "writeEnable", 0 0, L_0000019156b2a990;  1 drivers
L_0000019156c46090 .functor MUXZ 32, v0000019156c41ee0_0, L_0000019156c47490, L_0000019156b2aa70, C4<>;
L_0000019156c45eb0 .concat [ 3 29 0 0], v0000019156c44170_0, L_0000019156c47600;
L_0000019156c464f0 .cmp/eq 32, L_0000019156c45eb0, L_0000019156c47648;
L_0000019156c45f50 .part v0000019156c44d50_0, 0, 7;
L_0000019156c47350 .cmp/eq 7, L_0000019156c45f50, L_0000019156c476d8;
L_0000019156c46c70 .part v0000019156c44d50_0, 0, 7;
L_0000019156c472b0 .cmp/eq 7, L_0000019156c46c70, L_0000019156c47720;
L_0000019156c468b0 .part v0000019156c44d50_0, 0, 7;
L_0000019156c46130 .cmp/eq 7, L_0000019156c468b0, L_0000019156c47768;
L_0000019156c45d70 .part v0000019156c44d50_0, 0, 7;
L_0000019156c46ef0 .cmp/eq 7, L_0000019156c45d70, L_0000019156c477b0;
L_0000019156c46950 .part v0000019156c44d50_0, 0, 7;
L_0000019156c457d0 .cmp/eq 7, L_0000019156c46950, L_0000019156c477f8;
L_0000019156c455f0 .part v0000019156c44d50_0, 0, 7;
L_0000019156c45b90 .cmp/eq 7, L_0000019156c455f0, L_0000019156c47840;
L_0000019156c463b0 .part v0000019156c44d50_0, 0, 7;
L_0000019156c46630 .cmp/eq 7, L_0000019156c463b0, L_0000019156c47888;
L_0000019156c46f90 .part v0000019156c44d50_0, 0, 7;
L_0000019156c466d0 .cmp/eq 7, L_0000019156c46f90, L_0000019156c478d0;
L_0000019156c45a50 .part v0000019156c44d50_0, 0, 7;
L_0000019156c45c30 .cmp/eq 7, L_0000019156c45a50, L_0000019156c47918;
L_0000019156c469f0 .part v0000019156c44d50_0, 0, 7;
L_0000019156c46770 .cmp/eq 7, L_0000019156c469f0, L_0000019156c47960;
L_0000019156c47210 .part v0000019156c44d50_0, 0, 7;
L_0000019156c45ff0 .cmp/eq 7, L_0000019156c47210, L_0000019156c479a8;
L_0000019156c46db0 .part v0000019156c44d50_0, 15, 5;
L_0000019156c46810 .part v0000019156c44d50_0, 20, 5;
L_0000019156c461d0 .part v0000019156c44d50_0, 7, 5;
L_0000019156c46310 .part v0000019156c44d50_0, 12, 3;
L_0000019156c473f0 .part v0000019156c44d50_0, 25, 7;
L_0000019156c46b30 .part v0000019156c44d50_0, 31, 1;
LS_0000019156c46bd0_0_0 .concat [ 1 1 1 1], L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30;
LS_0000019156c46bd0_0_4 .concat [ 1 1 1 1], L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30;
LS_0000019156c46bd0_0_8 .concat [ 1 1 1 1], L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30;
LS_0000019156c46bd0_0_12 .concat [ 1 1 1 1], L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30;
LS_0000019156c46bd0_0_16 .concat [ 1 1 1 1], L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30, L_0000019156c46b30;
LS_0000019156c46bd0_1_0 .concat [ 4 4 4 4], LS_0000019156c46bd0_0_0, LS_0000019156c46bd0_0_4, LS_0000019156c46bd0_0_8, LS_0000019156c46bd0_0_12;
LS_0000019156c46bd0_1_4 .concat [ 4 0 0 0], LS_0000019156c46bd0_0_16;
L_0000019156c46bd0 .concat [ 16 4 0 0], LS_0000019156c46bd0_1_0, LS_0000019156c46bd0_1_4;
L_0000019156c470d0 .part v0000019156c44d50_0, 20, 12;
L_0000019156c47490 .concat [ 12 20 0 0], L_0000019156c470d0, L_0000019156c46bd0;
L_0000019156c45690 .part v0000019156c44d50_0, 12, 20;
L_0000019156c45cd0 .concat [ 12 20 0 0], L_0000019156c479f0, L_0000019156c45690;
L_0000019156c45870 .part v0000019156c44d50_0, 31, 1;
LS_0000019156c45910_0_0 .concat [ 1 1 1 1], L_0000019156c45870, L_0000019156c45870, L_0000019156c45870, L_0000019156c45870;
LS_0000019156c45910_0_4 .concat [ 1 1 1 1], L_0000019156c45870, L_0000019156c45870, L_0000019156c45870, L_0000019156c45870;
LS_0000019156c45910_0_8 .concat [ 1 1 1 1], L_0000019156c45870, L_0000019156c45870, L_0000019156c45870, L_0000019156c45870;
LS_0000019156c45910_0_12 .concat [ 1 1 1 1], L_0000019156c45870, L_0000019156c45870, L_0000019156c45870, L_0000019156c45870;
LS_0000019156c45910_0_16 .concat [ 1 1 1 1], L_0000019156c45870, L_0000019156c45870, L_0000019156c45870, L_0000019156c45870;
LS_0000019156c45910_1_0 .concat [ 4 4 4 4], LS_0000019156c45910_0_0, LS_0000019156c45910_0_4, LS_0000019156c45910_0_8, LS_0000019156c45910_0_12;
LS_0000019156c45910_1_4 .concat [ 4 0 0 0], LS_0000019156c45910_0_16;
L_0000019156c45910 .concat [ 16 4 0 0], LS_0000019156c45910_1_0, LS_0000019156c45910_1_4;
L_0000019156c9ff40 .part v0000019156c44d50_0, 25, 7;
L_0000019156ca0080 .part v0000019156c44d50_0, 7, 5;
L_0000019156ca1200 .concat [ 5 7 20 0], L_0000019156ca0080, L_0000019156c9ff40, L_0000019156c45910;
L_0000019156ca1840 .part v0000019156c44d50_0, 31, 1;
LS_0000019156ca0260_0_0 .concat [ 1 1 1 1], L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840;
LS_0000019156ca0260_0_4 .concat [ 1 1 1 1], L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840;
LS_0000019156ca0260_0_8 .concat [ 1 1 1 1], L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840;
LS_0000019156ca0260_0_12 .concat [ 1 1 1 1], L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840;
LS_0000019156ca0260_0_16 .concat [ 1 1 1 1], L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840, L_0000019156ca1840;
LS_0000019156ca0260_1_0 .concat [ 4 4 4 4], LS_0000019156ca0260_0_0, LS_0000019156ca0260_0_4, LS_0000019156ca0260_0_8, LS_0000019156ca0260_0_12;
LS_0000019156ca0260_1_4 .concat [ 4 0 0 0], LS_0000019156ca0260_0_16;
L_0000019156ca0260 .concat [ 16 4 0 0], LS_0000019156ca0260_1_0, LS_0000019156ca0260_1_4;
L_0000019156c9fc20 .part v0000019156c44d50_0, 7, 1;
L_0000019156ca0b20 .part v0000019156c44d50_0, 25, 6;
L_0000019156ca06c0 .part v0000019156c44d50_0, 8, 4;
LS_0000019156ca0800_0_0 .concat [ 1 4 6 1], L_0000019156c47a38, L_0000019156ca06c0, L_0000019156ca0b20, L_0000019156c9fc20;
LS_0000019156ca0800_0_4 .concat [ 20 0 0 0], L_0000019156ca0260;
L_0000019156ca0800 .concat [ 12 20 0 0], LS_0000019156ca0800_0_0, LS_0000019156ca0800_0_4;
L_0000019156c9fcc0 .part v0000019156c44d50_0, 31, 1;
LS_0000019156ca12a0_0_0 .concat [ 1 1 1 1], L_0000019156c9fcc0, L_0000019156c9fcc0, L_0000019156c9fcc0, L_0000019156c9fcc0;
LS_0000019156ca12a0_0_4 .concat [ 1 1 1 1], L_0000019156c9fcc0, L_0000019156c9fcc0, L_0000019156c9fcc0, L_0000019156c9fcc0;
LS_0000019156ca12a0_0_8 .concat [ 1 1 1 1], L_0000019156c9fcc0, L_0000019156c9fcc0, L_0000019156c9fcc0, L_0000019156c9fcc0;
L_0000019156ca12a0 .concat [ 4 4 4 0], LS_0000019156ca12a0_0_0, LS_0000019156ca12a0_0_4, LS_0000019156ca12a0_0_8;
L_0000019156ca0d00 .part v0000019156c44d50_0, 12, 8;
L_0000019156ca18e0 .part v0000019156c44d50_0, 20, 1;
L_0000019156ca0580 .part v0000019156c44d50_0, 21, 10;
LS_0000019156c9fa40_0_0 .concat [ 1 10 1 8], L_0000019156c47a80, L_0000019156ca0580, L_0000019156ca18e0, L_0000019156ca0d00;
LS_0000019156c9fa40_0_4 .concat [ 12 0 0 0], L_0000019156ca12a0;
L_0000019156c9fa40 .concat [ 20 12 0 0], LS_0000019156c9fa40_0_0, LS_0000019156c9fa40_0_4;
S_0000019156b232c0 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bccae0_0 .var "rd", 4 0;
v0000019156bcb500_0 .var "rs1", 4 0;
v0000019156bcc4a0_0 .var "rs2", 4 0;
TD_bench.test.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156bccae0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156bcb500_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156bcc4a0_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156b23450 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcc680_0 .var "imm", 31 0;
v0000019156bcc7c0_0 .var "rd", 4 0;
v0000019156bcbe60_0 .var "rs1", 4 0;
TD_bench.test.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156bcc7c0_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156bcbe60_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156bcc680_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156b1edb0 .scope task, "AND" "AND" 4 146, 4 146 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcc220_0 .var "rd", 4 0;
v0000019156bccfe0_0 .var "rs1", 4 0;
v0000019156bcb820_0 .var "rs2", 4 0;
TD_bench.test.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156bcc220_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156bccfe0_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156bcb820_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156b1ef40 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcce00_0 .var "imm", 31 0;
v0000019156bcb960_0 .var "rd", 4 0;
v0000019156bcba00_0 .var "rs1", 4 0;
TD_bench.test.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156bcb960_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156bcba00_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156bcce00_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156b27c70 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcbb40_0 .var "imm", 31 0;
v0000019156bcbbe0_0 .var "rd", 4 0;
TD_bench.test.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0000019156c3d510_0, 0, 7;
    %load/vec4 v0000019156bcbbe0_0;
    %store/vec4 v0000019156c3eb90_0, 0, 5;
    %load/vec4 v0000019156bcbb40_0;
    %store/vec4 v0000019156c3ce30_0, 0, 32;
    %fork TD_bench.test.UType, S_0000019156c40060;
    %join;
    %end;
S_0000019156b27e00 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcbfa0_0 .var "imm", 31 0;
v0000019156bcc720_0 .var "rs1", 4 0;
v0000019156bcc040_0 .var "rs2", 4 0;
TD_bench.test.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000019156c33120_0, 0, 7;
    %load/vec4 v0000019156bcc720_0;
    %store/vec4 v0000019156c32a40_0, 0, 5;
    %load/vec4 v0000019156bcc040_0;
    %store/vec4 v0000019156c33440_0, 0, 5;
    %load/vec4 v0000019156bcbfa0_0;
    %store/vec4 v0000019156c33b20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c32cc0_0, 0, 3;
    %fork TD_bench.test.BType, S_0000019156c34a50;
    %join;
    %end;
S_0000019156b1c8a0 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcc0e0_0 .var "imm", 31 0;
v0000019156bcc180_0 .var "rs1", 4 0;
TD_bench.test.BEQZ ;
    %load/vec4 v0000019156bcc180_0;
    %store/vec4 v0000019156bcc720_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc040_0, 0, 5;
    %load/vec4 v0000019156bcc0e0_0;
    %store/vec4 v0000019156bcbfa0_0, 0, 32;
    %fork TD_bench.test.BEQ, S_0000019156b27e00;
    %join;
    %end;
S_0000019156b1ca30 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcc2c0_0 .var "imm", 31 0;
v0000019156bcc360_0 .var "rs1", 4 0;
v0000019156bcc5e0_0 .var "rs2", 4 0;
TD_bench.test.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000019156c33120_0, 0, 7;
    %load/vec4 v0000019156bcc360_0;
    %store/vec4 v0000019156c32a40_0, 0, 5;
    %load/vec4 v0000019156bcc5e0_0;
    %store/vec4 v0000019156c33440_0, 0, 5;
    %load/vec4 v0000019156bcc2c0_0;
    %store/vec4 v0000019156c33b20_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019156c32cc0_0, 0, 3;
    %fork TD_bench.test.BType, S_0000019156c34a50;
    %join;
    %end;
S_0000019156a62510 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcc400_0 .var "imm", 31 0;
v0000019156bcc860_0 .var "rs1", 4 0;
v0000019156bcc900_0 .var "rs2", 4 0;
TD_bench.test.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000019156c33120_0, 0, 7;
    %load/vec4 v0000019156bcc860_0;
    %store/vec4 v0000019156c32a40_0, 0, 5;
    %load/vec4 v0000019156bcc900_0;
    %store/vec4 v0000019156c33440_0, 0, 5;
    %load/vec4 v0000019156bcc400_0;
    %store/vec4 v0000019156c33b20_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000019156c32cc0_0, 0, 3;
    %fork TD_bench.test.BType, S_0000019156c34a50;
    %join;
    %end;
S_0000019156a626a0 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bcc9a0_0 .var "imm", 31 0;
v0000019156bccd60_0 .var "rs1", 4 0;
v0000019156bcc540_0 .var "rs2", 4 0;
TD_bench.test.BGT ;
    %load/vec4 v0000019156bcc540_0;
    %store/vec4 v0000019156bccc20_0, 0, 5;
    %load/vec4 v0000019156bccd60_0;
    %store/vec4 v0000019156bcccc0_0, 0, 5;
    %load/vec4 v0000019156bcc9a0_0;
    %store/vec4 v0000019156bccb80_0, 0, 32;
    %fork TD_bench.test.BLT, S_0000019156c32090;
    %join;
    %end;
S_0000019156c32090 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156bccb80_0 .var "imm", 31 0;
v0000019156bccc20_0 .var "rs1", 4 0;
v0000019156bcccc0_0 .var "rs2", 4 0;
TD_bench.test.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000019156c33120_0, 0, 7;
    %load/vec4 v0000019156bccc20_0;
    %store/vec4 v0000019156c32a40_0, 0, 5;
    %load/vec4 v0000019156bcccc0_0;
    %store/vec4 v0000019156c33440_0, 0, 5;
    %load/vec4 v0000019156bccb80_0;
    %store/vec4 v0000019156c33b20_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000019156c32cc0_0, 0, 3;
    %fork TD_bench.test.BType, S_0000019156c34a50;
    %join;
    %end;
S_0000019156c32220 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c334e0_0 .var "imm", 31 0;
v0000019156c32ae0_0 .var "rs1", 4 0;
v0000019156c339e0_0 .var "rs2", 4 0;
TD_bench.test.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000019156c33120_0, 0, 7;
    %load/vec4 v0000019156c32ae0_0;
    %store/vec4 v0000019156c32a40_0, 0, 5;
    %load/vec4 v0000019156c339e0_0;
    %store/vec4 v0000019156c33440_0, 0, 5;
    %load/vec4 v0000019156c334e0_0;
    %store/vec4 v0000019156c33b20_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019156c32cc0_0, 0, 3;
    %fork TD_bench.test.BType, S_0000019156c34a50;
    %join;
    %end;
S_0000019156c343c0 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c33e40_0 .var "imm", 31 0;
v0000019156c33760_0 .var "rs1", 4 0;
v0000019156c33800_0 .var "rs2", 4 0;
TD_bench.test.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000019156c33120_0, 0, 7;
    %load/vec4 v0000019156c33760_0;
    %store/vec4 v0000019156c32a40_0, 0, 5;
    %load/vec4 v0000019156c33800_0;
    %store/vec4 v0000019156c33440_0, 0, 5;
    %load/vec4 v0000019156c33e40_0;
    %store/vec4 v0000019156c33b20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019156c32cc0_0, 0, 3;
    %fork TD_bench.test.BType, S_0000019156c34a50;
    %join;
    %end;
S_0000019156c34550 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c33c60_0 .var "imm", 31 0;
v0000019156c33bc0_0 .var "rs1", 4 0;
TD_bench.test.BNEZ ;
    %load/vec4 v0000019156c33bc0_0;
    %store/vec4 v0000019156c33760_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156c33800_0, 0, 5;
    %load/vec4 v0000019156c33c60_0;
    %store/vec4 v0000019156c33e40_0, 0, 32;
    %fork TD_bench.test.BNE, S_0000019156c343c0;
    %join;
    %end;
S_0000019156c34a50 .scope task, "BType" "BType" 4 297, 4 297 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c32cc0_0 .var "funct3", 2 0;
v0000019156c33b20_0 .var "imm", 31 0;
v0000019156c33120_0 .var "opcode", 6 0;
v0000019156c32a40_0 .var "rs1", 4 0;
v0000019156c33440_0 .var "rs2", 4 0;
TD_bench.test.BType ;
    %load/vec4 v0000019156c33b20_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000019156c33b20_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c33440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c32a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c32cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c33b20_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c33b20_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c33120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c35220 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c340c0_0 .var "offset", 31 0;
TD_bench.test.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000019156bcbbe0_0, 0, 5;
    %load/vec4 v0000019156c340c0_0;
    %store/vec4 v0000019156bcbb40_0, 0, 32;
    %fork TD_bench.test.AUIPC, S_0000019156b27c70;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156c32540_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000019156c33620_0, 0, 5;
    %load/vec4 v0000019156c340c0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000019156c34020_0, 0, 32;
    %fork TD_bench.test.JALR, S_0000019156c371d0;
    %join;
    %end;
S_0000019156c34be0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c331c0_0 .var "csr", 11 0;
v0000019156c32c20_0 .var "rd", 4 0;
v0000019156c34200_0 .var "rs1", 4 0;
TD_bench.test.CSRRC ;
    %load/vec4 v0000019156c331c0_0;
    %load/vec4 v0000019156c34200_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0000019156c32c20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c34730 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c338a0_0 .var "csr", 11 0;
v0000019156c33260_0 .var "imm", 31 0;
v0000019156c325e0_0 .var "rd", 4 0;
TD_bench.test.CSRRCI ;
    %load/vec4 v0000019156c338a0_0;
    %load/vec4 v0000019156c33260_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0000019156c325e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c353b0 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c33940_0 .var "csr", 11 0;
v0000019156c342a0_0 .var "rd", 4 0;
v0000019156c32ea0_0 .var "rs1", 4 0;
TD_bench.test.CSRRS ;
    %load/vec4 v0000019156c33940_0;
    %load/vec4 v0000019156c32ea0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0000019156c342a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c34d70 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c33080_0 .var "csr", 11 0;
v0000019156c336c0_0 .var "imm", 31 0;
v0000019156c32fe0_0 .var "rd", 4 0;
TD_bench.test.CSRRSI ;
    %load/vec4 v0000019156c33080_0;
    %load/vec4 v0000019156c336c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0000019156c32fe0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c35540 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c32860_0 .var "csr", 11 0;
v0000019156c32900_0 .var "rd", 4 0;
v0000019156c33a80_0 .var "rs1", 4 0;
TD_bench.test.CSRRW ;
    %load/vec4 v0000019156c32860_0;
    %load/vec4 v0000019156c33a80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0000019156c32900_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c348c0 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c33d00_0 .var "csr", 11 0;
v0000019156c33da0_0 .var "imm", 31 0;
v0000019156c33ee0_0 .var "rd", 4 0;
TD_bench.test.CSRRWI ;
    %load/vec4 v0000019156c33d00_0;
    %load/vec4 v0000019156c33da0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0000019156c33ee0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c34f00 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c33f80_0 .var "b1", 7 0;
v0000019156c32680_0 .var "b2", 7 0;
v0000019156c32d60_0 .var "b3", 7 0;
v0000019156c33300_0 .var "b4", 7 0;
TD_bench.test.DATAB ;
    %load/vec4 v0000019156c33f80_0;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000019156c416c0, 4, 5;
    %load/vec4 v0000019156c32680_0;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000019156c416c0, 4, 5;
    %load/vec4 v0000019156c32d60_0;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000019156c416c0, 4, 5;
    %load/vec4 v0000019156c33300_0;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000019156c416c0, 4, 5;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c35090 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c32720_0 .var "w", 31 0;
TD_bench.test.DATAW ;
    %load/vec4 v0000019156c32720_0;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c36b90 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_0000019156bd89e0;
 .timescale 0 0;
TD_bench.test.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c363c0 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_0000019156bd89e0;
 .timescale 0 0;
TD_bench.test.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c366e0 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c32b80_0 .var "pred", 3 0;
v0000019156c333a0_0 .var "succ", 3 0;
TD_bench.test.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000019156c32b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c333a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c358d0 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_0000019156bd89e0;
 .timescale 0 0;
TD_bench.test.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c35f10 .scope task, "IType" "IType" 4 160, 4 160 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c327c0_0 .var "funct3", 2 0;
v0000019156c33580_0 .var "imm", 31 0;
v0000019156c32e00_0 .var "opcode", 6 0;
v0000019156c32400_0 .var "rd", 4 0;
v0000019156c329a0_0 .var "rs1", 4 0;
TD_bench.test.IType ;
    %load/vec4 v0000019156c33580_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0000019156c329a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c327c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c32400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c32e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c36d20 .scope task, "J" "J" 4 742, 4 742 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c32f40_0 .var "imm", 31 0;
TD_bench.test.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156c324a0_0, 0, 5;
    %load/vec4 v0000019156c32f40_0;
    %store/vec4 v0000019156c34160_0, 0, 32;
    %fork TD_bench.test.JAL, S_0000019156c35a60;
    %join;
    %end;
S_0000019156c35a60 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c34160_0 .var "imm", 31 0;
v0000019156c324a0_0 .var "rd", 4 0;
TD_bench.test.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0000019156c38360_0, 0, 7;
    %load/vec4 v0000019156c324a0_0;
    %store/vec4 v0000019156c37a00_0, 0, 5;
    %load/vec4 v0000019156c34160_0;
    %store/vec4 v0000019156c38ae0_0, 0, 32;
    %fork TD_bench.test.JType, S_0000019156c35bf0;
    %join;
    %end;
S_0000019156c371d0 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c34020_0 .var "imm", 31 0;
v0000019156c32540_0 .var "rd", 4 0;
v0000019156c33620_0 .var "rs1", 4 0;
TD_bench.test.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c32540_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c33620_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c34020_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c36230 .scope task, "JR" "JR" 4 750, 4 750 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c39760_0 .var "imm", 31 0;
v0000019156c38900_0 .var "rs1", 4 0;
TD_bench.test.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156c32540_0, 0, 5;
    %load/vec4 v0000019156c38900_0;
    %store/vec4 v0000019156c33620_0, 0, 5;
    %load/vec4 v0000019156c39760_0;
    %store/vec4 v0000019156c34020_0, 0, 32;
    %fork TD_bench.test.JALR, S_0000019156c371d0;
    %join;
    %end;
S_0000019156c35bf0 .scope task, "JType" "JType" 4 262, 4 262 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c38ae0_0 .var "imm", 31 0;
v0000019156c38360_0 .var "opcode", 6 0;
v0000019156c37a00_0 .var "rd", 4 0;
TD_bench.test.JType ;
    %load/vec4 v0000019156c38ae0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000019156c38ae0_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c38ae0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c38ae0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c37a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c38360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c36a00 .scope task, "LB" "LB" 4 401, 4 401 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c37d20_0 .var "imm", 31 0;
v0000019156c39440_0 .var "rd", 4 0;
v0000019156c37c80_0 .var "rs1", 4 0;
TD_bench.test.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c39440_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c37c80_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c37d20_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c36870 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c396c0_0 .var "imm", 31 0;
v0000019156c39800_0 .var "rd", 4 0;
v0000019156c37dc0_0 .var "rs1", 4 0;
TD_bench.test.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c39800_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c37dc0_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c396c0_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c35740 .scope task, "LH" "LH" 4 410, 4 410 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c385e0_0 .var "imm", 31 0;
v0000019156c389a0_0 .var "rd", 4 0;
v0000019156c38400_0 .var "rs1", 4 0;
TD_bench.test.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c389a0_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c38400_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c385e0_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c360a0 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c39620_0 .var "imm", 31 0;
v0000019156c37fa0_0 .var "rd", 4 0;
v0000019156c38b80_0 .var "rs1", 4 0;
TD_bench.test.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c37fa0_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c38b80_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c39620_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c37360 .scope task, "LI" "LI" 4 703, 4 703 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c38f40_0 .var "imm", 31 0;
v0000019156c38e00_0 .var "rd", 4 0;
TD_bench.test.LI ;
    %load/vec4 v0000019156c38f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0000019156c38e00_0;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000019156c38f40_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.4, 5;
    %load/vec4 v0000019156c38f40_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000019156c38e00_0;
    %store/vec4 v0000019156bcc7c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcbe60_0, 0, 5;
    %load/vec4 v0000019156c38f40_0;
    %store/vec4 v0000019156bcc680_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000019156b23450;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0000019156c38e00_0;
    %store/vec4 v0000019156c39120_0, 0, 5;
    %load/vec4 v0000019156c38f40_0;
    %load/vec4 v0000019156c38f40_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000019156c38180_0, 0, 32;
    %fork TD_bench.test.LUI, S_0000019156c36eb0;
    %join;
    %load/vec4 v0000019156c38f40_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.5, 4;
    %load/vec4 v0000019156c38e00_0;
    %store/vec4 v0000019156bcc7c0_0, 0, 5;
    %load/vec4 v0000019156c38e00_0;
    %store/vec4 v0000019156bcbe60_0, 0, 5;
    %load/vec4 v0000019156c38f40_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000019156bcc680_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000019156b23450;
    %join;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %end;
S_0000019156c36eb0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c38180_0 .var "imm", 31 0;
v0000019156c39120_0 .var "rd", 4 0;
TD_bench.test.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0000019156c3d510_0, 0, 7;
    %load/vec4 v0000019156c39120_0;
    %store/vec4 v0000019156c3eb90_0, 0, 5;
    %load/vec4 v0000019156c38180_0;
    %store/vec4 v0000019156c3ce30_0, 0, 32;
    %fork TD_bench.test.UType, S_0000019156c40060;
    %join;
    %end;
S_0000019156c37040 .scope task, "LW" "LW" 4 419, 4 419 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c37960_0 .var "imm", 31 0;
v0000019156c38040_0 .var "rd", 4 0;
v0000019156c394e0_0 .var "rs1", 4 0;
TD_bench.test.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c38040_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c394e0_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c37960_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c36550 .scope task, "Label" "Label" 4 606, 4 606 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c39580_0 .var/i "L", 31 0;
TD_bench.test.Label ;
    %end;
S_0000019156c374f0 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c37aa0_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0000019156c374f0
TD_bench.test.LabelRef ;
    %load/vec4 v0000019156c37aa0_0;
    %load/vec4 v0000019156c43950_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0000019156c35d80 .scope task, "MV" "MV" 4 734, 4 734 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c37b40_0 .var "rd", 4 0;
v0000019156c37be0_0 .var "rs1", 4 0;
TD_bench.test.MV ;
    %load/vec4 v0000019156c37b40_0;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %load/vec4 v0000019156c37be0_0;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %end;
S_0000019156c3bd20 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_0000019156bd89e0;
 .timescale 0 0;
TD_bench.test.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %end;
S_0000019156c3ad80 .scope task, "OR" "OR" 4 139, 4 139 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c37e60_0 .var "rd", 4 0;
v0000019156c38a40_0 .var "rs1", 4 0;
v0000019156c38d60_0 .var "rs2", 4 0;
TD_bench.test.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c37e60_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c38a40_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c38d60_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3c9a0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c38c20_0 .var "imm", 31 0;
v0000019156c38720_0 .var "rd", 4 0;
v0000019156c37f00_0 .var "rs1", 4 0;
TD_bench.test.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c38720_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c37f00_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c38c20_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c3b230 .scope task, "RET" "RET" 4 728, 4 728 0, S_0000019156bd89e0;
 .timescale 0 0;
TD_bench.test.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156c32540_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156c33620_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c34020_0, 0, 32;
    %fork TD_bench.test.JALR, S_0000019156c371d0;
    %join;
    %end;
S_0000019156c3cb30 .scope task, "RType" "RType" 4 70, 4 70 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c384a0_0 .var "funct3", 2 0;
v0000019156c380e0_0 .var "funct7", 6 0;
v0000019156c39260_0 .var "opcode", 6 0;
v0000019156c38220_0 .var "rd", 4 0;
v0000019156c38cc0_0 .var "rs1", 4 0;
v0000019156c382c0_0 .var "rs2", 4 0;
TD_bench.test.RType ;
    %load/vec4 v0000019156c380e0_0;
    %load/vec4 v0000019156c382c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c38cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c384a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c38220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c39260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c3c040 .scope task, "SB" "SB" 4 470, 4 470 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c38540_0 .var "imm", 31 0;
v0000019156c38680_0 .var "rs1", 4 0;
v0000019156c387c0_0 .var "rs2", 4 0;
TD_bench.test.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000019156c3d1f0_0, 0, 7;
    %load/vec4 v0000019156c387c0_0;
    %store/vec4 v0000019156c3e870_0, 0, 5;
    %load/vec4 v0000019156c38680_0;
    %store/vec4 v0000019156c3dc90_0, 0, 5;
    %load/vec4 v0000019156c38540_0;
    %store/vec4 v0000019156c3e730_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c3d790_0, 0, 3;
    %fork TD_bench.test.SType, S_0000019156c3c4f0;
    %join;
    %end;
S_0000019156c3b0a0 .scope task, "SH" "SH" 4 479, 4 479 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c38ea0_0 .var "imm", 31 0;
v0000019156c38860_0 .var "rs1", 4 0;
v0000019156c39080_0 .var "rs2", 4 0;
TD_bench.test.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000019156c3d1f0_0, 0, 7;
    %load/vec4 v0000019156c39080_0;
    %store/vec4 v0000019156c3e870_0, 0, 5;
    %load/vec4 v0000019156c38860_0;
    %store/vec4 v0000019156c3dc90_0, 0, 5;
    %load/vec4 v0000019156c38ea0_0;
    %store/vec4 v0000019156c3e730_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019156c3d790_0, 0, 3;
    %fork TD_bench.test.SType, S_0000019156c3c4f0;
    %join;
    %end;
S_0000019156c3beb0 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c391c0_0 .var "rd", 4 0;
v0000019156c39300_0 .var "rs1", 4 0;
v0000019156c393a0_0 .var "rs2", 4 0;
TD_bench.test.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c391c0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c39300_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c393a0_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3bb90 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3ddd0_0 .var "imm", 31 0;
v0000019156c3d5b0_0 .var "rd", 4 0;
v0000019156c3e190_0 .var "rs1", 4 0;
TD_bench.test.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3d5b0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3e190_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3ddd0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3c1d0 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3da10_0 .var "rd", 4 0;
v0000019156c3db50_0 .var "rs1", 4 0;
v0000019156c3e7d0_0 .var "rs2", 4 0;
TD_bench.test.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3da10_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3db50_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3e7d0_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3b3c0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3e550_0 .var "imm", 31 0;
v0000019156c3e9b0_0 .var "rd", 4 0;
v0000019156c3ec30_0 .var "rs1", 4 0;
TD_bench.test.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c3e9b0_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c3ec30_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c3e550_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c3af10 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3e410_0 .var "imm", 31 0;
v0000019156c3e910_0 .var "rd", 4 0;
v0000019156c3e370_0 .var "rs1", 4 0;
TD_bench.test.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c3e910_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c3e370_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c3e410_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c3b550 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3dbf0_0 .var "rd", 4 0;
v0000019156c3d470_0 .var "rs1", 4 0;
v0000019156c3cd90_0 .var "rs2", 4 0;
TD_bench.test.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3dbf0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3d470_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3cd90_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3b6e0 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3dfb0_0 .var "rd", 4 0;
v0000019156c3d290_0 .var "rs1", 4 0;
v0000019156c3d330_0 .var "rs2", 4 0;
TD_bench.test.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3dfb0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3d290_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3d330_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3b870 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3ced0_0 .var "imm", 31 0;
v0000019156c3d3d0_0 .var "rd", 4 0;
v0000019156c3e4b0_0 .var "rs1", 4 0;
TD_bench.test.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3d3d0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3e4b0_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3ced0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3ba00 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3e5f0_0 .var "rd", 4 0;
v0000019156c3d650_0 .var "rs1", 4 0;
v0000019156c3d970_0 .var "rs2", 4 0;
TD_bench.test.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3e5f0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3d650_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3d970_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3c360 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3eaf0_0 .var "imm", 31 0;
v0000019156c3e690_0 .var "rd", 4 0;
v0000019156c3e050_0 .var "rs1", 4 0;
TD_bench.test.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3e690_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3e050_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3eaf0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3c4f0 .scope task, "SType" "SType" 4 452, 4 452 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3d790_0 .var "funct3", 2 0;
v0000019156c3e730_0 .var "imm", 31 0;
v0000019156c3d1f0_0 .var "opcode", 6 0;
v0000019156c3e870_0 .var "rs1", 4 0;
v0000019156c3dc90_0 .var "rs2", 4 0;
TD_bench.test.SType ;
    %load/vec4 v0000019156c3e730_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0000019156c3dc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c3e870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c3d790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c3e730_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c3d1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c3c680 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3d6f0_0 .var "rd", 4 0;
v0000019156c3e2d0_0 .var "rs1", 4 0;
v0000019156c3d830_0 .var "rs2", 4 0;
TD_bench.test.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3d6f0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3e2d0_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3d830_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3c810 .scope task, "SW" "SW" 4 488, 4 488 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3ea50_0 .var "imm", 31 0;
v0000019156c3d010_0 .var "rs1", 4 0;
v0000019156c3d0b0_0 .var "rs2", 4 0;
TD_bench.test.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000019156c3d1f0_0, 0, 7;
    %load/vec4 v0000019156c3d0b0_0;
    %store/vec4 v0000019156c3e870_0, 0, 5;
    %load/vec4 v0000019156c3d010_0;
    %store/vec4 v0000019156c3dc90_0, 0, 5;
    %load/vec4 v0000019156c3ea50_0;
    %store/vec4 v0000019156c3e730_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019156c3d790_0, 0, 3;
    %fork TD_bench.test.SType, S_0000019156c3c4f0;
    %join;
    %end;
S_0000019156c40060 .scope task, "UType" "UType" 4 369, 4 369 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3ce30_0 .var "imm", 31 0;
v0000019156c3d510_0 .var "opcode", 6 0;
v0000019156c3eb90_0 .var "rd", 4 0;
TD_bench.test.UType ;
    %load/vec4 v0000019156c3ce30_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0000019156c3eb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c3d510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019156c43950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000019156c416c0, 4, 0;
    %load/vec4 v0000019156c43950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
S_0000019156c3f250 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3d8d0_0 .var "rd", 4 0;
v0000019156c3cf70_0 .var "rs1", 4 0;
v0000019156c3e0f0_0 .var "rs2", 4 0;
TD_bench.test.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000019156c39260_0, 0, 7;
    %load/vec4 v0000019156c3d8d0_0;
    %store/vec4 v0000019156c38220_0, 0, 5;
    %load/vec4 v0000019156c3cf70_0;
    %store/vec4 v0000019156c38cc0_0, 0, 5;
    %load/vec4 v0000019156c3e0f0_0;
    %store/vec4 v0000019156c382c0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000019156c384a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019156c380e0_0, 0, 7;
    %fork TD_bench.test.RType, S_0000019156c3cb30;
    %join;
    %end;
S_0000019156c3ef30 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_0000019156bd89e0;
 .timescale 0 0;
v0000019156c3dd30_0 .var "imm", 31 0;
v0000019156c3e230_0 .var "rd", 4 0;
v0000019156c3d150_0 .var "rs1", 4 0;
TD_bench.test.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000019156c32e00_0, 0, 7;
    %load/vec4 v0000019156c3e230_0;
    %store/vec4 v0000019156c32400_0, 0, 5;
    %load/vec4 v0000019156c3d150_0;
    %store/vec4 v0000019156c329a0_0, 0, 5;
    %load/vec4 v0000019156c3dd30_0;
    %store/vec4 v0000019156c33580_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000019156c327c0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000019156c35f10;
    %join;
    %end;
S_0000019156c3fed0 .scope module, "bank" "registerBanks" 3 77, 3 197 0, S_0000019156bd89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v0000019156c3de70_0 .net "CLK", 0 0, L_0000019156c47170;  alias, 1 drivers
v0000019156c3df10_0 .var/i "i", 31 0;
v0000019156c41bc0 .array "integerRegisters", 31 0, 31 0;
v0000019156c41940_0 .net "rd", 4 0, L_0000019156c461d0;  alias, 1 drivers
L_0000019156c47690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019156c41800_0 .net "registerType", 0 0, L_0000019156c47690;  1 drivers
v0000019156c414e0_0 .net "rs1", 4 0, L_0000019156c46db0;  alias, 1 drivers
v0000019156c413a0_0 .net "rs1Data", 31 0, v0000019156c419e0_0;  alias, 1 drivers
v0000019156c419e0_0 .var "rs1Out", 31 0;
v0000019156c42fc0_0 .net "rs2", 4 0, L_0000019156c46810;  alias, 1 drivers
v0000019156c418a0_0 .net "rs2Data", 31 0, v0000019156c41ee0_0;  alias, 1 drivers
v0000019156c41ee0_0 .var "rs2Out", 31 0;
v0000019156c42b60_0 .net "writeData", 31 0, L_0000019156b2aae0;  alias, 1 drivers
v0000019156c42c00_0 .net "writeEnable", 0 0, L_0000019156b2a990;  alias, 1 drivers
E_0000019156bbf370 .event posedge, v0000019156bcd1c0_0;
S_0000019156c3fd40 .scope module, "compute" "ALU" 3 89, 3 152 0, S_0000019156bd89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
L_0000019156b2aae0 .functor BUFZ 32, v0000019156c41580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019156c43060_0 .net "ALU", 0 0, L_0000019156c45b90;  alias, 1 drivers
v0000019156c41440_0 .net "ALUresult", 31 0, L_0000019156b2aae0;  alias, 1 drivers
v0000019156c41e40_0 .net "funct3", 2 0, L_0000019156c46310;  alias, 1 drivers
v0000019156c41f80_0 .net "funct7", 6 0, L_0000019156c473f0;  alias, 1 drivers
v0000019156c41580_0 .var "result", 31 0;
v0000019156c41a80_0 .net "rs1", 4 0, L_0000019156c46db0;  alias, 1 drivers
v0000019156c42980_0 .net "rs2", 4 0, L_0000019156c46810;  alias, 1 drivers
v0000019156c41620_0 .net "value1", 31 0, L_0000019156b2a840;  alias, 1 drivers
v0000019156c42480_0 .net "value2", 31 0, L_0000019156c46090;  alias, 1 drivers
E_0000019156bbf770/0 .event anyedge, v0000019156c41e40_0, v0000019156c43060_0, v0000019156c41f80_0, v0000019156c41620_0;
E_0000019156bbf770/1 .event anyedge, v0000019156c42480_0, v0000019156c42fc0_0;
E_0000019156bbf770 .event/or E_0000019156bbf770/0, E_0000019156bbf770/1;
S_0000019156c40b50 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_0000019156bd89e0;
 .timescale 0 0;
TD_bench.test.endASM ;
    %end;
    .scope S_0000019156bd8850;
T_68 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0000019156bcca40_0, 0, 19;
    %end;
    .thread T_68;
    .scope S_0000019156bd8850;
T_69 ;
    %wait E_0000019156bbff70;
    %load/vec4 v0000019156bcca40_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000019156bcca40_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0000019156c3fed0;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c419e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c41ee0_0, 0, 32;
    %end;
    .thread T_70;
    .scope S_0000019156c3fed0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c3df10_0, 0, 32;
T_71.0 ;
    %load/vec4 v0000019156c3df10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000019156c3df10_0;
    %store/vec4a v0000019156c41bc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019156c3df10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000019156c3df10_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0000019156c3fed0;
T_72 ;
    %wait E_0000019156bbf370;
    %load/vec4 v0000019156c41800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0000019156c42c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.4, 9;
    %load/vec4 v0000019156c41940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0000019156c42b60_0;
    %load/vec4 v0000019156c41940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019156c41bc0, 0, 4;
    %vpi_call 3 227 "$display", v0000019156c42b60_0 {0 0 0};
T_72.2 ;
    %load/vec4 v0000019156c414e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000019156c41bc0, 4;
    %assign/vec4 v0000019156c419e0_0, 0;
    %load/vec4 v0000019156c42fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000019156c41bc0, 4;
    %assign/vec4 v0000019156c41ee0_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000019156c3fd40;
T_73 ;
    %wait E_0000019156bbf770;
    %load/vec4 v0000019156c41e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %jmp T_73.8;
T_73.0 ;
    %load/vec4 v0000019156c43060_0;
    %load/vec4 v0000019156c41f80_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_73.9, 8;
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %sub;
    %jmp/1 T_73.10, 8;
T_73.9 ; End of true expr.
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %add;
    %jmp/0 T_73.10, 8;
 ; End of false expr.
    %blend;
T_73.10;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.1 ;
    %load/vec4 v0000019156c41620_0;
    %ix/getv 4, v0000019156c42980_0;
    %shiftl 4;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.2 ;
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.3 ;
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.4 ;
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %xor;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.5 ;
    %load/vec4 v0000019156c41f80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_73.11, 8;
    %load/vec4 v0000019156c41620_0;
    %ix/getv 4, v0000019156c42980_0;
    %shiftr 4;
    %jmp/1 T_73.12, 8;
T_73.11 ; End of true expr.
    %load/vec4 v0000019156c41620_0;
    %ix/getv 4, v0000019156c42980_0;
    %shiftr 4;
    %jmp/0 T_73.12, 8;
 ; End of false expr.
    %blend;
T_73.12;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.6 ;
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %or;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.7 ;
    %load/vec4 v0000019156c41620_0;
    %load/vec4 v0000019156c42480_0;
    %and;
    %store/vec4 v0000019156c41580_0, 0, 32;
    %jmp T_73.8;
T_73.8 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000019156bd89e0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c42520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c41d00_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019156c44170_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c44d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c42840_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_0000019156bd89e0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c43950_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0000019156bd89e0;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcc7c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcbe60_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000019156bcc680_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000019156b23450;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcc7c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcbe60_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000019156bcc680_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000019156b23450;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcc7c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcbe60_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000019156bcc680_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000019156b23450;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcc7c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcbe60_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000019156bcc680_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000019156b23450;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156bccae0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156bcb500_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000019156bcc4a0_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000019156b232c0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3e690_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3e050_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000019156c3eaf0_0, 0, 32;
    %fork TD_bench.test.SRLI, S_0000019156c3c360;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3d5b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3e190_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000019156c3ddd0_0, 0, 32;
    %fork TD_bench.test.SLLI, S_0000019156c3bb90;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3d3d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3e4b0_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000019156c3ced0_0, 0, 32;
    %fork TD_bench.test.SRAI, S_0000019156c3b870;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019156c3e690_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019156c3e050_0, 0, 5;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000019156c3eaf0_0, 0, 32;
    %fork TD_bench.test.SRLI, S_0000019156c3c360;
    %join;
    %fork TD_bench.test.EBREAK, S_0000019156c36b90;
    %join;
    %end;
    .thread T_76;
    .scope S_0000019156bd89e0;
T_77 ;
    %wait E_0000019156bbf370;
    %load/vec4 v0000019156c44170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %jmp T_77.5;
T_77.0 ;
    %load/vec4 v0000019156c42520_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000019156c416c0, 4;
    %assign/vec4 v0000019156c44d50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000019156c44170_0, 0;
    %jmp T_77.5;
T_77.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000019156c44170_0, 0;
    %jmp T_77.5;
T_77.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000019156c44170_0, 0;
    %jmp T_77.5;
T_77.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000019156c44170_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0000019156c42520_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000019156c42520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000019156c44170_0, 0;
    %jmp T_77.5;
T_77.5 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0000019156bd89e0;
T_78 ;
    %wait E_0000019156bbf370;
    %vpi_call 3 132 "$display", "PC=%0d", v0000019156c42520_0 {0 0 0};
    %vpi_call 3 133 "$display", &PV<v0000019156c43590_0, 5, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000019156c41b20_0;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %load/vec4 v0000019156c41c60_0;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %load/vec4 v0000019156c44b70_0;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %load/vec4 v0000019156c428e0_0;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %load/vec4 v0000019156c411c0_0;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %load/vec4 v0000019156c42f20_0;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %load/vec4 v0000019156c41300_0;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %load/vec4 v0000019156c44df0_0;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %dup/vec4;
    %load/vec4 v0000019156c44530_0;
    %cmp/u;
    %jmp/1 T_78.8, 6;
    %dup/vec4;
    %load/vec4 v0000019156c46590_0;
    %cmp/u;
    %jmp/1 T_78.9, 6;
    %dup/vec4;
    %load/vec4 v0000019156c43310_0;
    %cmp/u;
    %jmp/1 T_78.10, 6;
    %jmp T_78.11;
T_78.0 ;
    %vpi_call 3 135 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v0000019156c440d0_0, v0000019156c43270_0, v0000019156c43a90_0, v0000019156c431d0_0 {0 0 0};
    %jmp T_78.11;
T_78.1 ;
    %vpi_call 3 136 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v0000019156c440d0_0, v0000019156c43270_0, v0000019156c44030_0, v0000019156c431d0_0 {0 0 0};
    %jmp T_78.11;
T_78.2 ;
    %vpi_call 3 137 "$display", "BRANCH" {0 0 0};
    %jmp T_78.11;
T_78.3 ;
    %vpi_call 3 138 "$display", "JAL" {0 0 0};
    %jmp T_78.11;
T_78.4 ;
    %vpi_call 3 139 "$display", "JALR" {0 0 0};
    %jmp T_78.11;
T_78.5 ;
    %vpi_call 3 140 "$display", "AUIPC" {0 0 0};
    %jmp T_78.11;
T_78.6 ;
    %vpi_call 3 141 "$display", "LUI" {0 0 0};
    %jmp T_78.11;
T_78.7 ;
    %vpi_call 3 142 "$display", "LOAD" {0 0 0};
    %jmp T_78.11;
T_78.8 ;
    %vpi_call 3 143 "$display", "STORE" {0 0 0};
    %jmp T_78.11;
T_78.9 ;
    %vpi_call 3 144 "$display", "SYSTEM" {0 0 0};
    %jmp T_78.11;
T_78.10 ;
    %vpi_call 3 145 "$display", "FENCE" {0 0 0};
    %jmp T_78.11;
T_78.11 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0000019156bd8070;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019156c45e10_0, 0, 32;
    %end;
    .thread T_79;
    .scope S_0000019156bd8070;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019156c459b0_0, 0, 1;
T_80.0 ;
    %delay 1, 0;
    %load/vec4 v0000019156c459b0_0;
    %inv;
    %store/vec4 v0000019156c459b0_0, 0, 1;
    %load/vec4 v0000019156c47030_0;
    %load/vec4 v0000019156c45e10_0;
    %cmp/ne;
    %jmp/0xz  T_80.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v0000019156c47030_0 {0 0 0};
T_80.1 ;
    %load/vec4 v0000019156c47030_0;
    %assign/vec4 v0000019156c45e10_0, 0;
    %jmp T_80.0;
    %end;
    .thread T_80;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
