module tff(input clk,rst,t,output reg q);
 
  always @ (posedge clk) begin
    if (rst==0)
      q <= 0;
    else
      if (t==1)
      		q <= ~q;
    	else
      		q <= q;
  end
endmodule
