Analysis & Synthesis report for Processor_matrix
Sun Jun 27 17:07:54 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Full_System_Copy|Control_Unit:CU|current_st
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|altsyncram_e3d2:altsyncram1
 18. Source assignments for Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|altsyncram_lad2:altsyncram1
 19. Parameter Settings for User Entity Instance: Top-level Entity: |Full_System_Copy
 20. Parameter Settings for User Entity Instance: MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: Register_File:RF_unit
 23. Parameter Settings for User Entity Instance: ALU:ALU_unit
 24. Parameter Settings for User Entity Instance: DR:DR_unit
 25. Parameter Settings for User Entity Instance: PC:PC_unit
 26. Parameter Settings for User Entity Instance: AC:AC_unit
 27. Parameter Settings for User Entity Instance: AR:AR_unit
 28. Parameter Settings for User Entity Instance: IR:IR_unit
 29. Parameter Settings for User Entity Instance: Data_bus:DB_unit
 30. Parameter Settings for User Entity Instance: Control_Unit:CU
 31. Parameter Settings for Inferred Entity Instance: ALU:ALU_unit|lpm_mult:Mult0
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. In-System Memory Content Editor Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 27 17:07:54 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processor_matrix                            ;
; Top-level Entity Name              ; Full_System_Copy                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 873                                         ;
;     Total combinational functions  ; 709                                         ;
;     Dedicated logic registers      ; 447                                         ;
; Total registers                    ; 447                                         ;
; Total pins                         ; 163                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,224                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Full_System_Copy   ; Processor_matrix   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; Register_File.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Register_File.v                                                    ;             ;
; Full_System_Copy.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v                                                 ;             ;
; Control_Unit.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v                                                     ;             ;
; IR.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/IR.v                                                               ;             ;
; PC.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/PC.v                                                               ;             ;
; Data_bus.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v                                                         ;             ;
; AC.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AC.v                                                               ;             ;
; DR.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/DR.v                                                               ;             ;
; AR.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AR.v                                                               ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v                                                              ;             ;
; MemoryQ.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v                                                          ;             ;
; Ins_Memory.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_6pm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf                                             ;             ;
; db/altsyncram_e3d2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_e3d2.tdf                                             ;             ;
; Memory_Init.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif                                                    ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
; db/altsyncram_j3n1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf                                             ;             ;
; db/altsyncram_lad2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_lad2.tdf                                             ;             ;
; Ins_Memory_Init.mif                                                ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif                                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/sldfd5c93b1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                            ;             ;
; db/mult_vct.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/mult_vct.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 873       ;
;                                             ;           ;
; Total combinational functions               ; 709       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 394       ;
;     -- 3 input functions                    ; 177       ;
;     -- <=2 input functions                  ; 138       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 652       ;
;     -- arithmetic mode                      ; 57        ;
;                                             ;           ;
; Total registers                             ; 447       ;
;     -- Dedicated logic registers            ; 447       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 163       ;
; Total memory bits                           ; 52224     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 269       ;
; Total fan-out                               ; 4791      ;
; Average fan-out                             ; 3.16      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Full_System_Copy                                                                                                                       ; 709 (1)             ; 447 (0)                   ; 52224       ; 2            ; 0       ; 1         ; 163  ; 0            ; |Full_System_Copy                                                                                                                                                                                                                                                                                                                                            ; Full_System_Copy                  ; work         ;
;    |AC:AC_unit|                                                                                                                         ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|AC:AC_unit                                                                                                                                                                                                                                                                                                                                 ; AC                                ; work         ;
;    |ALU:ALU_unit|                                                                                                                       ; 59 (59)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Full_System_Copy|ALU:ALU_unit                                                                                                                                                                                                                                                                                                                               ; ALU                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Full_System_Copy|ALU:ALU_unit|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |mult_vct:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Full_System_Copy|ALU:ALU_unit|lpm_mult:Mult0|mult_vct:auto_generated                                                                                                                                                                                                                                                                                        ; mult_vct                          ; work         ;
;    |AR:AR_unit|                                                                                                                         ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|AR:AR_unit                                                                                                                                                                                                                                                                                                                                 ; AR                                ; work         ;
;    |Control_Unit:CU|                                                                                                                    ; 113 (113)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Control_Unit:CU                                                                                                                                                                                                                                                                                                                            ; Control_Unit                      ; work         ;
;    |DR:DR_unit|                                                                                                                         ; 25 (25)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|DR:DR_unit                                                                                                                                                                                                                                                                                                                                 ; DR                                ; work         ;
;    |Data_bus:DB_unit|                                                                                                                   ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Data_bus:DB_unit                                                                                                                                                                                                                                                                                                                           ; Data_bus                          ; work         ;
;    |IR:IR_unit|                                                                                                                         ; 1 (1)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|IR:IR_unit                                                                                                                                                                                                                                                                                                                                 ; IR                                ; work         ;
;    |Ins_Memory:Ins_Memory_inst|                                                                                                         ; 67 (0)              ; 42 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst                                                                                                                                                                                                                                                                                                                 ; Ins_Memory                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 67 (0)              ; 42 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_j3n1:auto_generated|                                                                                               ; 67 (0)              ; 42 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_j3n1                   ; work         ;
;             |altsyncram_lad2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|altsyncram_lad2:altsyncram1                                                                                                                                                                                                                      ; altsyncram_lad2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 67 (44)             ; 42 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |MemoryQ:MemoryQ_inst|                                                                                                               ; 70 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|MemoryQ:MemoryQ_inst                                                                                                                                                                                                                                                                                                                       ; MemoryQ                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 70 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_6pm1:auto_generated|                                                                                               ; 70 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_6pm1                   ; work         ;
;             |altsyncram_e3d2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|altsyncram_e3d2:altsyncram1                                                                                                                                                                                                                            ; altsyncram_e3d2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 70 (47)             ; 46 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |PC:PC_unit|                                                                                                                         ; 25 (25)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|PC:PC_unit                                                                                                                                                                                                                                                                                                                                 ; PC                                ; work         ;
;    |Register_File:RF_unit|                                                                                                              ; 112 (112)           ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|Register_File:RF_unit                                                                                                                                                                                                                                                                                                                      ; Register_File                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 173 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 172 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 172 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 172 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 171 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 171 (134)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|altsyncram_lad2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; Ins_Memory_Init.mif ;
; MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|altsyncram_e3d2:altsyncram1|ALTSYNCRAM       ; M9K  ; True Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; Memory_Init.mif     ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst                                                                                                                                                                                                                                          ; Ins_Memory.v    ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Full_System_Copy|MemoryQ:MemoryQ_inst                                                                                                                                                                                                                                                ; MemoryQ.v       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Full_System_Copy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Full_System_Copy|Control_Unit:CU|current_st                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------------+------------------+----------------------+--------------------+--------------------+------------------+-------------------+------------------+------------------+-------------------+--------------------+--------------------+--------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-----------------------+------------------------+----------------------+--------------------+---------------------+---------------------+-------------------+------------------------+-----------------------+------------------------+-----------------------+------------------------+-------------------------+-----------------------+---------------------+----------------------+----------------------+--------------------+-------------------------+------------------------+-------------------------+------------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+-----------------+-------------------+-------------------+-------------------+-----------------+
; Name                    ; current_st.STORE3 ; current_st.JUMP3 ; current_st.LOAD_REG4 ; current_st.JUMPZN2 ; current_st.JUMPZY3 ; current_st.LOAD5 ; current_st.FETCH4 ; current_st.LOAD4 ; current_st.LOAD3 ; current_st.ENDOP1 ; current_st.JUMPZN1 ; current_st.JUMPZY2 ; current_st.JUMPZY1 ; current_st.LOAD_REG3 ; current_st.LOAD_REG2 ; current_st.LOAD_REG1 ; current_st.STORE2 ; current_st.STORE1 ; current_st.MOV_cBnow1 ; current_st.MOV_cAtnow1 ; current_st.MOV_rnow1 ; current_st.MOV_cB1 ; current_st.MOV_cAT1 ; current_st.MOV_row1 ; current_st.MOV_R1 ; current_st.MOV_gammap1 ; current_st.MOV_betap1 ; current_st.MOV_alphap1 ; current_st.MOV_total1 ; current_st.MVAC_cBnow1 ; current_st.MVAC_cAtnow1 ; current_st.MVAC_rnow1 ; current_st.MVAC_cB1 ; current_st.MVAC_cAT1 ; current_st.MVAC_row1 ; current_st.MVAC_R1 ; current_st.MVAC_gammap1 ; current_st.MVAC_betap1 ; current_st.MVAC_alphap1 ; current_st.MVAC_total1 ; current_st.JUMP2 ; current_st.JUMP1 ; current_st.INC1 ; current_st.SUB1 ; current_st.ADD1 ; current_st.MUL1 ; current_st.LOAD2 ; current_st.LOAD1 ; current_st.CLR1 ; current_st.FETCH3 ; current_st.FETCH2 ; current_st.FETCH1 ; current_st.Idle ;
+-------------------------+-------------------+------------------+----------------------+--------------------+--------------------+------------------+-------------------+------------------+------------------+-------------------+--------------------+--------------------+--------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-----------------------+------------------------+----------------------+--------------------+---------------------+---------------------+-------------------+------------------------+-----------------------+------------------------+-----------------------+------------------------+-------------------------+-----------------------+---------------------+----------------------+----------------------+--------------------+-------------------------+------------------------+-------------------------+------------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+-----------------+-------------------+-------------------+-------------------+-----------------+
; current_st.Idle         ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 0               ;
; current_st.FETCH1       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 1                 ; 1               ;
; current_st.FETCH2       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 1                 ; 0                 ; 1               ;
; current_st.FETCH3       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 1                 ; 0                 ; 0                 ; 1               ;
; current_st.CLR1         ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD1        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD2        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MUL1         ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.ADD1         ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.SUB1         ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.INC1         ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMP1        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMP2        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_total1  ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 1                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_alphap1 ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 1                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_betap1  ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 1                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_gammap1 ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 1                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_R1      ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 1                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_row1    ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 1                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_cAT1    ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 1                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_cB1     ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 1                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_rnow1   ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 1                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_cAtnow1 ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 1                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MVAC_cBnow1  ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 1                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_total1   ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 1                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_alphap1  ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 1                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_betap1   ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 1                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_gammap1  ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 1                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_R1       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_row1     ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 1                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_cAT1     ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 1                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_cB1      ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 1                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_rnow1    ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 1                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_cAtnow1  ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 1                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.MOV_cBnow1   ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 1                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.STORE1       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 1                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.STORE2       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 1                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD_REG1    ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD_REG2    ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 1                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD_REG3    ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 1                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMPZY1      ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 1                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMPZY2      ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 1                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMPZN1      ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 1                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.ENDOP1       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 1                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD3        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 1                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD4        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 1                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.FETCH4       ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 1                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD5        ; 0                 ; 0                ; 0                    ; 0                  ; 0                  ; 1                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMPZY3      ; 0                 ; 0                ; 0                    ; 0                  ; 1                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMPZN2      ; 0                 ; 0                ; 0                    ; 1                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.LOAD_REG4    ; 0                 ; 0                ; 1                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.JUMP3        ; 0                 ; 1                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
; current_st.STORE3       ; 1                 ; 0                ; 0                    ; 0                  ; 0                  ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                     ; 0                   ; 0                    ; 0                    ; 0                  ; 0                       ; 0                      ; 0                       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0               ; 0                 ; 0                 ; 0                 ; 1               ;
+-------------------------+-------------------+------------------+----------------------+--------------------+--------------------+------------------+-------------------+------------------+------------------+-------------------+--------------------+--------------------+--------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-----------------------+------------------------+----------------------+--------------------+---------------------+---------------------+-------------------+------------------------+-----------------------+------------------------+-----------------------+------------------------+-------------------------+-----------------------+---------------------+----------------------+----------------------+--------------------+-------------------------+------------------------+-------------------------+------------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+-----------------+-------------------+-------------------+-------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU:ALU_unit|Zflag                                 ; ALU:ALU_unit|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------+--------------------------------+
; Register name                          ; Reason for Removal             ;
+----------------------------------------+--------------------------------+
; AC:AC_unit|bus_out[0]                  ; Merged with AC:AC_unit|ALU[0]  ;
; AC:AC_unit|bus_out[1]                  ; Merged with AC:AC_unit|ALU[1]  ;
; AC:AC_unit|bus_out[2]                  ; Merged with AC:AC_unit|ALU[2]  ;
; AC:AC_unit|bus_out[3]                  ; Merged with AC:AC_unit|ALU[3]  ;
; AC:AC_unit|bus_out[4]                  ; Merged with AC:AC_unit|ALU[4]  ;
; AC:AC_unit|bus_out[5]                  ; Merged with AC:AC_unit|ALU[5]  ;
; AC:AC_unit|bus_out[6]                  ; Merged with AC:AC_unit|ALU[6]  ;
; AC:AC_unit|bus_out[7]                  ; Merged with AC:AC_unit|ALU[7]  ;
; AC:AC_unit|bus_out[8]                  ; Merged with AC:AC_unit|ALU[8]  ;
; AC:AC_unit|bus_out[9]                  ; Merged with AC:AC_unit|ALU[9]  ;
; AC:AC_unit|bus_out[10]                 ; Merged with AC:AC_unit|ALU[10] ;
; AC:AC_unit|bus_out[11]                 ; Merged with AC:AC_unit|ALU[11] ;
; Control_Unit:CU|current_st~2           ; Lost fanout                    ;
; Control_Unit:CU|current_st~3           ; Lost fanout                    ;
; Control_Unit:CU|current_st~4           ; Lost fanout                    ;
; Control_Unit:CU|current_st~5           ; Lost fanout                    ;
; Control_Unit:CU|current_st~6           ; Lost fanout                    ;
; Control_Unit:CU|current_st~7           ; Lost fanout                    ;
; Total Number of Removed Registers = 18 ;                                ;
+----------------------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 447   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 354   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|IR:IR_unit|dataout[9]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[0][9]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[1][5]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[2][4]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[3][7]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[4][10]                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[5][4]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[6][0]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[7][3]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[8][2]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[9][9]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Register_File:RF_unit|reg_set[10][1]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Full_System_Copy|PC:PC_unit|AR_data_out[11]                                                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Full_System_Copy|AR:AR_unit|dataout[5]                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|DR:DR_unit|dataout[6]                                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Full_System_Copy|AC:AC_unit|ALU[0]                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |Full_System_Copy|Control_Unit:CU|current_st                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Full_System_Copy|ALU:ALU_unit|Add0                                                                                                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Full_System_Copy|Data_bus:DB_unit|dataout[2]                                                                                                                                                            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |Full_System_Copy|ALU:ALU_unit|result[3]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Full_System_Copy|Control_Unit:CU|current_st                                                                                                                                                             ;
; 12:1               ; 12 bits   ; 96 LEs        ; 84 LEs               ; 12 LEs                 ; No         ; |Full_System_Copy|Register_File:RF_unit|dataout[0]                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|altsyncram_e3d2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|altsyncram_lad2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Full_System_Copy ;
+------------------+--------------+------------------------------------------------+
; Parameter Name   ; Value        ; Type                                           ;
+------------------+--------------+------------------------------------------------+
; reg_width        ; 12           ; Signed Integer                                 ;
; reg_count        ; 16           ; Signed Integer                                 ;
; reg_file_count   ; 11           ; Signed Integer                                 ;
; IR_width         ; 12           ; Signed Integer                                 ;
; Im_width         ; 8            ; Signed Integer                                 ;
; current_PC_value ; 000000000000 ; Unsigned Binary                                ;
+------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; Memory_Init.mif      ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_6pm1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; Ins_Memory_Init.mif  ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_j3n1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RF_unit ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; reg_count      ; 11    ; Signed Integer                            ;
; reg_width      ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_unit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; reg_width      ; 12    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: DR:DR_unit ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; reg_width      ; 12    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC_unit ;
+------------------+--------------+-----------------------+
; Parameter Name   ; Value        ; Type                  ;
+------------------+--------------+-----------------------+
; reg_width        ; 12           ; Signed Integer        ;
; current_PC_value ; 000000000000 ; Unsigned Binary       ;
+------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC:AC_unit ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; reg_width      ; 12    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: AR:AR_unit ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; reg_width      ; 12    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:IR_unit ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IR_width       ; 12    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_bus:DB_unit ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; Reg_count      ; 16    ; Signed Integer                       ;
; reg_width      ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_Unit:CU ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IR_width       ; 12    ; Signed Integer                      ;
; Reg_count      ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU_unit|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 2                                                          ;
; Entity Instance                           ; MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; ALU:ALU_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                          ;
;     -- LPM_WIDTHB                     ; 12                          ;
;     -- LPM_WIDTHP                     ; 24                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; 0              ; PADM        ; 12    ; 4096  ; Read/Write ; MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated       ;
; 1              ; PAIM        ; 12    ; 256   ; Read/Write ; Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 217                         ;
; cycloneiii_ff         ; 333                         ;
;     CLR               ; 12                          ;
;     ENA               ; 200                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SCLR          ; 34                          ;
;     SCLR              ; 1                           ;
;     plain             ; 52                          ;
; cycloneiii_lcell_comb ; 545                         ;
;     arith             ; 49                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 11                          ;
;     normal            ; 496                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 97                          ;
;         4 data inputs ; 330                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 5.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 27 17:05:59 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_matrix -c Processor_matrix
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_system_copy.v
    Info (12023): Found entity 1: Full_System_Copy File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file full_system.v
    Info (12023): Found entity 1: Full_System File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/IR.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_bus.v
    Info (12023): Found entity 1: Data_bus File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ac.v
    Info (12023): Found entity 1: AC File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dr.v
    Info (12023): Found entity 1: DR File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/DR.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ar.v
    Info (12023): Found entity 1: AR File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AR.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryq.v
    Info (12023): Found entity 1: MemoryQ File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ins_memory.v
    Info (12023): Found entity 1: Ins_Memory File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v Line: 39
Info (12127): Elaborating entity "Full_System_Copy" for the top level hierarchy
Info (12128): Elaborating entity "MemoryQ" for hierarchy "MemoryQ:MemoryQ_inst" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v Line: 85
Info (12133): Instantiated megafunction "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Memory_Init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PADM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6pm1.tdf
    Info (12023): Found entity 1: altsyncram_6pm1 File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6pm1" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3d2.tdf
    Info (12023): Found entity 1: altsyncram_e3d2 File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_e3d2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e3d2" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|altsyncram_e3d2:altsyncram1" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf Line: 36
Warning (113028): 4082 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 3 warnings found, and 3 warnings are reported. File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif Line: 1
    Warning (113027): Addresses ranging from 6 to 199 are not initialized File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif Line: 1
    Warning (113027): Addresses ranging from 204 to 899 are not initialized File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif Line: 1
    Warning (113027): Addresses ranging from 904 to 4095 are not initialized File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf Line: 37
Info (12133): Instantiated megafunction "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1346454605"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Ins_Memory" for hierarchy "Ins_Memory:Ins_Memory_inst" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v Line: 85
Info (12133): Instantiated megafunction "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Ins_Memory_Init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PAIM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf
    Info (12023): Found entity 1: altsyncram_j3n1 File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j3n1" for hierarchy "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lad2.tdf
    Info (12023): Found entity 1: altsyncram_lad2 File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_lad2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lad2" for hierarchy "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|altsyncram_lad2:altsyncram1" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf Line: 36
Warning (113028): 162 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif Line: 1
    Warning (113027): Addresses ranging from 94 to 255 are not initialized File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf Line: 37
Info (12133): Instantiated megafunction "Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1346455885"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:RF_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 67
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at ALU.v(35): variable "ALU_Operation" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at ALU.v(33): inferring latch(es) for variable "Zflag", which holds its previous value in one or more paths through the always construct File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 33
Info (10041): Inferred latch for "Zflag" at ALU.v(35) File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 35
Info (12128): Elaborating entity "DR" for hierarchy "DR:DR_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 88
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 96
Info (12128): Elaborating entity "AC" for hierarchy "AC:AC_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 104
Info (12128): Elaborating entity "AR" for hierarchy "AR:AR_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 114
Info (12128): Elaborating entity "IR" for hierarchy "IR:IR_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 122
Info (12128): Elaborating entity "Data_bus" for hierarchy "Data_bus:DB_unit" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at Data_bus.v(42): variable "AC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at Data_bus.v(44): variable "DR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at Data_bus.v(46): variable "Register_file" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v Line: 46
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:CU" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 147
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.27.17:06:57 Progress: Loading sldfd5c93b1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:ALU_unit|Mult0" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 28
Info (12130): Elaborated megafunction instantiation "ALU:ALU_unit|lpm_mult:Mult0" File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 28
Info (12133): Instantiated megafunction "ALU:ALU_unit|lpm_mult:Mult0" with the following parameter: File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vct.tdf
    Info (12023): Found entity 1: mult_vct File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/mult_vct.tdf Line: 28
Warning (13012): Latch ALU:ALU_unit|Zflag has unsafe behavior File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_Unit:CU|WideOr42 File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v Line: 177
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "read_en[2]" is stuck at GND File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 19
    Warning (13410): Pin "read_en[3]" is stuck at GND File: C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/output_files/Processor_matrix.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1083 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 161 output pins
    Info (21061): Implemented 889 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Sun Jun 27 17:07:55 2021
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/output_files/Processor_matrix.map.smsg.


