{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 16:21:29 2004 " "Info: Processing started: Fri Jul 16 16:21:29 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } } { "c:/quartusv40/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartusv40/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Warning" "WTDB_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITDB_RIPPLE_CLK" "clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] " "Info: Detected ripple clock clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] as buffer" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } } { "c:/quartusv40/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartusv40/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] 125.0 MHz 8.0 ns Internal " "Info: Clock clk has Internal fmax of 125.0 MHz between source register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] and destination register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] 1 REG LC18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC18; Fanout = 16; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] 2 REG LC12 6 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC12; Fanout = 6; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns 75.00 % " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 25.00 % " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] 2 REG LC12 6 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC12; Fanout = 6; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "0.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] 2 REG LC18 16 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC18; Fanout = 16; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "0.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ewr traffic:traffic_controller\|lights\[5\] 14.500 ns register " "Info: tco from clock clk to destination pin ewr through register traffic:traffic_controller\|lights\[5\] is 14.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.500 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 2 REG LC6 12 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC6; Fanout = 12; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 6.500 ns traffic:traffic_controller\|lights\[5\] 3 REG LC65 2 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC65; Fanout = 2; REG Node = 'traffic:traffic_controller\|lights\[5\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] traffic:traffic_controller|lights[5] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns 84.62 % " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 15.38 % " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "6.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] traffic:traffic_controller|lights[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:traffic_controller\|lights\[5\] 1 REG LC65 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC65; Fanout = 2; REG Node = 'traffic:traffic_controller\|lights\[5\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { traffic:traffic_controller|lights[5] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns traffic:traffic_controller\|lights\[5\]~1 2 COMB LC126 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC126; Fanout = 1; COMB Node = 'traffic:traffic_controller\|lights\[5\]~1'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "5.000 ns" { traffic:traffic_controller|lights[5] traffic:traffic_controller|lights[5]~1 } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns ewr 3 PIN Pin_80 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = Pin_80; Fanout = 0; PIN Node = 'ewr'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { traffic:traffic_controller|lights[5]~1 ewr } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns 85.71 % " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 14.29 % " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "7.000 ns" { traffic:traffic_controller|lights[5] traffic:traffic_controller|lights[5]~1 ewr } "NODE_NAME" } } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "6.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] traffic:traffic_controller|lights[5] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "7.000 ns" { traffic:traffic_controller|lights[5] traffic:traffic_controller|lights[5]~1 ewr } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk tick clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 4.500 ns register " "Info: Minimum tco from clock clk to destination pin tick through register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 2 REG LC6 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6; Fanout = 12; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "0.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 1 REG LC6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 12; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns tick 2 PIN Pin_10 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_10; Fanout = 0; PIN Node = 'tick'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] tick } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns 100.00 % " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] tick } "NODE_NAME" } } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] tick } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 16:21:29 2004 " "Info: Processing ended: Fri Jul 16 16:21:29 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
