<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>compute_op.h source code [tvm/src/te/operation/compute_op.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="tvm::te::ComputeLoopNest "/>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'tvm/src/te/operation/compute_op.h'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>tvm</a>/<a href='../..'>src</a>/<a href='..'>te</a>/<a href='./'>operation</a>/<a href='compute_op.h.html'>compute_op.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Licensed to the Apache Software Foundation (ASF) under one</i></td></tr>
<tr><th id="3">3</th><td><i> * or more contributor license agreements.  See the NOTICE file</i></td></tr>
<tr><th id="4">4</th><td><i> * distributed with this work for additional information</i></td></tr>
<tr><th id="5">5</th><td><i> * regarding copyright ownership.  The ASF licenses this file</i></td></tr>
<tr><th id="6">6</th><td><i> * to you under the Apache License, Version 2.0 (the</i></td></tr>
<tr><th id="7">7</th><td><i> * "License"); you may not use this file except in compliance</i></td></tr>
<tr><th id="8">8</th><td><i> * with the License.  You may obtain a copy of the License at</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> *   <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Unless required by applicable law or agreed to in writing,</i></td></tr>
<tr><th id="13">13</th><td><i> * software distributed under the License is distributed on an</i></td></tr>
<tr><th id="14">14</th><td><i> * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY</i></td></tr>
<tr><th id="15">15</th><td><i> * KIND, either express or implied.  See the License for the</i></td></tr>
<tr><th id="16">16</th><td><i> * specific language governing permissions and limitations</i></td></tr>
<tr><th id="17">17</th><td><i> * under the License.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="21">21</th><td><i class="doc"> * <span class="command">\brief</span> Helper utilities to implement compute_op.</i></td></tr>
<tr><th id="22">22</th><td><i class="doc"> * <span class="command">\file</span> <span class="verb">compute_op.h</span></i></td></tr>
<tr><th id="23">23</th><td><i class="doc"> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/TVM_TE_OPERATION_COMPUTE_OP_H_">TVM_TE_OPERATION_COMPUTE_OP_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/TVM_TE_OPERATION_COMPUTE_OP_H_" data-ref="_M/TVM_TE_OPERATION_COMPUTE_OP_H_">TVM_TE_OPERATION_COMPUTE_OP_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/tvm/te/operation.h.html">&lt;tvm/te/operation.h&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/tvm/tir/expr.h.html">&lt;tvm/tir/expr.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/c++/10/unordered_map.html">&lt;unordered_map&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/c++/10/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> <span class="namespace">tvm</span> {</td></tr>
<tr><th id="34">34</th><td><b>namespace</b> <span class="namespace">te</span> {</td></tr>
<tr><th id="35">35</th><td><i>// loop nest structure for general compute</i></td></tr>
<tr><th id="36">36</th><td><i>// This the loop nest structured used in compute.</i></td></tr>
<tr><th id="37">37</th><td><i>// Does not include the loop body.</i></td></tr>
<tr><th id="38">38</th><td><b>struct</b> <dfn class="type def" id="tvm::te::ComputeLoopNest" title='tvm::te::ComputeLoopNest' data-ref="tvm::te::ComputeLoopNest" data-ref-filename="tvm..te..ComputeLoopNest">ComputeLoopNest</dfn> {</td></tr>
<tr><th id="39">39</th><td>  <i>// The common number of loops between init and main</i></td></tr>
<tr><th id="40">40</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="decl field" id="tvm::te::ComputeLoopNest::num_common_loop" title='tvm::te::ComputeLoopNest::num_common_loop' data-ref="tvm::te::ComputeLoopNest::num_common_loop" data-ref-filename="tvm..te..ComputeLoopNest..num_common_loop">num_common_loop</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <i>// predicates for the initialize loop</i></td></tr>
<tr><th id="42">42</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt; <dfn class="decl field" id="tvm::te::ComputeLoopNest::init_predicates" title='tvm::te::ComputeLoopNest::init_predicates' data-ref="tvm::te::ComputeLoopNest::init_predicates" data-ref-filename="tvm..te..ComputeLoopNest..init_predicates">init_predicates</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <i>// Initialization nest involved.</i></td></tr>
<tr><th id="44">44</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a>&gt;&gt; <dfn class="decl field" id="tvm::te::ComputeLoopNest::init_nest" title='tvm::te::ComputeLoopNest::init_nest' data-ref="tvm::te::ComputeLoopNest::init_nest" data-ref-filename="tvm..te..ComputeLoopNest..init_nest">init_nest</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <i>// Value map for the init code</i></td></tr>
<tr><th id="46">46</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt; <dfn class="decl field" id="tvm::te::ComputeLoopNest::init_vmap" title='tvm::te::ComputeLoopNest::init_vmap' data-ref="tvm::te::ComputeLoopNest::init_vmap" data-ref-filename="tvm..te..ComputeLoopNest..init_vmap">init_vmap</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <i>// Predicates for the main update loop</i></td></tr>
<tr><th id="48">48</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt; <dfn class="decl field" id="tvm::te::ComputeLoopNest::main_predicates" title='tvm::te::ComputeLoopNest::main_predicates' data-ref="tvm::te::ComputeLoopNest::main_predicates" data-ref-filename="tvm..te..ComputeLoopNest..main_predicates">main_predicates</dfn>;</td></tr>
<tr><th id="49">49</th><td>  <i>// The general loop nest</i></td></tr>
<tr><th id="50">50</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a>&gt;&gt; <dfn class="decl field" id="tvm::te::ComputeLoopNest::main_nest" title='tvm::te::ComputeLoopNest::main_nest' data-ref="tvm::te::ComputeLoopNest::main_nest" data-ref-filename="tvm..te..ComputeLoopNest..main_nest">main_nest</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <i>// Value map for the IterVar.</i></td></tr>
<tr><th id="52">52</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt; <dfn class="decl field" id="tvm::te::ComputeLoopNest::main_vmap" title='tvm::te::ComputeLoopNest::main_vmap' data-ref="tvm::te::ComputeLoopNest::main_vmap" data-ref-filename="tvm..te..ComputeLoopNest..main_vmap">main_vmap</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/*!</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">   * <span class="command">\brief</span> constructor to build ComputeOpNest</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">   * <span class="command">\param</span> <span class="arg">self</span> The pointer to compute op.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">   * <span class="command">\param</span> <span class="arg">stage</span> The scxhedule stage.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">   * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">   * <span class="command">\param</span> <span class="arg">debug_keep_trivial_loop</span> Whether keep trivial loops with extent of 1</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">   * <span class="command">\return</span> The constructed loop nest</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">   */</i></td></tr>
<tr><th id="62">62</th><td>  <em>static</em> <a class="type" href="#tvm::te::ComputeLoopNest" title='tvm::te::ComputeLoopNest' data-ref="tvm::te::ComputeLoopNest" data-ref-filename="tvm..te..ComputeLoopNest">ComputeLoopNest</a> <a class="decl fn" href="compute_op.cc.html#_ZN3tvm2te15ComputeLoopNest6CreateEPKNS0_17BaseComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashISA_ESt8equal_toISA_ESaISt4pairIKSA_SB_EEEb" title='tvm::te::ComputeLoopNest::Create' data-ref="_ZN3tvm2te15ComputeLoopNest6CreateEPKNS0_17BaseComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashISA_ESt8equal_toISA_ESaISt4pairIKSA_SB_EEEb" data-ref-filename="_ZN3tvm2te15ComputeLoopNest6CreateEPKNS0_17BaseComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashISA_ESt8equal_toISA_ESaISt4pairIKSA_SB_EEEb" id="_ZN3tvm2te15ComputeLoopNest6CreateEPKNS0_17BaseComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashISA_ESt8equal_toISA_ESaISt4pairIKSA_SB_EEEb">Create</a>(<em>const</em> <a class="type" href="../../../include/tvm/te/operation.h.html#tvm::te::BaseComputeOpNode" title='tvm::te::BaseComputeOpNode' data-ref="tvm::te::BaseComputeOpNode" data-ref-filename="tvm..te..BaseComputeOpNode">BaseComputeOpNode</a>* <dfn class="local col1 decl" id="1self" title='self' data-type='const tvm::te::BaseComputeOpNode *' data-ref="1self" data-ref-filename="1self">self</dfn>, <em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col2 decl" id="2stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="2stage" data-ref-filename="2stage">stage</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col3 decl" id="3dom_map" title='dom_map' data-type='const std::unordered_map&lt;IterVar, Range&gt; &amp;' data-ref="3dom_map" data-ref-filename="3dom_map">dom_map</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                <em>bool</em> <dfn class="local col4 decl" id="4debug_keep_trivial_loop" title='debug_keep_trivial_loop' data-type='bool' data-ref="4debug_keep_trivial_loop" data-ref-filename="4debug_keep_trivial_loop">debug_keep_trivial_loop</dfn>);</td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="68">68</th><td><i class="doc"> * <span class="command">\brief</span> Build body of compute for cross thread reduction pattern.</i></td></tr>
<tr><th id="69">69</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">self</span> The pointer to ComputeOpNode</i></td></tr>
<tr><th id="70">70</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The schedule stage.</i></td></tr>
<tr><th id="71">71</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map.</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">debug_keep_trivial_loop</span> Whether keep trivial loops with extent of 1</i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> * <span class="command">\return</span> The created statement.</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> */</i></td></tr>
<tr><th id="75">75</th><td><a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a> <dfn class="decl fn" id="_ZN3tvm2te24MakeCrossThreadReductionEPKNS0_13ComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS9_ESt8equal_toIS9_ESaISt4pairIKS9_SA_EEEb" title='tvm::te::MakeCrossThreadReduction' data-ref="_ZN3tvm2te24MakeCrossThreadReductionEPKNS0_13ComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS9_ESt8equal_toIS9_ESaISt4pairIKS9_SA_EEEb" data-ref-filename="_ZN3tvm2te24MakeCrossThreadReductionEPKNS0_13ComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS9_ESt8equal_toIS9_ESaISt4pairIKS9_SA_EEEb">MakeCrossThreadReduction</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/operation.h.html#tvm::te::ComputeOpNode" title='tvm::te::ComputeOpNode' data-ref="tvm::te::ComputeOpNode" data-ref-filename="tvm..te..ComputeOpNode">ComputeOpNode</a>* <dfn class="local col5 decl" id="5self" title='self' data-type='const tvm::te::ComputeOpNode *' data-ref="5self" data-ref-filename="5self">self</dfn>, <em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col6 decl" id="6stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="6stage" data-ref-filename="6stage">stage</dfn>,</td></tr>
<tr><th id="76">76</th><td>                              <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col7 decl" id="7dom_map" title='dom_map' data-type='const std::unordered_map&lt;IterVar, Range&gt; &amp;' data-ref="7dom_map" data-ref-filename="7dom_map">dom_map</dfn>,</td></tr>
<tr><th id="77">77</th><td>                              <em>bool</em> <dfn class="local col8 decl" id="8debug_keep_trivial_loop" title='debug_keep_trivial_loop' data-type='bool' data-ref="8debug_keep_trivial_loop" data-ref-filename="8debug_keep_trivial_loop">debug_keep_trivial_loop</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="80">80</th><td><i class="doc"> * <span class="command">\brief</span> Build body of compute for tensorization.</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">self</span> The pointer to ComputeOpNode</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The schedule stage.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">debug_keep_trivial_loop</span> Whether keep trivial loops with extent of 1</i></td></tr>
<tr><th id="85">85</th><td><i class="doc"> * <span class="command">\return</span> The created statement.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> */</i></td></tr>
<tr><th id="87">87</th><td><a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a> <dfn class="decl fn" id="_ZN3tvm2te13MakeTensorizeEPKNS0_13ComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS9_ESt8equal_toIS9_ESaISt4pairIKS9_SA_EEEb" title='tvm::te::MakeTensorize' data-ref="_ZN3tvm2te13MakeTensorizeEPKNS0_13ComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS9_ESt8equal_toIS9_ESaISt4pairIKS9_SA_EEEb" data-ref-filename="_ZN3tvm2te13MakeTensorizeEPKNS0_13ComputeOpNodeERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS9_ESt8equal_toIS9_ESaISt4pairIKS9_SA_EEEb">MakeTensorize</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/operation.h.html#tvm::te::ComputeOpNode" title='tvm::te::ComputeOpNode' data-ref="tvm::te::ComputeOpNode" data-ref-filename="tvm..te..ComputeOpNode">ComputeOpNode</a>* <dfn class="local col9 decl" id="9self" title='self' data-type='const tvm::te::ComputeOpNode *' data-ref="9self" data-ref-filename="9self">self</dfn>, <em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col0 decl" id="10stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="10stage" data-ref-filename="10stage">stage</dfn>,</td></tr>
<tr><th id="88">88</th><td>                   <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col1 decl" id="11dom_map" title='dom_map' data-type='const std::unordered_map&lt;IterVar, Range&gt; &amp;' data-ref="11dom_map" data-ref-filename="11dom_map">dom_map</dfn>, <em>bool</em> <dfn class="local col2 decl" id="12debug_keep_trivial_loop" title='debug_keep_trivial_loop' data-type='bool' data-ref="12debug_keep_trivial_loop" data-ref-filename="12debug_keep_trivial_loop">debug_keep_trivial_loop</dfn>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="91">91</th><td><i class="doc"> * <span class="command">\brief</span> Transform the update part when there is no init func in tensorizing</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage for tensorizing.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The range of each iter var.</i></td></tr>
<tr><th id="94">94</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">n</span> The loop nest structured used in compute.</i></td></tr>
<tr><th id="95">95</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">body</span> The body func in tensorize intrin</i></td></tr>
<tr><th id="96">96</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">update</span> The update func in tensorize intrin</i></td></tr>
<tr><th id="97">97</th><td><i class="doc"> * <span class="command">\return</span> Transformed result.</i></td></tr>
<tr><th id="98">98</th><td><i class="doc"> */</i></td></tr>
<tr><th id="99">99</th><td><a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a> <a class="decl fn" href="compute_op.cc.html#_ZN3tvm2te15TransformUpdateERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEERKNS0_15Comput2419945" title='tvm::te::TransformUpdate' data-ref="_ZN3tvm2te15TransformUpdateERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEERKNS0_15Comput2419945" data-ref-filename="_ZN3tvm2te15TransformUpdateERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEERKNS0_15Comput2419945" id="_ZN3tvm2te15TransformUpdateERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEERKNS0_15Comput2419945">TransformUpdate</a>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col3 decl" id="13stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="13stage" data-ref-filename="13stage">stage</dfn>, <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col4 decl" id="14dom_map" title='dom_map' data-type='const std::unordered_map&lt;IterVar, Range&gt; &amp;' data-ref="14dom_map" data-ref-filename="14dom_map">dom_map</dfn>,</td></tr>
<tr><th id="100">100</th><td>                     <em>const</em> <a class="type" href="#tvm::te::ComputeLoopNest" title='tvm::te::ComputeLoopNest' data-ref="tvm::te::ComputeLoopNest" data-ref-filename="tvm..te..ComputeLoopNest">ComputeLoopNest</a>&amp; <dfn class="local col5 decl" id="15n" title='n' data-type='const tvm::te::ComputeLoopNest &amp;' data-ref="15n" data-ref-filename="15n">n</dfn>, <a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a> <dfn class="local col6 decl" id="16body" title='body' data-type='tvm::tir::Stmt' data-ref="16body" data-ref-filename="16body">body</dfn>, <a class="type" href="../../../include/tvm/tir/stmt.h.html#tvm::tir::Stmt" title='tvm::tir::Stmt' data-ref="tvm::tir::Stmt" data-ref-filename="tvm..tir..Stmt">Stmt</a> <dfn class="local col7 decl" id="17update" title='update' data-type='tvm::tir::Stmt' data-ref="17update" data-ref-filename="17update">update</dfn>);</td></tr>
<tr><th id="101">101</th><td>}  <i>// namespace te</i></td></tr>
<tr><th id="102">102</th><td>}  <i>// namespace tvm</i></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="24">endif</span>  // TVM_TE_OPERATION_COMPUTE_OP_H_</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='compute_op.cc.html'>tvm/src/te/operation/compute_op.cc</a><br/>Generated on <em>2022-Oct-28</em> from project tvm revision <em>6cd1bb5</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
