
../repos/sgerbino-table-2fdd8d0/bin/table_sort_test:     file format elf32-littlearm


Disassembly of section .init:

00011f5c <.init>:
   11f5c:	push	{r3, lr}
   11f60:	bl	12084 <_start@@Base+0x3c>
   11f64:	pop	{r3, pc}

Disassembly of section .plt:

00011f68 <calloc@plt-0x14>:
   11f68:	push	{lr}		; (str lr, [sp, #-4]!)
   11f6c:	ldr	lr, [pc, #4]	; 11f78 <calloc@plt-0x4>
   11f70:	add	lr, pc, lr
   11f74:	ldr	pc, [lr, #8]!
   11f78:	andeq	r8, r1, r8, lsl #1

00011f7c <calloc@plt>:
   11f7c:	add	ip, pc, #0, 12
   11f80:	add	ip, ip, #24, 20	; 0x18000
   11f84:	ldr	pc, [ip, #136]!	; 0x88

00011f88 <strcmp@plt>:
   11f88:	add	ip, pc, #0, 12
   11f8c:	add	ip, ip, #24, 20	; 0x18000
   11f90:	ldr	pc, [ip, #128]!	; 0x80

00011f94 <printf@plt>:
   11f94:	add	ip, pc, #0, 12
   11f98:	add	ip, ip, #24, 20	; 0x18000
   11f9c:	ldr	pc, [ip, #120]!	; 0x78

00011fa0 <free@plt>:
   11fa0:	add	ip, pc, #0, 12
   11fa4:	add	ip, ip, #24, 20	; 0x18000
   11fa8:	ldr	pc, [ip, #112]!	; 0x70

00011fac <time@plt>:
   11fac:	add	ip, pc, #0, 12
   11fb0:	add	ip, ip, #24, 20	; 0x18000
   11fb4:	ldr	pc, [ip, #104]!	; 0x68

00011fb8 <realloc@plt>:
   11fb8:	add	ip, pc, #0, 12
   11fbc:	add	ip, ip, #24, 20	; 0x18000
   11fc0:	ldr	pc, [ip, #96]!	; 0x60

00011fc4 <strcpy@plt>:
   11fc4:	add	ip, pc, #0, 12
   11fc8:	add	ip, ip, #24, 20	; 0x18000
   11fcc:	ldr	pc, [ip, #88]!	; 0x58

00011fd0 <puts@plt>:
   11fd0:	add	ip, pc, #0, 12
   11fd4:	add	ip, ip, #24, 20	; 0x18000
   11fd8:	ldr	pc, [ip, #80]!	; 0x50

00011fdc <malloc@plt>:
   11fdc:	add	ip, pc, #0, 12
   11fe0:	add	ip, ip, #24, 20	; 0x18000
   11fe4:	ldr	pc, [ip, #72]!	; 0x48

00011fe8 <__libc_start_main@plt>:
   11fe8:	add	ip, pc, #0, 12
   11fec:	add	ip, ip, #24, 20	; 0x18000
   11ff0:	ldr	pc, [ip, #64]!	; 0x40

00011ff4 <__gmon_start__@plt>:
   11ff4:	add	ip, pc, #0, 12
   11ff8:	add	ip, ip, #24, 20	; 0x18000
   11ffc:	ldr	pc, [ip, #56]!	; 0x38

00012000 <strlen@plt>:
   12000:	add	ip, pc, #0, 12
   12004:	add	ip, ip, #24, 20	; 0x18000
   12008:	ldr	pc, [ip, #48]!	; 0x30

0001200c <srand@plt>:
   1200c:	add	ip, pc, #0, 12
   12010:	add	ip, ip, #24, 20	; 0x18000
   12014:	ldr	pc, [ip, #40]!	; 0x28

00012018 <snprintf@plt>:
   12018:	add	ip, pc, #0, 12
   1201c:	add	ip, ip, #24, 20	; 0x18000
   12020:	ldr	pc, [ip, #32]!

00012024 <__isoc99_sscanf@plt>:
   12024:	add	ip, pc, #0, 12
   12028:	add	ip, ip, #24, 20	; 0x18000
   1202c:	ldr	pc, [ip, #24]!

00012030 <rand@plt>:
   12030:	add	ip, pc, #0, 12
   12034:	add	ip, ip, #24, 20	; 0x18000
   12038:	ldr	pc, [ip, #16]!

0001203c <abort@plt>:
   1203c:	add	ip, pc, #0, 12
   12040:	add	ip, ip, #24, 20	; 0x18000
   12044:	ldr	pc, [ip, #8]!

Disassembly of section .text:

00012048 <_start@@Base>:
   12048:	mov	fp, #0
   1204c:	mov	lr, #0
   12050:	pop	{r1}		; (ldr r1, [sp], #4)
   12054:	mov	r2, sp
   12058:	push	{r2}		; (str r2, [sp, #-4]!)
   1205c:	push	{r0}		; (str r0, [sp, #-4]!)
   12060:	ldr	ip, [pc, #16]	; 12078 <_start@@Base+0x30>
   12064:	push	{ip}		; (str ip, [sp, #-4]!)
   12068:	ldr	r0, [pc, #12]	; 1207c <_start@@Base+0x34>
   1206c:	ldr	r3, [pc, #12]	; 12080 <_start@@Base+0x38>
   12070:	bl	11fe8 <__libc_start_main@plt>
   12074:	bl	1203c <abort@plt>
   12078:	andeq	r8, r1, r8, lsl #29
   1207c:	andeq	r2, r1, r8, lsr r1
   12080:	andeq	r8, r1, r8, lsr #28
   12084:	ldr	r3, [pc, #20]	; 120a0 <_start@@Base+0x58>
   12088:	ldr	r2, [pc, #20]	; 120a4 <_start@@Base+0x5c>
   1208c:	add	r3, pc, r3
   12090:	ldr	r2, [r3, r2]
   12094:	cmp	r2, #0
   12098:	bxeq	lr
   1209c:	b	11ff4 <__gmon_start__@plt>
   120a0:	andeq	r7, r1, ip, ror #30
   120a4:	andeq	r0, r0, r4, ror r0
   120a8:	ldr	r0, [pc, #24]	; 120c8 <_start@@Base+0x80>
   120ac:	ldr	r3, [pc, #24]	; 120cc <_start@@Base+0x84>
   120b0:	cmp	r3, r0
   120b4:	bxeq	lr
   120b8:	ldr	r3, [pc, #16]	; 120d0 <_start@@Base+0x88>
   120bc:	cmp	r3, #0
   120c0:	bxeq	lr
   120c4:	bx	r3
   120c8:	strheq	sl, [r2], -ip
   120cc:	strheq	sl, [r2], -ip
   120d0:	andeq	r0, r0, r0
   120d4:	ldr	r0, [pc, #36]	; 12100 <_start@@Base+0xb8>
   120d8:	ldr	r1, [pc, #36]	; 12104 <_start@@Base+0xbc>
   120dc:	sub	r1, r1, r0
   120e0:	asr	r1, r1, #2
   120e4:	add	r1, r1, r1, lsr #31
   120e8:	asrs	r1, r1, #1
   120ec:	bxeq	lr
   120f0:	ldr	r3, [pc, #16]	; 12108 <_start@@Base+0xc0>
   120f4:	cmp	r3, #0
   120f8:	bxeq	lr
   120fc:	bx	r3
   12100:	strheq	sl, [r2], -ip
   12104:	strheq	sl, [r2], -ip
   12108:	andeq	r0, r0, r0
   1210c:	push	{r4, lr}
   12110:	ldr	r4, [pc, #24]	; 12130 <_start@@Base+0xe8>
   12114:	ldrb	r3, [r4]
   12118:	cmp	r3, #0
   1211c:	popne	{r4, pc}
   12120:	bl	120a8 <_start@@Base+0x60>
   12124:	mov	r3, #1
   12128:	strb	r3, [r4]
   1212c:	pop	{r4, pc}
   12130:	strheq	sl, [r2], -ip
   12134:	b	120d4 <_start@@Base+0x8c>

00012138 <main@@Base>:
   12138:	push	{r4, r5, fp, lr}
   1213c:	add	fp, sp, #8
   12140:	sub	sp, sp, #736	; 0x2e0
   12144:	mov	r2, #0
   12148:	str	r2, [fp, #-12]
   1214c:	str	r0, [fp, #-16]
   12150:	str	r1, [fp, #-20]	; 0xffffffec
   12154:	mov	r0, #20
   12158:	str	r0, [fp, #-104]	; 0xffffff98
   1215c:	str	r2, [fp, #-108]	; 0xffffff94
   12160:	mov	r0, #100	; 0x64
   12164:	str	r0, [fp, #-112]	; 0xffffff90
   12168:	mov	r1, #5
   1216c:	str	r1, [fp, #-116]	; 0xffffff8c
   12170:	str	r0, [fp, #-120]	; 0xffffff88
   12174:	mov	r1, #2
   12178:	str	r1, [fp, #-124]	; 0xffffff84
   1217c:	mvn	r1, #0
   12180:	str	r1, [fp, #-128]	; 0xffffff80
   12184:	str	r1, [fp, #-132]	; 0xffffff7c
   12188:	sub	r1, fp, #80	; 0x50
   1218c:	str	r0, [sp, #52]	; 0x34
   12190:	mov	r0, r1
   12194:	bl	11fac <time@plt>
   12198:	bl	1200c <srand@plt>
   1219c:	bl	12030 <rand@plt>
   121a0:	mov	r1, r0
   121a4:	movw	r2, #34079	; 0x851f
   121a8:	movt	r2, #20971	; 0x51eb
   121ac:	umull	r2, r3, r0, r2
   121b0:	lsr	r3, r3, #5
   121b4:	ldr	ip, [sp, #52]	; 0x34
   121b8:	mls	r0, r3, ip, r0
   121bc:	add	r0, r0, #100	; 0x64
   121c0:	str	r0, [fp, #-100]	; 0xffffff9c
   121c4:	sub	r0, fp, #76	; 0x4c
   121c8:	str	r1, [sp, #48]	; 0x30
   121cc:	str	r2, [sp, #44]	; 0x2c
   121d0:	bl	127d0 <table_init@@Base>
   121d4:	movw	r0, #0
   121d8:	str	r0, [fp, #-84]	; 0xffffffac
   121dc:	ldr	r0, [fp, #-84]	; 0xffffffac
   121e0:	ldr	r1, [fp, #-100]	; 0xffffff9c
   121e4:	cmp	r0, r1
   121e8:	bge	12204 <main@@Base+0xcc>
   121ec:	sub	r0, fp, #76	; 0x4c
   121f0:	bl	16fd8 <table_add_row@@Base>
   121f4:	ldr	r0, [fp, #-84]	; 0xffffffac
   121f8:	add	r0, r0, #1
   121fc:	str	r0, [fp, #-84]	; 0xffffffac
   12200:	b	121dc <main@@Base+0xa4>
   12204:	sub	r0, fp, #76	; 0x4c
   12208:	bl	16fc0 <table_get_row_length@@Base>
   1220c:	str	r0, [fp, #-92]	; 0xffffffa4
   12210:	bl	12030 <rand@plt>
   12214:	mov	r1, r0
   12218:	movw	r2, #52429	; 0xcccd
   1221c:	movt	r2, #52428	; 0xcccc
   12220:	umull	r2, r3, r0, r2
   12224:	lsr	r3, r3, #2
   12228:	add	r3, r3, r3, lsl #2
   1222c:	sub	r0, r0, r3
   12230:	add	r0, r0, #2
   12234:	str	r0, [fp, #-100]	; 0xffffff9c
   12238:	movw	r0, #0
   1223c:	str	r0, [fp, #-88]	; 0xffffffa8
   12240:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12244:	ldr	r1, [fp, #-100]	; 0xffffff9c
   12248:	cmp	r0, r1
   1224c:	bge	12298 <main@@Base+0x160>
   12250:	ldr	r0, [pc, #1352]	; 127a0 <main@@Base+0x668>
   12254:	add	r2, pc, r0
   12258:	add	lr, sp, #256	; 0x100
   1225c:	add	r0, lr, #101	; 0x65
   12260:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12264:	movw	r1, #255	; 0xff
   12268:	bl	12018 <snprintf@plt>
   1226c:	add	lr, sp, #256	; 0x100
   12270:	add	r1, lr, #101	; 0x65
   12274:	sub	r2, fp, #76	; 0x4c
   12278:	str	r0, [sp, #40]	; 0x28
   1227c:	mov	r0, r2
   12280:	movw	r2, #0
   12284:	bl	14dfc <table_add_column@@Base>
   12288:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1228c:	add	r0, r0, #1
   12290:	str	r0, [fp, #-88]	; 0xffffffa8
   12294:	b	12240 <main@@Base+0x108>
   12298:	sub	r0, fp, #76	; 0x4c
   1229c:	bl	14ce0 <table_get_column_length@@Base>
   122a0:	str	r0, [fp, #-96]	; 0xffffffa0
   122a4:	movw	r0, #0
   122a8:	str	r0, [fp, #-88]	; 0xffffffa8
   122ac:	ldr	r0, [fp, #-88]	; 0xffffffa8
   122b0:	ldr	r1, [fp, #-96]	; 0xffffffa0
   122b4:	cmp	r0, r1
   122b8:	bge	12338 <main@@Base+0x200>
   122bc:	movw	r0, #0
   122c0:	str	r0, [fp, #-84]	; 0xffffffac
   122c4:	ldr	r0, [fp, #-84]	; 0xffffffac
   122c8:	ldr	r1, [fp, #-92]	; 0xffffffa4
   122cc:	cmp	r0, r1
   122d0:	bge	12324 <main@@Base+0x1ec>
   122d4:	bl	12030 <rand@plt>
   122d8:	mov	r1, r0
   122dc:	ldr	r2, [fp, #-104]	; 0xffffff98
   122e0:	sdiv	r3, r0, r2
   122e4:	mls	r0, r3, r2, r0
   122e8:	str	r0, [sp, #352]	; 0x160
   122ec:	ldr	r0, [fp, #-84]	; 0xffffffac
   122f0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   122f4:	ldr	r3, [sp, #352]	; 0x160
   122f8:	sub	ip, fp, #76	; 0x4c
   122fc:	str	r0, [sp, #36]	; 0x24
   12300:	mov	r0, ip
   12304:	ldr	ip, [sp, #36]	; 0x24
   12308:	str	r1, [sp, #32]
   1230c:	mov	r1, ip
   12310:	bl	1810c <table_set_int@@Base>
   12314:	ldr	r0, [fp, #-84]	; 0xffffffac
   12318:	add	r0, r0, #1
   1231c:	str	r0, [fp, #-84]	; 0xffffffac
   12320:	b	122c4 <main@@Base+0x18c>
   12324:	b	12328 <main@@Base+0x1f0>
   12328:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1232c:	add	r0, r0, #1
   12330:	str	r0, [fp, #-88]	; 0xffffffa8
   12334:	b	122ac <main@@Base+0x174>
   12338:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1233c:	movw	r1, #4
   12340:	bl	11f7c <calloc@plt>
   12344:	str	r0, [sp, #348]	; 0x15c
   12348:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1234c:	movw	r1, #4
   12350:	bl	11f7c <calloc@plt>
   12354:	str	r0, [sp, #344]	; 0x158
   12358:	movw	r0, #0
   1235c:	str	r0, [fp, #-88]	; 0xffffffa8
   12360:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12364:	ldr	r1, [fp, #-96]	; 0xffffffa0
   12368:	cmp	r0, r1
   1236c:	bge	123ac <main@@Base+0x274>
   12370:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12374:	ldr	r1, [sp, #348]	; 0x15c
   12378:	str	r0, [r1, r0, lsl #2]
   1237c:	bl	12030 <rand@plt>
   12380:	add	r1, r0, r0, lsr #31
   12384:	bic	r1, r1, #1
   12388:	sub	r0, r0, r1
   1238c:	ldr	r1, [sp, #344]	; 0x158
   12390:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12394:	add	r1, r1, r2, lsl #2
   12398:	str	r0, [r1]
   1239c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   123a0:	add	r0, r0, #1
   123a4:	str	r0, [fp, #-88]	; 0xffffffa8
   123a8:	b	12360 <main@@Base+0x228>
   123ac:	ldr	r1, [sp, #348]	; 0x15c
   123b0:	ldr	r2, [sp, #344]	; 0x158
   123b4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   123b8:	sub	r0, fp, #76	; 0x4c
   123bc:	bl	186fc <table_column_sort@@Base>
   123c0:	movw	r0, #0
   123c4:	str	r0, [fp, #-84]	; 0xffffffac
   123c8:	ldr	r0, [fp, #-84]	; 0xffffffac
   123cc:	ldr	r1, [fp, #-92]	; 0xffffffa4
   123d0:	cmp	r0, r1
   123d4:	bge	125ac <main@@Base+0x474>
   123d8:	ldr	r0, [fp, #-84]	; 0xffffffac
   123dc:	cmp	r0, #0
   123e0:	ble	12598 <main@@Base+0x460>
   123e4:	movw	r0, #0
   123e8:	str	r0, [fp, #-88]	; 0xffffffa8
   123ec:	ldr	r0, [fp, #-88]	; 0xffffffa8
   123f0:	ldr	r1, [fp, #-96]	; 0xffffffa0
   123f4:	cmp	r0, r1
   123f8:	bge	12594 <main@@Base+0x45c>
   123fc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12400:	cmp	r0, #0
   12404:	ble	12498 <main@@Base+0x360>
   12408:	movw	r0, #0
   1240c:	strb	r0, [sp, #339]	; 0x153
   12410:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12414:	sub	r0, r0, #1
   12418:	str	r0, [sp, #340]	; 0x154
   1241c:	ldr	r0, [sp, #340]	; 0x154
   12420:	cmp	r0, #0
   12424:	blt	12484 <main@@Base+0x34c>
   12428:	ldr	r1, [fp, #-84]	; 0xffffffac
   1242c:	ldr	r2, [sp, #340]	; 0x154
   12430:	sub	r0, fp, #76	; 0x4c
   12434:	bl	169e4 <table_get_int@@Base>
   12438:	ldr	r1, [fp, #-84]	; 0xffffffac
   1243c:	sub	r1, r1, #1
   12440:	ldr	r2, [sp, #340]	; 0x154
   12444:	sub	r3, fp, #76	; 0x4c
   12448:	str	r0, [sp, #28]
   1244c:	mov	r0, r3
   12450:	bl	169e4 <table_get_int@@Base>
   12454:	ldr	r1, [sp, #28]
   12458:	cmp	r1, r0
   1245c:	beq	1246c <main@@Base+0x334>
   12460:	movw	r0, #1
   12464:	strb	r0, [sp, #339]	; 0x153
   12468:	b	12484 <main@@Base+0x34c>
   1246c:	b	12470 <main@@Base+0x338>
   12470:	ldr	r0, [sp, #340]	; 0x154
   12474:	mvn	r1, #0
   12478:	add	r0, r0, r1
   1247c:	str	r0, [sp, #340]	; 0x154
   12480:	b	1241c <main@@Base+0x2e4>
   12484:	ldrb	r0, [sp, #339]	; 0x153
   12488:	tst	r0, #1
   1248c:	beq	12494 <main@@Base+0x35c>
   12490:	b	12594 <main@@Base+0x45c>
   12494:	b	12498 <main@@Base+0x360>
   12498:	ldr	r0, [sp, #344]	; 0x158
   1249c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   124a0:	add	r0, r0, r1, lsl #2
   124a4:	ldr	r0, [r0]
   124a8:	cmp	r0, #0
   124ac:	bne	12518 <main@@Base+0x3e0>
   124b0:	ldr	r0, [fp, #-84]	; 0xffffffac
   124b4:	sub	r1, r0, #1
   124b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124bc:	sub	r0, fp, #76	; 0x4c
   124c0:	bl	169e4 <table_get_int@@Base>
   124c4:	ldr	r1, [fp, #-84]	; 0xffffffac
   124c8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124cc:	sub	r3, fp, #76	; 0x4c
   124d0:	str	r0, [sp, #24]
   124d4:	mov	r0, r3
   124d8:	bl	169e4 <table_get_int@@Base>
   124dc:	ldr	r1, [sp, #24]
   124e0:	cmp	r1, r0
   124e4:	ble	12514 <main@@Base+0x3dc>
   124e8:	ldr	r0, [pc, #684]	; 1279c <main@@Base+0x664>
   124ec:	add	r0, pc, r0
   124f0:	ldr	r1, [fp, #-84]	; 0xffffffac
   124f4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124f8:	bl	11f94 <printf@plt>
   124fc:	ldr	r1, [fp, #-84]	; 0xffffffac
   12500:	str	r1, [fp, #-128]	; 0xffffff80
   12504:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12508:	str	r1, [fp, #-132]	; 0xffffff7c
   1250c:	mvn	r1, #0
   12510:	str	r1, [fp, #-108]	; 0xffffff94
   12514:	b	12580 <main@@Base+0x448>
   12518:	ldr	r0, [fp, #-84]	; 0xffffffac
   1251c:	sub	r1, r0, #1
   12520:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12524:	sub	r0, fp, #76	; 0x4c
   12528:	bl	169e4 <table_get_int@@Base>
   1252c:	ldr	r1, [fp, #-84]	; 0xffffffac
   12530:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12534:	sub	r3, fp, #76	; 0x4c
   12538:	str	r0, [sp, #20]
   1253c:	mov	r0, r3
   12540:	bl	169e4 <table_get_int@@Base>
   12544:	ldr	r1, [sp, #20]
   12548:	cmp	r1, r0
   1254c:	bge	1257c <main@@Base+0x444>
   12550:	ldr	r0, [pc, #576]	; 12798 <main@@Base+0x660>
   12554:	add	r0, pc, r0
   12558:	ldr	r1, [fp, #-84]	; 0xffffffac
   1255c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12560:	bl	11f94 <printf@plt>
   12564:	ldr	r1, [fp, #-84]	; 0xffffffac
   12568:	str	r1, [fp, #-128]	; 0xffffff80
   1256c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12570:	str	r1, [fp, #-132]	; 0xffffff7c
   12574:	mvn	r1, #0
   12578:	str	r1, [fp, #-108]	; 0xffffff94
   1257c:	b	12580 <main@@Base+0x448>
   12580:	b	12584 <main@@Base+0x44c>
   12584:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12588:	add	r0, r0, #1
   1258c:	str	r0, [fp, #-88]	; 0xffffffa8
   12590:	b	123ec <main@@Base+0x2b4>
   12594:	b	12598 <main@@Base+0x460>
   12598:	b	1259c <main@@Base+0x464>
   1259c:	ldr	r0, [fp, #-84]	; 0xffffffac
   125a0:	add	r0, r0, #1
   125a4:	str	r0, [fp, #-84]	; 0xffffffac
   125a8:	b	123c8 <main@@Base+0x290>
   125ac:	ldr	r0, [fp, #-128]	; 0xffffff80
   125b0:	cmn	r0, #1
   125b4:	beq	12760 <main@@Base+0x628>
   125b8:	movw	r0, #10
   125bc:	str	r0, [sp, #332]	; 0x14c
   125c0:	sub	r0, fp, #76	; 0x4c
   125c4:	bl	16fc0 <table_get_row_length@@Base>
   125c8:	str	r0, [sp, #64]	; 0x40
   125cc:	ldr	r0, [fp, #-128]	; 0xffffff80
   125d0:	ldr	r1, [sp, #332]	; 0x14c
   125d4:	sub	r0, r0, r1
   125d8:	cmp	r0, #0
   125dc:	blt	125f4 <main@@Base+0x4bc>
   125e0:	ldr	r0, [fp, #-128]	; 0xffffff80
   125e4:	ldr	r1, [sp, #332]	; 0x14c
   125e8:	sub	r0, r0, r1
   125ec:	str	r0, [sp, #16]
   125f0:	b	12600 <main@@Base+0x4c8>
   125f4:	movw	r0, #0
   125f8:	str	r0, [sp, #16]
   125fc:	b	12600 <main@@Base+0x4c8>
   12600:	ldr	r0, [sp, #16]
   12604:	str	r0, [sp, #60]	; 0x3c
   12608:	ldr	r0, [fp, #-128]	; 0xffffff80
   1260c:	ldr	r1, [sp, #332]	; 0x14c
   12610:	add	r0, r0, r1
   12614:	ldr	r1, [sp, #64]	; 0x40
   12618:	cmp	r0, r1
   1261c:	bgt	12634 <main@@Base+0x4fc>
   12620:	ldr	r0, [fp, #-128]	; 0xffffff80
   12624:	ldr	r1, [sp, #332]	; 0x14c
   12628:	add	r0, r0, r1
   1262c:	str	r0, [sp, #12]
   12630:	b	1263c <main@@Base+0x504>
   12634:	ldr	r0, [sp, #64]	; 0x40
   12638:	str	r0, [sp, #12]
   1263c:	ldr	r0, [sp, #12]
   12640:	str	r0, [sp, #56]	; 0x38
   12644:	movw	r0, #0
   12648:	str	r0, [sp, #60]	; 0x3c
   1264c:	sub	r0, fp, #76	; 0x4c
   12650:	bl	16fc0 <table_get_row_length@@Base>
   12654:	ldr	r1, [pc, #296]	; 12784 <main@@Base+0x64c>
   12658:	add	r1, pc, r1
   1265c:	str	r0, [sp, #56]	; 0x38
   12660:	mov	r0, r1
   12664:	bl	11fd0 <puts@plt>
   12668:	ldr	r1, [sp, #60]	; 0x3c
   1266c:	str	r1, [sp, #72]	; 0x48
   12670:	ldr	r0, [sp, #72]	; 0x48
   12674:	ldr	r1, [sp, #56]	; 0x38
   12678:	cmp	r0, r1
   1267c:	bge	1275c <main@@Base+0x624>
   12680:	movw	r0, #0
   12684:	str	r0, [sp, #68]	; 0x44
   12688:	ldr	r0, [sp, #68]	; 0x44
   1268c:	sub	r1, fp, #76	; 0x4c
   12690:	str	r0, [sp, #8]
   12694:	mov	r0, r1
   12698:	bl	14ce0 <table_get_column_length@@Base>
   1269c:	ldr	r1, [sp, #8]
   126a0:	cmp	r1, r0
   126a4:	bge	1271c <main@@Base+0x5e4>
   126a8:	add	r3, sp, #77	; 0x4d
   126ac:	ldr	r1, [sp, #72]	; 0x48
   126b0:	ldr	r2, [sp, #68]	; 0x44
   126b4:	sub	r0, fp, #76	; 0x4c
   126b8:	movw	ip, #255	; 0xff
   126bc:	str	ip, [sp]
   126c0:	bl	13704 <table_cell_to_buffer@@Base>
   126c4:	ldr	r1, [fp, #-128]	; 0xffffff80
   126c8:	ldr	r2, [sp, #72]	; 0x48
   126cc:	cmp	r1, r2
   126d0:	bne	126f8 <main@@Base+0x5c0>
   126d4:	ldr	r0, [fp, #-132]	; 0xffffff7c
   126d8:	ldr	r1, [sp, #68]	; 0x44
   126dc:	cmp	r0, r1
   126e0:	bne	126f8 <main@@Base+0x5c0>
   126e4:	ldr	r0, [pc, #168]	; 12794 <main@@Base+0x65c>
   126e8:	add	r0, pc, r0
   126ec:	add	r1, sp, #77	; 0x4d
   126f0:	bl	11f94 <printf@plt>
   126f4:	b	12708 <main@@Base+0x5d0>
   126f8:	ldr	r0, [pc, #144]	; 12790 <main@@Base+0x658>
   126fc:	add	r0, pc, r0
   12700:	add	r1, sp, #77	; 0x4d
   12704:	bl	11f94 <printf@plt>
   12708:	b	1270c <main@@Base+0x5d4>
   1270c:	ldr	r0, [sp, #68]	; 0x44
   12710:	add	r0, r0, #1
   12714:	str	r0, [sp, #68]	; 0x44
   12718:	b	12688 <main@@Base+0x550>
   1271c:	ldr	r0, [fp, #-128]	; 0xffffff80
   12720:	ldr	r1, [sp, #72]	; 0x48
   12724:	cmp	r0, r1
   12728:	bne	1273c <main@@Base+0x604>
   1272c:	ldr	r0, [pc, #88]	; 1278c <main@@Base+0x654>
   12730:	add	r0, pc, r0
   12734:	bl	11fd0 <puts@plt>
   12738:	b	12748 <main@@Base+0x610>
   1273c:	ldr	r0, [pc, #68]	; 12788 <main@@Base+0x650>
   12740:	add	r0, pc, r0
   12744:	bl	11fd0 <puts@plt>
   12748:	b	1274c <main@@Base+0x614>
   1274c:	ldr	r0, [sp, #72]	; 0x48
   12750:	add	r0, r0, #1
   12754:	str	r0, [sp, #72]	; 0x48
   12758:	b	12670 <main@@Base+0x538>
   1275c:	b	12760 <main@@Base+0x628>
   12760:	sub	r0, fp, #76	; 0x4c
   12764:	bl	12828 <table_destroy@@Base>
   12768:	ldr	r0, [sp, #348]	; 0x15c
   1276c:	bl	11fa0 <free@plt>
   12770:	ldr	r0, [sp, #344]	; 0x158
   12774:	bl	11fa0 <free@plt>
   12778:	ldr	r0, [fp, #-108]	; 0xffffff94
   1277c:	sub	sp, fp, #8
   12780:	pop	{r4, r5, fp, pc}
   12784:	ldrdeq	r6, [r0], -sl
   12788:	strdeq	r6, [r0], -r2
   1278c:	andeq	r6, r0, r1, lsl #16
   12790:	andeq	r6, r0, r1, lsr r8
   12794:	andeq	r6, r0, r0, asr #16
   12798:	andeq	r6, r0, fp, lsl #19
   1279c:	andeq	r6, r0, fp, lsr #19
   127a0:	andeq	r6, r0, ip, lsr ip

000127a4 <table_new@@Base>:
   127a4:	push	{fp, lr}
   127a8:	mov	fp, sp
   127ac:	sub	sp, sp, #8
   127b0:	movw	r0, #56	; 0x38
   127b4:	bl	11fdc <malloc@plt>
   127b8:	str	r0, [sp, #4]
   127bc:	ldr	r0, [sp, #4]
   127c0:	bl	127d0 <table_init@@Base>
   127c4:	ldr	r0, [sp, #4]
   127c8:	mov	sp, fp
   127cc:	pop	{fp, pc}

000127d0 <table_init@@Base>:
   127d0:	push	{fp, lr}
   127d4:	mov	fp, sp
   127d8:	sub	sp, sp, #8
   127dc:	str	r0, [sp, #4]
   127e0:	ldr	r0, [sp, #4]
   127e4:	bl	12884 <table_destroy@@Base+0x5c>
   127e8:	ldr	r0, [sp, #4]
   127ec:	bl	128bc <table_destroy@@Base+0x94>
   127f0:	ldr	r0, [sp, #4]
   127f4:	bl	128f4 <table_destroy@@Base+0xcc>
   127f8:	mov	sp, fp
   127fc:	pop	{fp, pc}

00012800 <table_delete@@Base>:
   12800:	push	{fp, lr}
   12804:	mov	fp, sp
   12808:	sub	sp, sp, #8
   1280c:	str	r0, [sp, #4]
   12810:	ldr	r0, [sp, #4]
   12814:	bl	12828 <table_destroy@@Base>
   12818:	ldr	r0, [sp, #4]
   1281c:	bl	11fa0 <free@plt>
   12820:	mov	sp, fp
   12824:	pop	{fp, pc}

00012828 <table_destroy@@Base>:
   12828:	push	{fp, lr}
   1282c:	mov	fp, sp
   12830:	sub	sp, sp, #8
   12834:	str	r0, [sp, #4]
   12838:	ldr	r0, [sp, #4]
   1283c:	movw	r1, #0
   12840:	cmp	r0, r1
   12844:	bne	1284c <table_destroy@@Base+0x24>
   12848:	b	1287c <table_destroy@@Base+0x54>
   1284c:	ldr	r0, [sp, #4]
   12850:	mvn	r1, #0
   12854:	str	r1, [sp]
   12858:	ldr	r2, [sp]
   1285c:	movw	r3, #64	; 0x40
   12860:	bl	13544 <table_notify@@Base>
   12864:	ldr	r0, [sp, #4]
   12868:	bl	1293c <table_destroy@@Base+0x114>
   1286c:	ldr	r0, [sp, #4]
   12870:	bl	129b4 <table_destroy@@Base+0x18c>
   12874:	ldr	r0, [sp, #4]
   12878:	bl	12a2c <table_destroy@@Base+0x204>
   1287c:	mov	sp, fp
   12880:	pop	{fp, pc}
   12884:	sub	sp, sp, #4
   12888:	str	r0, [sp]
   1288c:	ldr	r0, [sp]
   12890:	movw	r1, #0
   12894:	str	r1, [r0]
   12898:	ldr	r0, [sp]
   1289c:	str	r1, [r0, #4]
   128a0:	ldr	r0, [sp]
   128a4:	str	r1, [r0, #12]
   128a8:	ldr	r0, [sp]
   128ac:	movw	r1, #10
   128b0:	str	r1, [r0, #8]
   128b4:	add	sp, sp, #4
   128b8:	bx	lr
   128bc:	sub	sp, sp, #4
   128c0:	str	r0, [sp]
   128c4:	ldr	r0, [sp]
   128c8:	movw	r1, #0
   128cc:	str	r1, [r0, #16]
   128d0:	ldr	r0, [sp]
   128d4:	str	r1, [r0, #20]
   128d8:	ldr	r0, [sp]
   128dc:	str	r1, [r0, #28]
   128e0:	ldr	r0, [sp]
   128e4:	movw	r1, #20
   128e8:	str	r1, [r0, #24]
   128ec:	add	sp, sp, #4
   128f0:	bx	lr
   128f4:	sub	sp, sp, #4
   128f8:	str	r0, [sp]
   128fc:	ldr	r0, [sp]
   12900:	movw	r1, #0
   12904:	str	r1, [r0, #36]	; 0x24
   12908:	ldr	r0, [sp]
   1290c:	str	r1, [r0, #40]	; 0x28
   12910:	ldr	r0, [sp]
   12914:	str	r1, [r0, #44]	; 0x2c
   12918:	ldr	r0, [sp]
   1291c:	str	r1, [r0, #32]
   12920:	ldr	r0, [sp]
   12924:	str	r1, [r0, #52]	; 0x34
   12928:	ldr	r0, [sp]
   1292c:	movw	r1, #10
   12930:	str	r1, [r0, #48]	; 0x30
   12934:	add	sp, sp, #4
   12938:	bx	lr
   1293c:	push	{fp, lr}
   12940:	mov	fp, sp
   12944:	sub	sp, sp, #16
   12948:	str	r0, [fp, #-4]
   1294c:	ldr	r0, [fp, #-4]
   12950:	bl	16fc0 <table_get_row_length@@Base>
   12954:	str	r0, [sp, #8]
   12958:	movw	r0, #0
   1295c:	str	r0, [sp, #4]
   12960:	ldr	r0, [sp, #4]
   12964:	ldr	r1, [sp, #8]
   12968:	cmp	r0, r1
   1296c:	bge	1298c <table_destroy@@Base+0x164>
   12970:	ldr	r0, [fp, #-4]
   12974:	ldr	r1, [sp, #4]
   12978:	bl	16f30 <table_row_destroy@@Base>
   1297c:	ldr	r0, [sp, #4]
   12980:	add	r0, r0, #1
   12984:	str	r0, [sp, #4]
   12988:	b	12960 <table_destroy@@Base+0x138>
   1298c:	ldr	r0, [fp, #-4]
   12990:	ldr	r0, [r0, #16]
   12994:	movw	r1, #0
   12998:	cmp	r0, r1
   1299c:	beq	129ac <table_destroy@@Base+0x184>
   129a0:	ldr	r0, [fp, #-4]
   129a4:	ldr	r0, [r0, #16]
   129a8:	bl	11fa0 <free@plt>
   129ac:	mov	sp, fp
   129b0:	pop	{fp, pc}
   129b4:	push	{fp, lr}
   129b8:	mov	fp, sp
   129bc:	sub	sp, sp, #16
   129c0:	str	r0, [fp, #-4]
   129c4:	ldr	r0, [fp, #-4]
   129c8:	bl	14ce0 <table_get_column_length@@Base>
   129cc:	str	r0, [sp, #8]
   129d0:	movw	r0, #0
   129d4:	str	r0, [sp, #4]
   129d8:	ldr	r0, [sp, #4]
   129dc:	ldr	r1, [sp, #8]
   129e0:	cmp	r0, r1
   129e4:	bge	12a04 <table_destroy@@Base+0x1dc>
   129e8:	ldr	r0, [fp, #-4]
   129ec:	ldr	r1, [sp, #4]
   129f0:	bl	14c94 <table_column_destroy@@Base>
   129f4:	ldr	r0, [sp, #4]
   129f8:	add	r0, r0, #1
   129fc:	str	r0, [sp, #4]
   12a00:	b	129d8 <table_destroy@@Base+0x1b0>
   12a04:	ldr	r0, [fp, #-4]
   12a08:	ldr	r0, [r0]
   12a0c:	movw	r1, #0
   12a10:	cmp	r0, r1
   12a14:	beq	12a24 <table_destroy@@Base+0x1fc>
   12a18:	ldr	r0, [fp, #-4]
   12a1c:	ldr	r0, [r0]
   12a20:	bl	11fa0 <free@plt>
   12a24:	mov	sp, fp
   12a28:	pop	{fp, pc}
   12a2c:	push	{fp, lr}
   12a30:	mov	fp, sp
   12a34:	sub	sp, sp, #8
   12a38:	str	r0, [sp, #4]
   12a3c:	ldr	r0, [sp, #4]
   12a40:	ldr	r0, [r0, #36]	; 0x24
   12a44:	movw	r1, #0
   12a48:	cmp	r0, r1
   12a4c:	beq	12a5c <table_destroy@@Base+0x234>
   12a50:	ldr	r0, [sp, #4]
   12a54:	ldr	r0, [r0, #36]	; 0x24
   12a58:	bl	11fa0 <free@plt>
   12a5c:	ldr	r0, [sp, #4]
   12a60:	ldr	r0, [r0, #40]	; 0x28
   12a64:	movw	r1, #0
   12a68:	cmp	r0, r1
   12a6c:	beq	12a7c <table_destroy@@Base+0x254>
   12a70:	ldr	r0, [sp, #4]
   12a74:	ldr	r0, [r0, #40]	; 0x28
   12a78:	bl	11fa0 <free@plt>
   12a7c:	ldr	r0, [sp, #4]
   12a80:	ldr	r0, [r0, #44]	; 0x2c
   12a84:	movw	r1, #0
   12a88:	cmp	r0, r1
   12a8c:	beq	12a9c <table_destroy@@Base+0x274>
   12a90:	ldr	r0, [sp, #4]
   12a94:	ldr	r0, [r0, #44]	; 0x2c
   12a98:	bl	11fa0 <free@plt>
   12a9c:	mov	sp, fp
   12aa0:	pop	{fp, pc}

00012aa4 <table_dupe@@Base>:
   12aa4:	push	{fp, lr}
   12aa8:	mov	fp, sp
   12aac:	sub	sp, sp, #152	; 0x98
   12ab0:	str	r0, [fp, #-4]
   12ab4:	ldr	r0, [fp, #-4]
   12ab8:	bl	16fc0 <table_get_row_length@@Base>
   12abc:	str	r0, [fp, #-8]
   12ac0:	ldr	r0, [fp, #-4]
   12ac4:	bl	14ce0 <table_get_column_length@@Base>
   12ac8:	str	r0, [fp, #-12]
   12acc:	bl	127a4 <table_new@@Base>
   12ad0:	str	r0, [fp, #-24]	; 0xffffffe8
   12ad4:	movw	r0, #0
   12ad8:	str	r0, [fp, #-16]
   12adc:	ldr	r0, [fp, #-16]
   12ae0:	ldr	r1, [fp, #-12]
   12ae4:	cmp	r0, r1
   12ae8:	bge	12b2c <table_dupe@@Base+0x88>
   12aec:	ldr	r0, [fp, #-4]
   12af0:	ldr	r1, [fp, #-16]
   12af4:	bl	14d94 <table_get_column_name@@Base>
   12af8:	str	r0, [fp, #-32]	; 0xffffffe0
   12afc:	ldr	r0, [fp, #-4]
   12b00:	ldr	r1, [fp, #-16]
   12b04:	bl	14dc8 <table_get_column_data_type@@Base>
   12b08:	str	r0, [fp, #-28]	; 0xffffffe4
   12b0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b10:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12b14:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b18:	bl	14dfc <table_add_column@@Base>
   12b1c:	ldr	r0, [fp, #-16]
   12b20:	add	r0, r0, #1
   12b24:	str	r0, [fp, #-16]
   12b28:	b	12adc <table_dupe@@Base+0x38>
   12b2c:	movw	r0, #0
   12b30:	str	r0, [fp, #-16]
   12b34:	ldr	r0, [fp, #-16]
   12b38:	ldr	r1, [fp, #-8]
   12b3c:	cmp	r0, r1
   12b40:	bge	1308c <table_dupe@@Base+0x5e8>
   12b44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b48:	bl	16fd8 <table_add_row@@Base>
   12b4c:	movw	r1, #0
   12b50:	str	r1, [fp, #-20]	; 0xffffffec
   12b54:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b58:	ldr	r1, [fp, #-12]
   12b5c:	cmp	r0, r1
   12b60:	bge	13078 <table_dupe@@Base+0x5d4>
   12b64:	ldr	r0, [fp, #-4]
   12b68:	ldr	r1, [fp, #-20]	; 0xffffffec
   12b6c:	bl	14dc8 <table_get_column_data_type@@Base>
   12b70:	mov	r1, r0
   12b74:	cmp	r0, #23
   12b78:	str	r1, [sp, #12]
   12b7c:	bhi	13064 <table_dupe@@Base+0x5c0>
   12b80:	add	r0, pc, #8
   12b84:	ldr	r1, [sp, #12]
   12b88:	ldr	r2, [r0, r1, lsl #2]
   12b8c:	add	pc, r0, r2
   12b90:	andeq	r0, r0, r0, rrx
   12b94:	andeq	r0, r0, ip, lsl #1
   12b98:	strheq	r0, [r0], -r8
   12b9c:	andeq	r0, r0, r4, ror #1
   12ba0:	andeq	r0, r0, r0, lsl r1
   12ba4:	andeq	r0, r0, ip, lsr r1
   12ba8:	andeq	r0, r0, r8, ror #2
   12bac:	muleq	r0, r4, r1
   12bb0:	andeq	r0, r0, r0, asr #3
   12bb4:	andeq	r0, r0, r0, lsl #4
   12bb8:	andeq	r0, r0, r0, asr #4
   12bbc:	andeq	r0, r0, ip, ror #4
   12bc0:	muleq	r0, r8, r2
   12bc4:	andeq	r0, r0, r4, asr #5
   12bc8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12bcc:	andeq	r0, r0, r0, lsr r3
   12bd0:	muleq	r0, ip, r3
   12bd4:	andeq	r0, r0, r8, asr #7
   12bd8:	strdeq	r0, [r0], -r4
   12bdc:	andeq	r0, r0, r4, asr r4
   12be0:	andeq	r0, r0, r0, lsl #9
   12be4:	andeq	r0, r0, r0, ror r3
   12be8:	andeq	r0, r0, r0, lsr #8
   12bec:	andeq	r0, r0, ip, lsr #9
   12bf0:	ldr	r0, [fp, #-4]
   12bf4:	ldr	r1, [fp, #-16]
   12bf8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12bfc:	bl	169e4 <table_get_int@@Base>
   12c00:	str	r0, [fp, #-36]	; 0xffffffdc
   12c04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c08:	ldr	r1, [fp, #-16]
   12c0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12c14:	bl	1810c <table_set_int@@Base>
   12c18:	b	13064 <table_dupe@@Base+0x5c0>
   12c1c:	ldr	r0, [fp, #-4]
   12c20:	ldr	r1, [fp, #-16]
   12c24:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c28:	bl	16a18 <table_get_uint@@Base>
   12c2c:	str	r0, [fp, #-40]	; 0xffffffd8
   12c30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c34:	ldr	r1, [fp, #-16]
   12c38:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12c40:	bl	1814c <table_set_uint@@Base>
   12c44:	b	13064 <table_dupe@@Base+0x5c0>
   12c48:	ldr	r0, [fp, #-4]
   12c4c:	ldr	r1, [fp, #-16]
   12c50:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c54:	bl	16a4c <table_get_int8@@Base>
   12c58:	strb	r0, [fp, #-41]	; 0xffffffd7
   12c5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c60:	ldr	r1, [fp, #-16]
   12c64:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c68:	ldrsb	r3, [fp, #-41]	; 0xffffffd7
   12c6c:	bl	1818c <table_set_int8@@Base>
   12c70:	b	13064 <table_dupe@@Base+0x5c0>
   12c74:	ldr	r0, [fp, #-4]
   12c78:	ldr	r1, [fp, #-16]
   12c7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c80:	bl	16a80 <table_get_uint8@@Base>
   12c84:	strb	r0, [fp, #-42]	; 0xffffffd6
   12c88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c8c:	ldr	r1, [fp, #-16]
   12c90:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c94:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   12c98:	bl	181cc <table_set_uint8@@Base>
   12c9c:	b	13064 <table_dupe@@Base+0x5c0>
   12ca0:	ldr	r0, [fp, #-4]
   12ca4:	ldr	r1, [fp, #-16]
   12ca8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12cac:	bl	16ab4 <table_get_int16@@Base>
   12cb0:	strh	r0, [fp, #-44]	; 0xffffffd4
   12cb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12cb8:	ldr	r1, [fp, #-16]
   12cbc:	ldr	r2, [fp, #-20]	; 0xffffffec
   12cc0:	ldrsh	r3, [fp, #-44]	; 0xffffffd4
   12cc4:	bl	1820c <table_set_int16@@Base>
   12cc8:	b	13064 <table_dupe@@Base+0x5c0>
   12ccc:	ldr	r0, [fp, #-4]
   12cd0:	ldr	r1, [fp, #-16]
   12cd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   12cd8:	bl	16ae8 <table_get_uint16@@Base>
   12cdc:	strh	r0, [fp, #-46]	; 0xffffffd2
   12ce0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ce4:	ldr	r1, [fp, #-16]
   12ce8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12cec:	ldrh	r3, [fp, #-46]	; 0xffffffd2
   12cf0:	bl	1824c <table_set_uint16@@Base>
   12cf4:	b	13064 <table_dupe@@Base+0x5c0>
   12cf8:	ldr	r0, [fp, #-4]
   12cfc:	ldr	r1, [fp, #-16]
   12d00:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d04:	bl	16b1c <table_get_int32@@Base>
   12d08:	str	r0, [fp, #-52]	; 0xffffffcc
   12d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d10:	ldr	r1, [fp, #-16]
   12d14:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d18:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12d1c:	bl	1828c <table_set_int32@@Base>
   12d20:	b	13064 <table_dupe@@Base+0x5c0>
   12d24:	ldr	r0, [fp, #-4]
   12d28:	ldr	r1, [fp, #-16]
   12d2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d30:	bl	16b50 <table_get_uint32@@Base>
   12d34:	str	r0, [fp, #-56]	; 0xffffffc8
   12d38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d3c:	ldr	r1, [fp, #-16]
   12d40:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12d48:	bl	182cc <table_set_uint32@@Base>
   12d4c:	b	13064 <table_dupe@@Base+0x5c0>
   12d50:	ldr	r0, [fp, #-4]
   12d54:	ldr	r1, [fp, #-16]
   12d58:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d5c:	bl	16b84 <table_get_int64@@Base>
   12d60:	str	r1, [fp, #-60]	; 0xffffffc4
   12d64:	str	r0, [fp, #-64]	; 0xffffffc0
   12d68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d6c:	ldr	r1, [fp, #-16]
   12d70:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d74:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12d78:	ldr	ip, [fp, #-60]	; 0xffffffc4
   12d7c:	mov	lr, sp
   12d80:	str	ip, [lr, #4]
   12d84:	str	r3, [lr]
   12d88:	bl	1830c <table_set_int64@@Base>
   12d8c:	b	13064 <table_dupe@@Base+0x5c0>
   12d90:	ldr	r0, [fp, #-4]
   12d94:	ldr	r1, [fp, #-16]
   12d98:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d9c:	bl	16bc8 <table_get_uint64@@Base>
   12da0:	str	r1, [fp, #-68]	; 0xffffffbc
   12da4:	str	r0, [fp, #-72]	; 0xffffffb8
   12da8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12dac:	ldr	r1, [fp, #-16]
   12db0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12db4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12db8:	ldr	ip, [fp, #-68]	; 0xffffffbc
   12dbc:	mov	lr, sp
   12dc0:	str	ip, [lr, #4]
   12dc4:	str	r3, [lr]
   12dc8:	bl	18358 <table_set_uint64@@Base>
   12dcc:	b	13064 <table_dupe@@Base+0x5c0>
   12dd0:	ldr	r0, [fp, #-4]
   12dd4:	ldr	r1, [fp, #-16]
   12dd8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ddc:	bl	16c0c <table_get_short@@Base>
   12de0:	strh	r0, [fp, #-74]	; 0xffffffb6
   12de4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12de8:	ldr	r1, [fp, #-16]
   12dec:	ldr	r2, [fp, #-20]	; 0xffffffec
   12df0:	ldrsh	r3, [fp, #-74]	; 0xffffffb6
   12df4:	bl	183a4 <table_set_short@@Base>
   12df8:	b	13064 <table_dupe@@Base+0x5c0>
   12dfc:	ldr	r0, [fp, #-4]
   12e00:	ldr	r1, [fp, #-16]
   12e04:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e08:	bl	16c40 <table_get_ushort@@Base>
   12e0c:	strh	r0, [sp, #76]	; 0x4c
   12e10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12e14:	ldr	r1, [fp, #-16]
   12e18:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e1c:	ldrh	r3, [sp, #76]	; 0x4c
   12e20:	bl	183e4 <table_set_ushort@@Base>
   12e24:	b	13064 <table_dupe@@Base+0x5c0>
   12e28:	ldr	r0, [fp, #-4]
   12e2c:	ldr	r1, [fp, #-16]
   12e30:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e34:	bl	16c74 <table_get_long@@Base>
   12e38:	str	r0, [sp, #72]	; 0x48
   12e3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12e40:	ldr	r1, [fp, #-16]
   12e44:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e48:	ldr	r3, [sp, #72]	; 0x48
   12e4c:	bl	18424 <table_set_long@@Base>
   12e50:	b	13064 <table_dupe@@Base+0x5c0>
   12e54:	ldr	r0, [fp, #-4]
   12e58:	ldr	r1, [fp, #-16]
   12e5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e60:	bl	16ca8 <table_get_ulong@@Base>
   12e64:	str	r0, [sp, #68]	; 0x44
   12e68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12e6c:	ldr	r1, [fp, #-16]
   12e70:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e74:	ldr	r3, [sp, #68]	; 0x44
   12e78:	bl	18464 <table_set_ulong@@Base>
   12e7c:	b	13064 <table_dupe@@Base+0x5c0>
   12e80:	ldr	r0, [fp, #-4]
   12e84:	ldr	r1, [fp, #-16]
   12e88:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e8c:	bl	16cdc <table_get_llong@@Base>
   12e90:	str	r1, [sp, #60]	; 0x3c
   12e94:	str	r0, [sp, #56]	; 0x38
   12e98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12e9c:	ldr	r1, [fp, #-16]
   12ea0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ea4:	ldr	r3, [sp, #56]	; 0x38
   12ea8:	ldr	ip, [sp, #60]	; 0x3c
   12eac:	mov	lr, sp
   12eb0:	str	ip, [lr, #4]
   12eb4:	str	r3, [lr]
   12eb8:	bl	184a4 <table_set_llong@@Base>
   12ebc:	b	13064 <table_dupe@@Base+0x5c0>
   12ec0:	ldr	r0, [fp, #-4]
   12ec4:	ldr	r1, [fp, #-16]
   12ec8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ecc:	bl	16d20 <table_get_ullong@@Base>
   12ed0:	str	r1, [sp, #52]	; 0x34
   12ed4:	str	r0, [sp, #48]	; 0x30
   12ed8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12edc:	ldr	r1, [fp, #-16]
   12ee0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ee4:	ldr	r3, [sp, #48]	; 0x30
   12ee8:	ldr	ip, [sp, #52]	; 0x34
   12eec:	mov	lr, sp
   12ef0:	str	ip, [lr, #4]
   12ef4:	str	r3, [lr]
   12ef8:	bl	184f0 <table_set_ullong@@Base>
   12efc:	b	13064 <table_dupe@@Base+0x5c0>
   12f00:	ldr	r0, [fp, #-4]
   12f04:	ldr	r1, [fp, #-16]
   12f08:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f0c:	bl	16e68 <table_get_string@@Base>
   12f10:	str	r0, [sp, #44]	; 0x2c
   12f14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12f18:	ldr	r1, [fp, #-16]
   12f1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f20:	ldr	r3, [sp, #44]	; 0x2c
   12f24:	bl	185fc <table_set_string@@Base>
   12f28:	b	13064 <table_dupe@@Base+0x5c0>
   12f2c:	ldr	r0, [fp, #-4]
   12f30:	ldr	r1, [fp, #-16]
   12f34:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f38:	bl	16d64 <table_get_float@@Base>
   12f3c:	vstr	s0, [sp, #40]	; 0x28
   12f40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12f44:	ldr	r1, [fp, #-16]
   12f48:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f4c:	vldr	s0, [sp, #40]	; 0x28
   12f50:	bl	1853c <table_set_float@@Base>
   12f54:	b	13064 <table_dupe@@Base+0x5c0>
   12f58:	ldr	r0, [fp, #-4]
   12f5c:	ldr	r1, [fp, #-16]
   12f60:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f64:	bl	16d98 <table_get_double@@Base>
   12f68:	vstr	d0, [sp, #32]
   12f6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12f70:	ldr	r1, [fp, #-16]
   12f74:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f78:	vldr	d0, [sp, #32]
   12f7c:	bl	1857c <table_set_double@@Base>
   12f80:	b	13064 <table_dupe@@Base+0x5c0>
   12f84:	ldr	r0, [fp, #-4]
   12f88:	ldr	r1, [fp, #-16]
   12f8c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12f90:	bl	16dcc <table_get_ldouble@@Base>
   12f94:	vstr	d0, [sp, #24]
   12f98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12f9c:	ldr	r1, [fp, #-16]
   12fa0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12fa4:	vldr	d0, [sp, #24]
   12fa8:	bl	185bc <table_set_ldouble@@Base>
   12fac:	b	13064 <table_dupe@@Base+0x5c0>
   12fb0:	ldr	r0, [fp, #-4]
   12fb4:	ldr	r1, [fp, #-16]
   12fb8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12fbc:	bl	169ac <table_get_bool@@Base>
   12fc0:	and	r0, r0, #1
   12fc4:	strb	r0, [sp, #23]
   12fc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12fcc:	ldr	r1, [fp, #-16]
   12fd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12fd4:	ldrb	r3, [sp, #23]
   12fd8:	and	r3, r3, #1
   12fdc:	bl	180c8 <table_set_bool@@Base>
   12fe0:	b	13064 <table_dupe@@Base+0x5c0>
   12fe4:	ldr	r0, [fp, #-4]
   12fe8:	ldr	r1, [fp, #-16]
   12fec:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ff0:	bl	16e00 <table_get_char@@Base>
   12ff4:	strb	r0, [sp, #22]
   12ff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ffc:	ldr	r1, [fp, #-16]
   13000:	ldr	r2, [fp, #-20]	; 0xffffffec
   13004:	ldrb	r3, [sp, #22]
   13008:	bl	1863c <table_set_char@@Base>
   1300c:	b	13064 <table_dupe@@Base+0x5c0>
   13010:	ldr	r0, [fp, #-4]
   13014:	ldr	r1, [fp, #-16]
   13018:	ldr	r2, [fp, #-20]	; 0xffffffec
   1301c:	bl	16e34 <table_get_uchar@@Base>
   13020:	strb	r0, [sp, #21]
   13024:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13028:	ldr	r1, [fp, #-16]
   1302c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13030:	ldrb	r3, [sp, #21]
   13034:	bl	1867c <table_set_uchar@@Base>
   13038:	b	13064 <table_dupe@@Base+0x5c0>
   1303c:	ldr	r0, [fp, #-4]
   13040:	ldr	r1, [fp, #-16]
   13044:	ldr	r2, [fp, #-20]	; 0xffffffec
   13048:	bl	16e98 <table_get_ptr@@Base>
   1304c:	str	r0, [sp, #16]
   13050:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13054:	ldr	r1, [fp, #-16]
   13058:	ldr	r2, [fp, #-20]	; 0xffffffec
   1305c:	add	r3, sp, #16
   13060:	bl	186bc <table_set_ptr@@Base>
   13064:	b	13068 <table_dupe@@Base+0x5c4>
   13068:	ldr	r0, [fp, #-20]	; 0xffffffec
   1306c:	add	r0, r0, #1
   13070:	str	r0, [fp, #-20]	; 0xffffffec
   13074:	b	12b54 <table_dupe@@Base+0xb0>
   13078:	b	1307c <table_dupe@@Base+0x5d8>
   1307c:	ldr	r0, [fp, #-16]
   13080:	add	r0, r0, #1
   13084:	str	r0, [fp, #-16]
   13088:	b	12b34 <table_dupe@@Base+0x90>
   1308c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13090:	mov	sp, fp
   13094:	pop	{fp, pc}

00013098 <table_get_major_version@@Base>:
   13098:	movw	r0, #0
   1309c:	bx	lr

000130a0 <table_get_minor_version@@Base>:
   130a0:	movw	r0, #0
   130a4:	bx	lr

000130a8 <table_get_patch_version@@Base>:
   130a8:	movw	r0, #0
   130ac:	bx	lr

000130b0 <table_get_version@@Base>:
   130b0:	ldr	r0, [pc, #4]	; 130bc <table_get_version@@Base+0xc>
   130b4:	add	r0, pc, r0
   130b8:	bx	lr
   130bc:	andeq	r5, r0, r8, ror lr

000130c0 <table_get_callback_length@@Base>:
   130c0:	sub	sp, sp, #4
   130c4:	str	r0, [sp]
   130c8:	ldr	r0, [sp]
   130cc:	ldr	r0, [r0, #32]
   130d0:	add	sp, sp, #4
   130d4:	bx	lr

000130d8 <table_register_callback@@Base>:
   130d8:	push	{r4, sl, fp, lr}
   130dc:	add	fp, sp, #8
   130e0:	sub	sp, sp, #40	; 0x28
   130e4:	str	r0, [fp, #-12]
   130e8:	str	r1, [fp, #-16]
   130ec:	str	r2, [fp, #-20]	; 0xffffffec
   130f0:	str	r3, [sp, #24]
   130f4:	ldr	r0, [fp, #-12]
   130f8:	ldr	r1, [fp, #-16]
   130fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   13100:	bl	131b8 <table_register_callback@@Base+0xe0>
   13104:	str	r0, [sp, #20]
   13108:	ldr	r0, [sp, #20]
   1310c:	cmp	r0, #0
   13110:	ble	13138 <table_register_callback@@Base+0x60>
   13114:	ldr	r0, [sp, #24]
   13118:	ldr	r1, [fp, #-12]
   1311c:	ldr	r1, [r1, #44]	; 0x2c
   13120:	ldr	r2, [sp, #20]
   13124:	add	r1, r1, r2, lsl #2
   13128:	ldr	r2, [r1]
   1312c:	orr	r0, r2, r0
   13130:	str	r0, [r1]
   13134:	b	131b0 <table_register_callback@@Base+0xd8>
   13138:	ldr	r0, [fp, #-12]
   1313c:	ldr	r1, [r0, #32]
   13140:	ldr	r0, [r0, #48]	; 0x30
   13144:	udiv	r2, r1, r0
   13148:	mls	r0, r2, r0, r1
   1314c:	cmp	r0, #0
   13150:	bne	1315c <table_register_callback@@Base+0x84>
   13154:	ldr	r0, [fp, #-12]
   13158:	bl	13258 <table_register_callback@@Base+0x180>
   1315c:	ldr	r0, [fp, #-12]
   13160:	ldr	r1, [fp, #-12]
   13164:	str	r0, [sp, #16]
   13168:	mov	r0, r1
   1316c:	bl	130c0 <table_get_callback_length@@Base>
   13170:	ldr	r2, [fp, #-16]
   13174:	ldr	r3, [fp, #-20]	; 0xffffffec
   13178:	ldr	r1, [sp, #24]
   1317c:	ldr	ip, [sp, #16]
   13180:	str	r0, [sp, #12]
   13184:	mov	r0, ip
   13188:	ldr	lr, [sp, #12]
   1318c:	str	r1, [sp, #8]
   13190:	mov	r1, lr
   13194:	ldr	r4, [sp, #8]
   13198:	str	r4, [sp]
   1319c:	bl	132fc <table_register_callback@@Base+0x224>
   131a0:	ldr	r0, [fp, #-12]
   131a4:	ldr	r1, [r0, #32]
   131a8:	add	r1, r1, #1
   131ac:	str	r1, [r0, #32]
   131b0:	sub	sp, fp, #8
   131b4:	pop	{r4, sl, fp, pc}
   131b8:	sub	sp, sp, #20
   131bc:	str	r0, [sp, #12]
   131c0:	str	r1, [sp, #8]
   131c4:	str	r2, [sp, #4]
   131c8:	movw	r0, #0
   131cc:	str	r0, [sp]
   131d0:	ldr	r0, [sp]
   131d4:	ldr	r1, [sp, #12]
   131d8:	ldr	r1, [r1, #32]
   131dc:	cmp	r0, r1
   131e0:	bge	13244 <table_register_callback@@Base+0x16c>
   131e4:	ldr	r0, [sp, #12]
   131e8:	ldr	r0, [r0, #36]	; 0x24
   131ec:	ldr	r1, [sp]
   131f0:	add	r0, r0, r1, lsl #2
   131f4:	ldr	r0, [r0]
   131f8:	ldr	r1, [sp, #8]
   131fc:	cmp	r0, r1
   13200:	bne	13230 <table_register_callback@@Base+0x158>
   13204:	ldr	r0, [sp, #12]
   13208:	ldr	r0, [r0, #40]	; 0x28
   1320c:	ldr	r1, [sp]
   13210:	add	r0, r0, r1, lsl #2
   13214:	ldr	r0, [r0]
   13218:	ldr	r1, [sp, #4]
   1321c:	cmp	r0, r1
   13220:	bne	13230 <table_register_callback@@Base+0x158>
   13224:	ldr	r0, [sp]
   13228:	str	r0, [sp, #16]
   1322c:	b	1324c <table_register_callback@@Base+0x174>
   13230:	b	13234 <table_register_callback@@Base+0x15c>
   13234:	ldr	r0, [sp]
   13238:	add	r0, r0, #1
   1323c:	str	r0, [sp]
   13240:	b	131d0 <table_register_callback@@Base+0xf8>
   13244:	mvn	r0, #0
   13248:	str	r0, [sp, #16]
   1324c:	ldr	r0, [sp, #16]
   13250:	add	sp, sp, #20
   13254:	bx	lr
   13258:	push	{fp, lr}
   1325c:	mov	fp, sp
   13260:	sub	sp, sp, #16
   13264:	str	r0, [fp, #-4]
   13268:	ldr	r0, [fp, #-4]
   1326c:	ldr	r1, [r0, #48]	; 0x30
   13270:	ldr	r2, [r0, #52]	; 0x34
   13274:	add	r1, r2, r1
   13278:	str	r1, [r0, #52]	; 0x34
   1327c:	ldr	r0, [fp, #-4]
   13280:	ldr	r1, [r0, #36]	; 0x24
   13284:	ldr	r0, [r0, #52]	; 0x34
   13288:	lsl	r0, r0, #2
   1328c:	str	r0, [sp, #8]
   13290:	mov	r0, r1
   13294:	ldr	r1, [sp, #8]
   13298:	bl	11fb8 <realloc@plt>
   1329c:	ldr	r1, [fp, #-4]
   132a0:	str	r0, [r1, #36]	; 0x24
   132a4:	ldr	r0, [fp, #-4]
   132a8:	ldr	r1, [r0, #40]	; 0x28
   132ac:	ldr	r0, [r0, #52]	; 0x34
   132b0:	lsl	r0, r0, #2
   132b4:	str	r0, [sp, #4]
   132b8:	mov	r0, r1
   132bc:	ldr	r1, [sp, #4]
   132c0:	bl	11fb8 <realloc@plt>
   132c4:	ldr	r1, [fp, #-4]
   132c8:	str	r0, [r1, #40]	; 0x28
   132cc:	ldr	r0, [fp, #-4]
   132d0:	ldr	r1, [r0, #44]	; 0x2c
   132d4:	ldr	r0, [r0, #52]	; 0x34
   132d8:	lsl	r0, r0, #2
   132dc:	str	r0, [sp]
   132e0:	mov	r0, r1
   132e4:	ldr	r1, [sp]
   132e8:	bl	11fb8 <realloc@plt>
   132ec:	ldr	r1, [fp, #-4]
   132f0:	str	r0, [r1, #44]	; 0x2c
   132f4:	mov	sp, fp
   132f8:	pop	{fp, pc}
   132fc:	sub	sp, sp, #16
   13300:	ldr	ip, [sp, #16]
   13304:	str	r0, [sp, #12]
   13308:	str	r1, [sp, #8]
   1330c:	str	r2, [sp, #4]
   13310:	str	r3, [sp]
   13314:	ldr	r0, [sp, #4]
   13318:	ldr	r1, [sp, #12]
   1331c:	ldr	r1, [r1, #36]	; 0x24
   13320:	ldr	r2, [sp, #8]
   13324:	str	r0, [r1, r2, lsl #2]
   13328:	ldr	r0, [sp]
   1332c:	ldr	r1, [sp, #12]
   13330:	ldr	r1, [r1, #40]	; 0x28
   13334:	ldr	r2, [sp, #8]
   13338:	str	r0, [r1, r2, lsl #2]
   1333c:	ldr	r0, [sp, #16]
   13340:	ldr	r1, [sp, #12]
   13344:	ldr	r1, [r1, #44]	; 0x2c
   13348:	ldr	r2, [sp, #8]
   1334c:	add	r1, r1, r2, lsl #2
   13350:	str	r0, [r1]
   13354:	add	sp, sp, #16
   13358:	bx	lr

0001335c <table_unregister_callback@@Base>:
   1335c:	push	{fp, lr}
   13360:	mov	fp, sp
   13364:	sub	sp, sp, #24
   13368:	str	r0, [fp, #-4]
   1336c:	str	r1, [fp, #-8]
   13370:	str	r2, [sp, #12]
   13374:	ldr	r0, [fp, #-4]
   13378:	ldr	r1, [fp, #-8]
   1337c:	ldr	r2, [sp, #12]
   13380:	bl	131b8 <table_register_callback@@Base+0xe0>
   13384:	str	r0, [sp, #4]
   13388:	ldr	r0, [sp, #4]
   1338c:	cmn	r0, #1
   13390:	beq	13440 <table_unregister_callback@@Base+0xe4>
   13394:	ldr	r0, [sp, #4]
   13398:	str	r0, [sp, #8]
   1339c:	ldr	r0, [sp, #8]
   133a0:	ldr	r1, [fp, #-4]
   133a4:	ldr	r1, [r1, #32]
   133a8:	sub	r1, r1, #1
   133ac:	cmp	r0, r1
   133b0:	bge	1340c <table_unregister_callback@@Base+0xb0>
   133b4:	ldr	r0, [fp, #-4]
   133b8:	ldr	r0, [r0, #36]	; 0x24
   133bc:	ldr	r1, [sp, #8]
   133c0:	add	r2, r0, r1, lsl #2
   133c4:	ldr	r2, [r2, #4]
   133c8:	str	r2, [r0, r1, lsl #2]
   133cc:	ldr	r0, [fp, #-4]
   133d0:	ldr	r0, [r0, #40]	; 0x28
   133d4:	ldr	r1, [sp, #8]
   133d8:	add	r2, r0, r1, lsl #2
   133dc:	ldr	r2, [r2, #4]
   133e0:	str	r2, [r0, r1, lsl #2]
   133e4:	ldr	r0, [fp, #-4]
   133e8:	ldr	r0, [r0, #44]	; 0x2c
   133ec:	ldr	r1, [sp, #8]
   133f0:	add	r0, r0, r1, lsl #2
   133f4:	ldr	r1, [r0, #4]
   133f8:	str	r1, [r0]
   133fc:	ldr	r0, [sp, #8]
   13400:	add	r0, r0, #1
   13404:	str	r0, [sp, #8]
   13408:	b	1339c <table_unregister_callback@@Base+0x40>
   1340c:	ldr	r0, [fp, #-4]
   13410:	ldr	r1, [r0, #32]
   13414:	sub	r1, r1, #1
   13418:	str	r1, [r0, #32]
   1341c:	ldr	r0, [fp, #-4]
   13420:	ldr	r0, [r0, #48]	; 0x30
   13424:	udiv	r2, r1, r0
   13428:	mls	r0, r2, r0, r1
   1342c:	cmp	r0, #0
   13430:	bne	1343c <table_unregister_callback@@Base+0xe0>
   13434:	ldr	r0, [fp, #-4]
   13438:	bl	13448 <table_unregister_callback@@Base+0xec>
   1343c:	b	13440 <table_unregister_callback@@Base+0xe4>
   13440:	mov	sp, fp
   13444:	pop	{fp, pc}
   13448:	push	{fp, lr}
   1344c:	mov	fp, sp
   13450:	sub	sp, sp, #16
   13454:	str	r0, [fp, #-4]
   13458:	ldr	r0, [fp, #-4]
   1345c:	ldr	r0, [r0, #48]	; 0x30
   13460:	ldr	r1, [fp, #-4]
   13464:	ldr	r2, [r1, #52]	; 0x34
   13468:	sub	r0, r2, r0
   1346c:	str	r0, [r1, #52]	; 0x34
   13470:	ldr	r0, [fp, #-4]
   13474:	ldr	r0, [r0, #52]	; 0x34
   13478:	cmp	r0, #0
   1347c:	beq	134fc <table_unregister_callback@@Base+0x1a0>
   13480:	ldr	r0, [fp, #-4]
   13484:	ldr	r1, [r0, #36]	; 0x24
   13488:	ldr	r0, [r0, #52]	; 0x34
   1348c:	lsl	r0, r0, #2
   13490:	str	r0, [sp, #8]
   13494:	mov	r0, r1
   13498:	ldr	r1, [sp, #8]
   1349c:	bl	11fb8 <realloc@plt>
   134a0:	ldr	r1, [fp, #-4]
   134a4:	str	r0, [r1, #36]	; 0x24
   134a8:	ldr	r0, [fp, #-4]
   134ac:	ldr	r1, [r0, #40]	; 0x28
   134b0:	ldr	r0, [r0, #52]	; 0x34
   134b4:	lsl	r0, r0, #2
   134b8:	str	r0, [sp, #4]
   134bc:	mov	r0, r1
   134c0:	ldr	r1, [sp, #4]
   134c4:	bl	11fb8 <realloc@plt>
   134c8:	ldr	r1, [fp, #-4]
   134cc:	str	r0, [r1, #40]	; 0x28
   134d0:	ldr	r0, [fp, #-4]
   134d4:	ldr	r1, [r0, #44]	; 0x2c
   134d8:	ldr	r0, [r0, #52]	; 0x34
   134dc:	lsl	r0, r0, #2
   134e0:	str	r0, [sp]
   134e4:	mov	r0, r1
   134e8:	ldr	r1, [sp]
   134ec:	bl	11fb8 <realloc@plt>
   134f0:	ldr	r1, [fp, #-4]
   134f4:	str	r0, [r1, #44]	; 0x2c
   134f8:	b	1353c <table_unregister_callback@@Base+0x1e0>
   134fc:	ldr	r0, [fp, #-4]
   13500:	ldr	r0, [r0, #36]	; 0x24
   13504:	bl	11fa0 <free@plt>
   13508:	ldr	r0, [fp, #-4]
   1350c:	ldr	r0, [r0, #40]	; 0x28
   13510:	bl	11fa0 <free@plt>
   13514:	ldr	r0, [fp, #-4]
   13518:	ldr	r0, [r0, #44]	; 0x2c
   1351c:	bl	11fa0 <free@plt>
   13520:	ldr	r0, [fp, #-4]
   13524:	movw	r1, #0
   13528:	str	r1, [r0, #36]	; 0x24
   1352c:	ldr	r0, [fp, #-4]
   13530:	str	r1, [r0, #40]	; 0x28
   13534:	ldr	r0, [fp, #-4]
   13538:	str	r1, [r0, #44]	; 0x2c
   1353c:	mov	sp, fp
   13540:	pop	{fp, pc}

00013544 <table_notify@@Base>:
   13544:	push	{r4, sl, fp, lr}
   13548:	add	fp, sp, #8
   1354c:	sub	sp, sp, #32
   13550:	str	r0, [fp, #-12]
   13554:	str	r1, [fp, #-16]
   13558:	str	r2, [sp, #20]
   1355c:	str	r3, [sp, #16]
   13560:	movw	r0, #0
   13564:	str	r0, [sp, #12]
   13568:	ldr	r0, [sp, #12]
   1356c:	ldr	r1, [fp, #-12]
   13570:	ldr	r1, [r1, #32]
   13574:	cmp	r0, r1
   13578:	bge	13600 <table_notify@@Base+0xbc>
   1357c:	ldr	r0, [fp, #-12]
   13580:	ldr	r0, [r0, #44]	; 0x2c
   13584:	ldr	r1, [sp, #12]
   13588:	add	r0, r0, r1, lsl #2
   1358c:	ldr	r0, [r0]
   13590:	ldr	r1, [sp, #16]
   13594:	and	r0, r0, r1
   13598:	cmp	r0, #0
   1359c:	beq	135ec <table_notify@@Base+0xa8>
   135a0:	ldr	r0, [fp, #-12]
   135a4:	ldr	r1, [sp, #12]
   135a8:	ldr	r2, [r0, #36]	; 0x24
   135ac:	ldr	r3, [r0, #40]	; 0x28
   135b0:	ldr	r2, [r2, r1, lsl #2]
   135b4:	ldr	ip, [fp, #-16]
   135b8:	ldr	lr, [sp, #20]
   135bc:	ldr	r4, [sp, #16]
   135c0:	add	r1, r3, r1, lsl #2
   135c4:	ldr	r1, [r1]
   135c8:	str	r1, [sp, #8]
   135cc:	mov	r1, ip
   135d0:	str	r2, [sp, #4]
   135d4:	mov	r2, lr
   135d8:	mov	r3, r4
   135dc:	ldr	ip, [sp, #8]
   135e0:	str	ip, [sp]
   135e4:	ldr	lr, [sp, #4]
   135e8:	blx	lr
   135ec:	b	135f0 <table_notify@@Base+0xac>
   135f0:	ldr	r0, [sp, #12]
   135f4:	add	r0, r0, #1
   135f8:	str	r0, [sp, #12]
   135fc:	b	13568 <table_notify@@Base+0x24>
   13600:	sub	sp, fp, #8
   13604:	pop	{r4, sl, fp, pc}

00013608 <table_cell_init@@Base>:
   13608:	push	{fp, lr}
   1360c:	mov	fp, sp
   13610:	sub	sp, sp, #16
   13614:	str	r0, [fp, #-4]
   13618:	str	r1, [sp, #8]
   1361c:	str	r2, [sp, #4]
   13620:	ldr	r0, [fp, #-4]
   13624:	ldr	r1, [sp, #8]
   13628:	ldr	r2, [sp, #4]
   1362c:	bl	13648 <table_get_cell_ptr@@Base>
   13630:	str	r0, [sp]
   13634:	ldr	r0, [sp]
   13638:	movw	r1, #0
   1363c:	str	r1, [r0]
   13640:	mov	sp, fp
   13644:	pop	{fp, pc}

00013648 <table_get_cell_ptr@@Base>:
   13648:	push	{fp, lr}
   1364c:	mov	fp, sp
   13650:	sub	sp, sp, #16
   13654:	str	r0, [fp, #-4]
   13658:	str	r1, [sp, #8]
   1365c:	str	r2, [sp, #4]
   13660:	ldr	r0, [fp, #-4]
   13664:	ldr	r1, [sp, #8]
   13668:	bl	16f0c <table_get_row_ptr@@Base>
   1366c:	str	r0, [sp]
   13670:	ldr	r0, [sp]
   13674:	ldr	r0, [r0]
   13678:	ldr	r1, [sp, #4]
   1367c:	add	r0, r0, r1, lsl #2
   13680:	mov	sp, fp
   13684:	pop	{fp, pc}

00013688 <table_cell_destroy@@Base>:
   13688:	push	{fp, lr}
   1368c:	mov	fp, sp
   13690:	sub	sp, sp, #16
   13694:	str	r0, [fp, #-4]
   13698:	str	r1, [sp, #8]
   1369c:	str	r2, [sp, #4]
   136a0:	mov	r0, #0
   136a4:	str	r0, [sp]
   136a8:	ldr	r0, [fp, #-4]
   136ac:	ldr	r1, [sp, #4]
   136b0:	bl	14dc8 <table_get_column_data_type@@Base>
   136b4:	cmp	r0, #23
   136b8:	bne	136c4 <table_cell_destroy@@Base+0x3c>
   136bc:	b	136c0 <table_cell_destroy@@Base+0x38>
   136c0:	b	136fc <table_cell_destroy@@Base+0x74>
   136c4:	ldr	r0, [fp, #-4]
   136c8:	ldr	r1, [sp, #8]
   136cc:	ldr	r2, [sp, #4]
   136d0:	bl	13648 <table_get_cell_ptr@@Base>
   136d4:	str	r0, [sp]
   136d8:	ldr	r0, [sp]
   136dc:	ldr	r0, [r0]
   136e0:	movw	r1, #0
   136e4:	cmp	r0, r1
   136e8:	beq	136f8 <table_cell_destroy@@Base+0x70>
   136ec:	ldr	r0, [sp]
   136f0:	ldr	r0, [r0]
   136f4:	bl	11fa0 <free@plt>
   136f8:	b	136fc <table_cell_destroy@@Base+0x74>
   136fc:	mov	sp, fp
   13700:	pop	{fp, pc}

00013704 <table_cell_to_buffer@@Base>:
   13704:	push	{fp, lr}
   13708:	mov	fp, sp
   1370c:	sub	sp, sp, #296	; 0x128
   13710:	ldr	ip, [fp, #8]
   13714:	str	r0, [fp, #-4]
   13718:	str	r1, [fp, #-8]
   1371c:	str	r2, [fp, #-12]
   13720:	str	r3, [fp, #-16]
   13724:	mov	r0, #0
   13728:	str	r0, [fp, #-20]	; 0xffffffec
   1372c:	ldr	r0, [fp, #-4]
   13730:	ldr	r1, [fp, #-12]
   13734:	str	ip, [fp, #-24]	; 0xffffffe8
   13738:	bl	14dc8 <table_get_column_data_type@@Base>
   1373c:	mov	r1, r0
   13740:	cmp	r0, #23
   13744:	str	r1, [fp, #-28]	; 0xffffffe4
   13748:	bhi	13f4c <table_cell_to_buffer@@Base+0x848>
   1374c:	add	r0, pc, #8
   13750:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13754:	ldr	r2, [r0, r1, lsl #2]
   13758:	add	pc, r0, r2
   1375c:	andeq	r0, r0, r0, rrx
   13760:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   13764:	andeq	r0, r0, r0, lsl #2
   13768:	andeq	r0, r0, r8, asr #2
   1376c:	muleq	r0, r0, r1
   13770:	ldrdeq	r0, [r0], -r8
   13774:	andeq	r0, r0, r0, lsr #4
   13778:	andeq	r0, r0, r0, ror r2
   1377c:	andeq	r0, r0, r0, asr #5
   13780:	andeq	r0, r0, ip, lsr #6
   13784:	muleq	r0, r8, r3
   13788:	andeq	r0, r0, r0, ror #7
   1378c:	andeq	r0, r0, r8, lsr #8
   13790:	andeq	r0, r0, r8, ror r4
   13794:	andeq	r0, r0, r8, asr #9
   13798:	andeq	r0, r0, r4, lsr r5
   1379c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   137a0:	andeq	r0, r0, ip, lsr r6
   137a4:	andeq	r0, r0, r4, lsl #13
   137a8:	andeq	r0, r0, r4, lsl r7
   137ac:	andeq	r0, r0, ip, asr r7
   137b0:	andeq	r0, r0, r0, lsr #11
   137b4:	andeq	r0, r0, ip, asr #13
   137b8:	andeq	r0, r0, r4, lsr #15
   137bc:	ldr	r0, [fp, #-16]
   137c0:	ldr	r1, [fp, #8]
   137c4:	ldr	r2, [fp, #-4]
   137c8:	ldr	r3, [fp, #-8]
   137cc:	ldr	ip, [fp, #-12]
   137d0:	str	r0, [fp, #-32]	; 0xffffffe0
   137d4:	mov	r0, r2
   137d8:	str	r1, [fp, #-36]	; 0xffffffdc
   137dc:	mov	r1, r3
   137e0:	mov	r2, ip
   137e4:	bl	169e4 <table_get_int@@Base>
   137e8:	ldr	r1, [pc, #1988]	; 13fb4 <table_cell_to_buffer@@Base+0x8b0>
   137ec:	add	r2, pc, r1
   137f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   137f4:	str	r0, [fp, #-40]	; 0xffffffd8
   137f8:	mov	r0, r1
   137fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13800:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13804:	bl	12018 <snprintf@plt>
   13808:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   1380c:	ldr	r0, [fp, #-16]
   13810:	ldr	r1, [fp, #8]
   13814:	ldr	r2, [fp, #-4]
   13818:	ldr	r3, [fp, #-8]
   1381c:	ldr	ip, [fp, #-12]
   13820:	str	r0, [fp, #-44]	; 0xffffffd4
   13824:	mov	r0, r2
   13828:	str	r1, [fp, #-48]	; 0xffffffd0
   1382c:	mov	r1, r3
   13830:	mov	r2, ip
   13834:	bl	16a18 <table_get_uint@@Base>
   13838:	ldr	r1, [pc, #1904]	; 13fb0 <table_cell_to_buffer@@Base+0x8ac>
   1383c:	add	r2, pc, r1
   13840:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13844:	str	r0, [fp, #-52]	; 0xffffffcc
   13848:	mov	r0, r1
   1384c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   13850:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13854:	bl	12018 <snprintf@plt>
   13858:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   1385c:	ldr	r0, [fp, #-16]
   13860:	ldr	r1, [fp, #8]
   13864:	ldr	r2, [fp, #-4]
   13868:	ldr	r3, [fp, #-8]
   1386c:	ldr	ip, [fp, #-12]
   13870:	str	r0, [fp, #-56]	; 0xffffffc8
   13874:	mov	r0, r2
   13878:	str	r1, [fp, #-60]	; 0xffffffc4
   1387c:	mov	r1, r3
   13880:	mov	r2, ip
   13884:	bl	16a4c <table_get_int8@@Base>
   13888:	ldr	r1, [pc, #1820]	; 13fac <table_cell_to_buffer@@Base+0x8a8>
   1388c:	add	r2, pc, r1
   13890:	sxtb	r3, r0
   13894:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13898:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1389c:	bl	12018 <snprintf@plt>
   138a0:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   138a4:	ldr	r0, [fp, #-16]
   138a8:	ldr	r1, [fp, #8]
   138ac:	ldr	r2, [fp, #-4]
   138b0:	ldr	r3, [fp, #-8]
   138b4:	ldr	ip, [fp, #-12]
   138b8:	str	r0, [fp, #-64]	; 0xffffffc0
   138bc:	mov	r0, r2
   138c0:	str	r1, [fp, #-68]	; 0xffffffbc
   138c4:	mov	r1, r3
   138c8:	mov	r2, ip
   138cc:	bl	16a80 <table_get_uint8@@Base>
   138d0:	ldr	r1, [pc, #1744]	; 13fa8 <table_cell_to_buffer@@Base+0x8a4>
   138d4:	add	r2, pc, r1
   138d8:	and	r3, r0, #255	; 0xff
   138dc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138e0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   138e4:	bl	12018 <snprintf@plt>
   138e8:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   138ec:	ldr	r0, [fp, #-16]
   138f0:	ldr	r1, [fp, #8]
   138f4:	ldr	r2, [fp, #-4]
   138f8:	ldr	r3, [fp, #-8]
   138fc:	ldr	ip, [fp, #-12]
   13900:	str	r0, [fp, #-72]	; 0xffffffb8
   13904:	mov	r0, r2
   13908:	str	r1, [fp, #-76]	; 0xffffffb4
   1390c:	mov	r1, r3
   13910:	mov	r2, ip
   13914:	bl	16ab4 <table_get_int16@@Base>
   13918:	ldr	r1, [pc, #1668]	; 13fa4 <table_cell_to_buffer@@Base+0x8a0>
   1391c:	add	r2, pc, r1
   13920:	sxth	r3, r0
   13924:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13928:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1392c:	bl	12018 <snprintf@plt>
   13930:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13934:	ldr	r0, [fp, #-16]
   13938:	ldr	r1, [fp, #8]
   1393c:	ldr	r2, [fp, #-4]
   13940:	ldr	r3, [fp, #-8]
   13944:	ldr	ip, [fp, #-12]
   13948:	str	r0, [fp, #-80]	; 0xffffffb0
   1394c:	mov	r0, r2
   13950:	str	r1, [fp, #-84]	; 0xffffffac
   13954:	mov	r1, r3
   13958:	mov	r2, ip
   1395c:	bl	16ae8 <table_get_uint16@@Base>
   13960:	ldr	r1, [pc, #1592]	; 13fa0 <table_cell_to_buffer@@Base+0x89c>
   13964:	add	r2, pc, r1
   13968:	uxth	r3, r0
   1396c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13970:	ldr	r1, [fp, #-84]	; 0xffffffac
   13974:	bl	12018 <snprintf@plt>
   13978:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   1397c:	ldr	r0, [fp, #-16]
   13980:	ldr	r1, [fp, #8]
   13984:	ldr	r2, [fp, #-4]
   13988:	ldr	r3, [fp, #-8]
   1398c:	ldr	ip, [fp, #-12]
   13990:	str	r0, [fp, #-88]	; 0xffffffa8
   13994:	mov	r0, r2
   13998:	str	r1, [fp, #-92]	; 0xffffffa4
   1399c:	mov	r1, r3
   139a0:	mov	r2, ip
   139a4:	bl	16b1c <table_get_int32@@Base>
   139a8:	ldr	r1, [pc, #1516]	; 13f9c <table_cell_to_buffer@@Base+0x898>
   139ac:	add	r2, pc, r1
   139b0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   139b4:	str	r0, [fp, #-96]	; 0xffffffa0
   139b8:	mov	r0, r1
   139bc:	ldr	r1, [fp, #-92]	; 0xffffffa4
   139c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   139c4:	bl	12018 <snprintf@plt>
   139c8:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   139cc:	ldr	r0, [fp, #-16]
   139d0:	ldr	r1, [fp, #8]
   139d4:	ldr	r2, [fp, #-4]
   139d8:	ldr	r3, [fp, #-8]
   139dc:	ldr	ip, [fp, #-12]
   139e0:	str	r0, [fp, #-100]	; 0xffffff9c
   139e4:	mov	r0, r2
   139e8:	str	r1, [fp, #-104]	; 0xffffff98
   139ec:	mov	r1, r3
   139f0:	mov	r2, ip
   139f4:	bl	16b50 <table_get_uint32@@Base>
   139f8:	ldr	r1, [pc, #1432]	; 13f98 <table_cell_to_buffer@@Base+0x894>
   139fc:	add	r2, pc, r1
   13a00:	ldr	r1, [fp, #-100]	; 0xffffff9c
   13a04:	str	r0, [fp, #-108]	; 0xffffff94
   13a08:	mov	r0, r1
   13a0c:	ldr	r1, [fp, #-104]	; 0xffffff98
   13a10:	ldr	r3, [fp, #-108]	; 0xffffff94
   13a14:	bl	12018 <snprintf@plt>
   13a18:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13a1c:	ldr	r0, [fp, #-16]
   13a20:	ldr	r1, [fp, #8]
   13a24:	ldr	r2, [fp, #-4]
   13a28:	ldr	r3, [fp, #-8]
   13a2c:	ldr	ip, [fp, #-12]
   13a30:	str	r0, [fp, #-112]	; 0xffffff90
   13a34:	mov	r0, r2
   13a38:	str	r1, [fp, #-116]	; 0xffffff8c
   13a3c:	mov	r1, r3
   13a40:	mov	r2, ip
   13a44:	bl	16b84 <table_get_int64@@Base>
   13a48:	ldr	r2, [pc, #1348]	; 13f94 <table_cell_to_buffer@@Base+0x890>
   13a4c:	add	r2, pc, r2
   13a50:	mov	r3, sp
   13a54:	str	r1, [r3, #4]
   13a58:	str	r0, [r3]
   13a5c:	ldr	r0, [pc, #1364]	; 13fb8 <table_cell_to_buffer@@Base+0x8b4>
   13a60:	add	r0, pc, r0
   13a64:	ldr	r1, [fp, #-112]	; 0xffffff90
   13a68:	str	r0, [fp, #-120]	; 0xffffff88
   13a6c:	mov	r0, r1
   13a70:	ldr	r1, [fp, #-116]	; 0xffffff8c
   13a74:	ldr	r3, [fp, #-120]	; 0xffffff88
   13a78:	str	r2, [fp, #-124]	; 0xffffff84
   13a7c:	mov	r2, r3
   13a80:	bl	12018 <snprintf@plt>
   13a84:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13a88:	ldr	r0, [fp, #-16]
   13a8c:	ldr	r1, [fp, #8]
   13a90:	ldr	r2, [fp, #-4]
   13a94:	ldr	r3, [fp, #-8]
   13a98:	ldr	ip, [fp, #-12]
   13a9c:	str	r0, [fp, #-128]	; 0xffffff80
   13aa0:	mov	r0, r2
   13aa4:	str	r1, [fp, #-132]	; 0xffffff7c
   13aa8:	mov	r1, r3
   13aac:	mov	r2, ip
   13ab0:	bl	16bc8 <table_get_uint64@@Base>
   13ab4:	ldr	r2, [pc, #1236]	; 13f90 <table_cell_to_buffer@@Base+0x88c>
   13ab8:	add	r2, pc, r2
   13abc:	mov	r3, sp
   13ac0:	str	r1, [r3, #4]
   13ac4:	str	r0, [r3]
   13ac8:	ldr	r0, [pc, #1260]	; 13fbc <table_cell_to_buffer@@Base+0x8b8>
   13acc:	add	r0, pc, r0
   13ad0:	ldr	r1, [fp, #-128]	; 0xffffff80
   13ad4:	str	r0, [fp, #-136]	; 0xffffff78
   13ad8:	mov	r0, r1
   13adc:	ldr	r1, [fp, #-132]	; 0xffffff7c
   13ae0:	ldr	r3, [fp, #-136]	; 0xffffff78
   13ae4:	str	r2, [fp, #-140]	; 0xffffff74
   13ae8:	mov	r2, r3
   13aec:	bl	12018 <snprintf@plt>
   13af0:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13af4:	ldr	r0, [fp, #-16]
   13af8:	ldr	r1, [fp, #8]
   13afc:	ldr	r2, [fp, #-4]
   13b00:	ldr	r3, [fp, #-8]
   13b04:	ldr	ip, [fp, #-12]
   13b08:	str	r0, [fp, #-144]	; 0xffffff70
   13b0c:	mov	r0, r2
   13b10:	str	r1, [sp, #148]	; 0x94
   13b14:	mov	r1, r3
   13b18:	mov	r2, ip
   13b1c:	bl	16c0c <table_get_short@@Base>
   13b20:	ldr	r1, [pc, #1124]	; 13f8c <table_cell_to_buffer@@Base+0x888>
   13b24:	add	r2, pc, r1
   13b28:	sxth	r3, r0
   13b2c:	ldr	r0, [fp, #-144]	; 0xffffff70
   13b30:	ldr	r1, [sp, #148]	; 0x94
   13b34:	bl	12018 <snprintf@plt>
   13b38:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13b3c:	ldr	r0, [fp, #-16]
   13b40:	ldr	r1, [fp, #8]
   13b44:	ldr	r2, [fp, #-4]
   13b48:	ldr	r3, [fp, #-8]
   13b4c:	ldr	ip, [fp, #-12]
   13b50:	str	r0, [sp, #144]	; 0x90
   13b54:	mov	r0, r2
   13b58:	str	r1, [sp, #140]	; 0x8c
   13b5c:	mov	r1, r3
   13b60:	mov	r2, ip
   13b64:	bl	16c40 <table_get_ushort@@Base>
   13b68:	ldr	r1, [pc, #1048]	; 13f88 <table_cell_to_buffer@@Base+0x884>
   13b6c:	add	r2, pc, r1
   13b70:	uxth	r3, r0
   13b74:	ldr	r0, [sp, #144]	; 0x90
   13b78:	ldr	r1, [sp, #140]	; 0x8c
   13b7c:	bl	12018 <snprintf@plt>
   13b80:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13b84:	ldr	r0, [fp, #-16]
   13b88:	ldr	r1, [fp, #8]
   13b8c:	ldr	r2, [fp, #-4]
   13b90:	ldr	r3, [fp, #-8]
   13b94:	ldr	ip, [fp, #-12]
   13b98:	str	r0, [sp, #136]	; 0x88
   13b9c:	mov	r0, r2
   13ba0:	str	r1, [sp, #132]	; 0x84
   13ba4:	mov	r1, r3
   13ba8:	mov	r2, ip
   13bac:	bl	16c74 <table_get_long@@Base>
   13bb0:	ldr	r1, [pc, #972]	; 13f84 <table_cell_to_buffer@@Base+0x880>
   13bb4:	add	r2, pc, r1
   13bb8:	ldr	r1, [sp, #136]	; 0x88
   13bbc:	str	r0, [sp, #128]	; 0x80
   13bc0:	mov	r0, r1
   13bc4:	ldr	r1, [sp, #132]	; 0x84
   13bc8:	ldr	r3, [sp, #128]	; 0x80
   13bcc:	bl	12018 <snprintf@plt>
   13bd0:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13bd4:	ldr	r0, [fp, #-16]
   13bd8:	ldr	r1, [fp, #8]
   13bdc:	ldr	r2, [fp, #-4]
   13be0:	ldr	r3, [fp, #-8]
   13be4:	ldr	ip, [fp, #-12]
   13be8:	str	r0, [sp, #124]	; 0x7c
   13bec:	mov	r0, r2
   13bf0:	str	r1, [sp, #120]	; 0x78
   13bf4:	mov	r1, r3
   13bf8:	mov	r2, ip
   13bfc:	bl	16ca8 <table_get_ulong@@Base>
   13c00:	ldr	r1, [pc, #888]	; 13f80 <table_cell_to_buffer@@Base+0x87c>
   13c04:	add	r2, pc, r1
   13c08:	ldr	r1, [sp, #124]	; 0x7c
   13c0c:	str	r0, [sp, #116]	; 0x74
   13c10:	mov	r0, r1
   13c14:	ldr	r1, [sp, #120]	; 0x78
   13c18:	ldr	r3, [sp, #116]	; 0x74
   13c1c:	bl	12018 <snprintf@plt>
   13c20:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13c24:	ldr	r0, [fp, #-16]
   13c28:	ldr	r1, [fp, #8]
   13c2c:	ldr	r2, [fp, #-4]
   13c30:	ldr	r3, [fp, #-8]
   13c34:	ldr	ip, [fp, #-12]
   13c38:	str	r0, [sp, #112]	; 0x70
   13c3c:	mov	r0, r2
   13c40:	str	r1, [sp, #108]	; 0x6c
   13c44:	mov	r1, r3
   13c48:	mov	r2, ip
   13c4c:	bl	16cdc <table_get_llong@@Base>
   13c50:	ldr	r2, [pc, #804]	; 13f7c <table_cell_to_buffer@@Base+0x878>
   13c54:	add	r2, pc, r2
   13c58:	mov	r3, sp
   13c5c:	str	r1, [r3, #4]
   13c60:	str	r0, [r3]
   13c64:	ldr	r0, [pc, #852]	; 13fc0 <table_cell_to_buffer@@Base+0x8bc>
   13c68:	add	r0, pc, r0
   13c6c:	ldr	r1, [sp, #112]	; 0x70
   13c70:	str	r0, [sp, #104]	; 0x68
   13c74:	mov	r0, r1
   13c78:	ldr	r1, [sp, #108]	; 0x6c
   13c7c:	ldr	r3, [sp, #104]	; 0x68
   13c80:	str	r2, [sp, #100]	; 0x64
   13c84:	mov	r2, r3
   13c88:	bl	12018 <snprintf@plt>
   13c8c:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13c90:	ldr	r0, [fp, #-16]
   13c94:	ldr	r1, [fp, #8]
   13c98:	ldr	r2, [fp, #-4]
   13c9c:	ldr	r3, [fp, #-8]
   13ca0:	ldr	ip, [fp, #-12]
   13ca4:	str	r0, [sp, #96]	; 0x60
   13ca8:	mov	r0, r2
   13cac:	str	r1, [sp, #92]	; 0x5c
   13cb0:	mov	r1, r3
   13cb4:	mov	r2, ip
   13cb8:	bl	16d20 <table_get_ullong@@Base>
   13cbc:	ldr	r2, [pc, #692]	; 13f78 <table_cell_to_buffer@@Base+0x874>
   13cc0:	add	r2, pc, r2
   13cc4:	mov	r3, sp
   13cc8:	str	r1, [r3, #4]
   13ccc:	str	r0, [r3]
   13cd0:	ldr	r0, [pc, #748]	; 13fc4 <table_cell_to_buffer@@Base+0x8c0>
   13cd4:	add	r0, pc, r0
   13cd8:	ldr	r1, [sp, #96]	; 0x60
   13cdc:	str	r0, [sp, #88]	; 0x58
   13ce0:	mov	r0, r1
   13ce4:	ldr	r1, [sp, #92]	; 0x5c
   13ce8:	ldr	r3, [sp, #88]	; 0x58
   13cec:	str	r2, [sp, #84]	; 0x54
   13cf0:	mov	r2, r3
   13cf4:	bl	12018 <snprintf@plt>
   13cf8:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13cfc:	ldr	r0, [fp, #-16]
   13d00:	ldr	r1, [fp, #8]
   13d04:	ldr	r2, [fp, #-4]
   13d08:	ldr	r3, [fp, #-8]
   13d0c:	ldr	ip, [fp, #-12]
   13d10:	str	r0, [sp, #80]	; 0x50
   13d14:	mov	r0, r2
   13d18:	str	r1, [sp, #76]	; 0x4c
   13d1c:	mov	r1, r3
   13d20:	mov	r2, ip
   13d24:	bl	16e68 <table_get_string@@Base>
   13d28:	ldr	r1, [pc, #580]	; 13f74 <table_cell_to_buffer@@Base+0x870>
   13d2c:	add	r2, pc, r1
   13d30:	ldr	r1, [sp, #80]	; 0x50
   13d34:	str	r0, [sp, #72]	; 0x48
   13d38:	mov	r0, r1
   13d3c:	ldr	r1, [sp, #76]	; 0x4c
   13d40:	ldr	r3, [sp, #72]	; 0x48
   13d44:	bl	12018 <snprintf@plt>
   13d48:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13d4c:	ldr	r0, [fp, #-16]
   13d50:	ldr	r1, [fp, #8]
   13d54:	ldr	r2, [fp, #-4]
   13d58:	ldr	r3, [fp, #-8]
   13d5c:	ldr	ip, [fp, #-12]
   13d60:	str	r0, [sp, #68]	; 0x44
   13d64:	mov	r0, r2
   13d68:	str	r1, [sp, #64]	; 0x40
   13d6c:	mov	r1, r3
   13d70:	mov	r2, ip
   13d74:	bl	16d64 <table_get_float@@Base>
   13d78:	ldr	r0, [pc, #496]	; 13f70 <table_cell_to_buffer@@Base+0x86c>
   13d7c:	add	r2, pc, r0
   13d80:	vcvt.f64.f32	d16, s0
   13d84:	ldr	r0, [sp, #68]	; 0x44
   13d88:	ldr	r1, [sp, #64]	; 0x40
   13d8c:	vstr	d16, [sp]
   13d90:	bl	12018 <snprintf@plt>
   13d94:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13d98:	ldr	r0, [fp, #-16]
   13d9c:	ldr	r1, [fp, #8]
   13da0:	ldr	r2, [fp, #-4]
   13da4:	ldr	r3, [fp, #-8]
   13da8:	ldr	ip, [fp, #-12]
   13dac:	str	r0, [sp, #60]	; 0x3c
   13db0:	mov	r0, r2
   13db4:	str	r1, [sp, #56]	; 0x38
   13db8:	mov	r1, r3
   13dbc:	mov	r2, ip
   13dc0:	bl	16d98 <table_get_double@@Base>
   13dc4:	ldr	r0, [pc, #416]	; 13f6c <table_cell_to_buffer@@Base+0x868>
   13dc8:	add	r2, pc, r0
   13dcc:	ldr	r0, [sp, #60]	; 0x3c
   13dd0:	ldr	r1, [sp, #56]	; 0x38
   13dd4:	vstr	d0, [sp]
   13dd8:	bl	12018 <snprintf@plt>
   13ddc:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13de0:	ldr	r0, [fp, #-16]
   13de4:	ldr	r1, [fp, #8]
   13de8:	ldr	r2, [fp, #-4]
   13dec:	ldr	r3, [fp, #-8]
   13df0:	ldr	ip, [fp, #-12]
   13df4:	str	r0, [sp, #52]	; 0x34
   13df8:	mov	r0, r2
   13dfc:	str	r1, [sp, #48]	; 0x30
   13e00:	mov	r1, r3
   13e04:	mov	r2, ip
   13e08:	bl	16dcc <table_get_ldouble@@Base>
   13e0c:	ldr	r0, [pc, #340]	; 13f68 <table_cell_to_buffer@@Base+0x864>
   13e10:	add	r2, pc, r0
   13e14:	ldr	r0, [sp, #52]	; 0x34
   13e18:	ldr	r1, [sp, #48]	; 0x30
   13e1c:	vstr	d0, [sp]
   13e20:	bl	12018 <snprintf@plt>
   13e24:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13e28:	ldr	r0, [fp, #-16]
   13e2c:	ldr	r1, [fp, #8]
   13e30:	ldr	r2, [fp, #-4]
   13e34:	ldr	r3, [fp, #-8]
   13e38:	ldr	ip, [fp, #-12]
   13e3c:	str	r0, [sp, #44]	; 0x2c
   13e40:	mov	r0, r2
   13e44:	str	r1, [sp, #40]	; 0x28
   13e48:	mov	r1, r3
   13e4c:	mov	r2, ip
   13e50:	bl	169ac <table_get_bool@@Base>
   13e54:	ldr	r1, [pc, #264]	; 13f64 <table_cell_to_buffer@@Base+0x860>
   13e58:	add	r2, pc, r1
   13e5c:	and	r3, r0, #1
   13e60:	ldr	r0, [sp, #44]	; 0x2c
   13e64:	ldr	r1, [sp, #40]	; 0x28
   13e68:	bl	12018 <snprintf@plt>
   13e6c:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13e70:	ldr	r0, [fp, #-16]
   13e74:	ldr	r1, [fp, #8]
   13e78:	ldr	r2, [fp, #-4]
   13e7c:	ldr	r3, [fp, #-8]
   13e80:	ldr	ip, [fp, #-12]
   13e84:	str	r0, [sp, #36]	; 0x24
   13e88:	mov	r0, r2
   13e8c:	str	r1, [sp, #32]
   13e90:	mov	r1, r3
   13e94:	mov	r2, ip
   13e98:	bl	16e00 <table_get_char@@Base>
   13e9c:	ldr	r1, [pc, #188]	; 13f60 <table_cell_to_buffer@@Base+0x85c>
   13ea0:	add	r2, pc, r1
   13ea4:	and	r3, r0, #255	; 0xff
   13ea8:	ldr	r0, [sp, #36]	; 0x24
   13eac:	ldr	r1, [sp, #32]
   13eb0:	bl	12018 <snprintf@plt>
   13eb4:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13eb8:	ldr	r0, [fp, #-16]
   13ebc:	ldr	r1, [fp, #8]
   13ec0:	ldr	r2, [fp, #-4]
   13ec4:	ldr	r3, [fp, #-8]
   13ec8:	ldr	ip, [fp, #-12]
   13ecc:	str	r0, [sp, #28]
   13ed0:	mov	r0, r2
   13ed4:	str	r1, [sp, #24]
   13ed8:	mov	r1, r3
   13edc:	mov	r2, ip
   13ee0:	bl	16e34 <table_get_uchar@@Base>
   13ee4:	ldr	r1, [pc, #112]	; 13f5c <table_cell_to_buffer@@Base+0x858>
   13ee8:	add	r2, pc, r1
   13eec:	and	r3, r0, #255	; 0xff
   13ef0:	ldr	r0, [sp, #28]
   13ef4:	ldr	r1, [sp, #24]
   13ef8:	bl	12018 <snprintf@plt>
   13efc:	b	13f4c <table_cell_to_buffer@@Base+0x848>
   13f00:	ldr	r0, [fp, #-16]
   13f04:	ldr	r1, [fp, #8]
   13f08:	ldr	r2, [fp, #-4]
   13f0c:	ldr	r3, [fp, #-8]
   13f10:	ldr	ip, [fp, #-12]
   13f14:	str	r0, [sp, #20]
   13f18:	mov	r0, r2
   13f1c:	str	r1, [sp, #16]
   13f20:	mov	r1, r3
   13f24:	mov	r2, ip
   13f28:	bl	16e98 <table_get_ptr@@Base>
   13f2c:	ldr	r1, [pc, #36]	; 13f58 <table_cell_to_buffer@@Base+0x854>
   13f30:	add	r2, pc, r1
   13f34:	ldr	r1, [sp, #20]
   13f38:	str	r0, [sp, #12]
   13f3c:	mov	r0, r1
   13f40:	ldr	r1, [sp, #16]
   13f44:	ldr	r3, [sp, #12]
   13f48:	bl	12018 <snprintf@plt>
   13f4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13f50:	mov	sp, fp
   13f54:	pop	{fp, pc}
   13f58:	andeq	r5, r0, r2, lsr r0
   13f5c:	andeq	r5, r0, r7, ror r0
   13f60:	strheq	r5, [r0], -pc	; <UNPREDICTABLE>
   13f64:	andeq	r5, r0, ip, lsr r0
   13f68:	andeq	r5, r0, fp, asr #2
   13f6c:	andeq	r5, r0, pc, lsl #3
   13f70:	ldrdeq	r5, [r0], -r8
   13f74:	andeq	r5, r0, r5, lsr #4
   13f78:	andeq	r5, r0, ip, ror r2
   13f7c:	andeq	r5, r0, r3, ror #5
   13f80:	andeq	r5, r0, r9, asr #6
   13f84:	muleq	r0, r5, r3
   13f88:	ldrdeq	r5, [r0], -r9
   13f8c:	andeq	r5, r0, sp, lsl r4
   13f90:	andeq	r5, r0, r4, lsl #9
   13f94:	andeq	r5, r0, fp, ror #9
   13f98:	andeq	r5, r0, r8, lsr r5
   13f9c:	andeq	r5, r0, r8, ror #9
   13fa0:	ldrdeq	r5, [r0], -r0
   13fa4:	andeq	r5, r0, r8, ror r5
   13fa8:	andeq	r5, r0, r0, ror #12
   13fac:	andeq	r5, r0, r8, lsl #12
   13fb0:	strdeq	r5, [r0], -r8
   13fb4:	andeq	r5, r0, r8, lsr #13
   13fb8:	ldrdeq	r5, [r0], -r7
   13fbc:	andeq	r5, r0, r0, ror r4
   13fc0:	andeq	r5, r0, pc, asr #5
   13fc4:	andeq	r5, r0, r8, ror #4

00013fc8 <table_cell_from_buffer@@Base>:
   13fc8:	push	{r4, r5, fp, lr}
   13fcc:	add	fp, sp, #8
   13fd0:	sub	sp, sp, #520	; 0x208
   13fd4:	str	r0, [fp, #-12]
   13fd8:	str	r1, [fp, #-16]
   13fdc:	str	r2, [fp, #-20]	; 0xffffffec
   13fe0:	str	r3, [fp, #-24]	; 0xffffffe8
   13fe4:	mov	r0, #0
   13fe8:	str	r0, [fp, #-28]	; 0xffffffe4
   13fec:	ldr	r0, [fp, #-12]
   13ff0:	ldr	r1, [fp, #-20]	; 0xffffffec
   13ff4:	bl	14dc8 <table_get_column_data_type@@Base>
   13ff8:	mov	r1, r0
   13ffc:	cmp	r0, #23
   14000:	str	r1, [sp, #8]
   14004:	bhi	14b08 <table_cell_from_buffer@@Base+0xb40>
   14008:	add	r0, pc, #8
   1400c:	ldr	r1, [sp, #8]
   14010:	ldr	r2, [r0, r1, lsl #2]
   14014:	add	pc, r0, r2
   14018:	andeq	r0, r0, r0, rrx
   1401c:	andeq	r0, r0, ip, asr #1
   14020:	andeq	r0, r0, r8, lsr r1
   14024:	andeq	r0, r0, r4, lsr #3
   14028:	andeq	r0, r0, r0, lsl r2
   1402c:	andeq	r0, r0, ip, ror r2
   14030:	andeq	r0, r0, r8, ror #5
   14034:	andeq	r0, r0, r4, asr r3
   14038:	andeq	r0, r0, r0, asr #7
   1403c:	andeq	r0, r0, ip, lsr r4
   14040:			; <UNDEFINED> instruction: 0x000004b8
   14044:	andeq	r0, r0, r4, lsr #10
   14048:	muleq	r0, r0, r5
   1404c:	strdeq	r0, [r0], -ip
   14050:	andeq	r0, r0, r8, ror #12
   14054:	andeq	r0, r0, r4, ror #13
   14058:	andeq	r0, r0, ip, asr #15
   1405c:	andeq	r0, r0, r8, lsr r8
   14060:	andeq	r0, r0, r4, lsr #17
   14064:	andeq	r0, r0, ip, lsr #19
   14068:	andeq	r0, r0, r8, lsl sl
   1406c:	andeq	r0, r0, r0, ror #14
   14070:	andeq	r0, r0, r0, lsl r9
   14074:	andeq	r0, r0, r4, lsl #21
   14078:	ldr	r0, [pc, #2800]	; 14b70 <table_cell_from_buffer@@Base+0xba8>
   1407c:	add	r1, pc, r0
   14080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14084:	sub	r2, fp, #32
   14088:	bl	12024 <__isoc99_sscanf@plt>
   1408c:	str	r0, [fp, #-36]	; 0xffffffdc
   14090:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14094:	mvn	r1, #0
   14098:	cmp	r1, r0
   1409c:	bne	140ac <table_cell_from_buffer@@Base+0xe4>
   140a0:	mvn	r0, #0
   140a4:	str	r0, [fp, #-28]	; 0xffffffe4
   140a8:	b	140e0 <table_cell_from_buffer@@Base+0x118>
   140ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   140b0:	movw	r1, #1
   140b4:	cmp	r1, r0
   140b8:	beq	140c8 <table_cell_from_buffer@@Base+0x100>
   140bc:	mvn	r0, #0
   140c0:	str	r0, [fp, #-28]	; 0xffffffe4
   140c4:	b	140dc <table_cell_from_buffer@@Base+0x114>
   140c8:	ldr	r0, [fp, #-12]
   140cc:	ldr	r1, [fp, #-16]
   140d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   140d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   140d8:	bl	1810c <table_set_int@@Base>
   140dc:	b	140e0 <table_cell_from_buffer@@Base+0x118>
   140e0:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   140e4:	ldr	r0, [pc, #2688]	; 14b6c <table_cell_from_buffer@@Base+0xba4>
   140e8:	add	r1, pc, r0
   140ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   140f0:	sub	r2, fp, #40	; 0x28
   140f4:	bl	12024 <__isoc99_sscanf@plt>
   140f8:	str	r0, [fp, #-44]	; 0xffffffd4
   140fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14100:	mvn	r1, #0
   14104:	cmp	r1, r0
   14108:	bne	14118 <table_cell_from_buffer@@Base+0x150>
   1410c:	mvn	r0, #0
   14110:	str	r0, [fp, #-28]	; 0xffffffe4
   14114:	b	1414c <table_cell_from_buffer@@Base+0x184>
   14118:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1411c:	movw	r1, #1
   14120:	cmp	r1, r0
   14124:	beq	14134 <table_cell_from_buffer@@Base+0x16c>
   14128:	mvn	r0, #0
   1412c:	str	r0, [fp, #-28]	; 0xffffffe4
   14130:	b	14148 <table_cell_from_buffer@@Base+0x180>
   14134:	ldr	r0, [fp, #-12]
   14138:	ldr	r1, [fp, #-16]
   1413c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14140:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14144:	bl	1814c <table_set_uint@@Base>
   14148:	b	1414c <table_cell_from_buffer@@Base+0x184>
   1414c:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14150:	ldr	r0, [pc, #2576]	; 14b68 <table_cell_from_buffer@@Base+0xba0>
   14154:	add	r1, pc, r0
   14158:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1415c:	sub	r2, fp, #45	; 0x2d
   14160:	bl	12024 <__isoc99_sscanf@plt>
   14164:	str	r0, [fp, #-52]	; 0xffffffcc
   14168:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1416c:	mvn	r1, #0
   14170:	cmp	r1, r0
   14174:	bne	14184 <table_cell_from_buffer@@Base+0x1bc>
   14178:	mvn	r0, #0
   1417c:	str	r0, [fp, #-28]	; 0xffffffe4
   14180:	b	141b8 <table_cell_from_buffer@@Base+0x1f0>
   14184:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14188:	movw	r1, #1
   1418c:	cmp	r1, r0
   14190:	beq	141a0 <table_cell_from_buffer@@Base+0x1d8>
   14194:	mvn	r0, #0
   14198:	str	r0, [fp, #-28]	; 0xffffffe4
   1419c:	b	141b4 <table_cell_from_buffer@@Base+0x1ec>
   141a0:	ldr	r0, [fp, #-12]
   141a4:	ldr	r1, [fp, #-16]
   141a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   141ac:	ldrsb	r3, [fp, #-45]	; 0xffffffd3
   141b0:	bl	1818c <table_set_int8@@Base>
   141b4:	b	141b8 <table_cell_from_buffer@@Base+0x1f0>
   141b8:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   141bc:	ldr	r0, [pc, #2464]	; 14b64 <table_cell_from_buffer@@Base+0xb9c>
   141c0:	add	r1, pc, r0
   141c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   141c8:	sub	r2, fp, #53	; 0x35
   141cc:	bl	12024 <__isoc99_sscanf@plt>
   141d0:	str	r0, [fp, #-60]	; 0xffffffc4
   141d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   141d8:	mvn	r1, #0
   141dc:	cmp	r1, r0
   141e0:	bne	141f0 <table_cell_from_buffer@@Base+0x228>
   141e4:	mvn	r0, #0
   141e8:	str	r0, [fp, #-28]	; 0xffffffe4
   141ec:	b	14224 <table_cell_from_buffer@@Base+0x25c>
   141f0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   141f4:	movw	r1, #1
   141f8:	cmp	r1, r0
   141fc:	beq	1420c <table_cell_from_buffer@@Base+0x244>
   14200:	mvn	r0, #0
   14204:	str	r0, [fp, #-28]	; 0xffffffe4
   14208:	b	14220 <table_cell_from_buffer@@Base+0x258>
   1420c:	ldr	r0, [fp, #-12]
   14210:	ldr	r1, [fp, #-16]
   14214:	ldr	r2, [fp, #-20]	; 0xffffffec
   14218:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   1421c:	bl	181cc <table_set_uint8@@Base>
   14220:	b	14224 <table_cell_from_buffer@@Base+0x25c>
   14224:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14228:	ldr	r0, [pc, #2352]	; 14b60 <table_cell_from_buffer@@Base+0xb98>
   1422c:	add	r1, pc, r0
   14230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14234:	sub	r2, fp, #62	; 0x3e
   14238:	bl	12024 <__isoc99_sscanf@plt>
   1423c:	str	r0, [fp, #-68]	; 0xffffffbc
   14240:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14244:	mvn	r1, #0
   14248:	cmp	r1, r0
   1424c:	bne	1425c <table_cell_from_buffer@@Base+0x294>
   14250:	mvn	r0, #0
   14254:	str	r0, [fp, #-28]	; 0xffffffe4
   14258:	b	14290 <table_cell_from_buffer@@Base+0x2c8>
   1425c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14260:	movw	r1, #1
   14264:	cmp	r1, r0
   14268:	beq	14278 <table_cell_from_buffer@@Base+0x2b0>
   1426c:	mvn	r0, #0
   14270:	str	r0, [fp, #-28]	; 0xffffffe4
   14274:	b	1428c <table_cell_from_buffer@@Base+0x2c4>
   14278:	ldr	r0, [fp, #-12]
   1427c:	ldr	r1, [fp, #-16]
   14280:	ldr	r2, [fp, #-20]	; 0xffffffec
   14284:	ldrsh	r3, [fp, #-62]	; 0xffffffc2
   14288:	bl	1820c <table_set_int16@@Base>
   1428c:	b	14290 <table_cell_from_buffer@@Base+0x2c8>
   14290:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14294:	ldr	r0, [pc, #2240]	; 14b5c <table_cell_from_buffer@@Base+0xb94>
   14298:	add	r1, pc, r0
   1429c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   142a0:	sub	r2, fp, #70	; 0x46
   142a4:	bl	12024 <__isoc99_sscanf@plt>
   142a8:	str	r0, [fp, #-76]	; 0xffffffb4
   142ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   142b0:	mvn	r1, #0
   142b4:	cmp	r1, r0
   142b8:	bne	142c8 <table_cell_from_buffer@@Base+0x300>
   142bc:	mvn	r0, #0
   142c0:	str	r0, [fp, #-28]	; 0xffffffe4
   142c4:	b	142fc <table_cell_from_buffer@@Base+0x334>
   142c8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   142cc:	movw	r1, #1
   142d0:	cmp	r1, r0
   142d4:	beq	142e4 <table_cell_from_buffer@@Base+0x31c>
   142d8:	mvn	r0, #0
   142dc:	str	r0, [fp, #-28]	; 0xffffffe4
   142e0:	b	142f8 <table_cell_from_buffer@@Base+0x330>
   142e4:	ldr	r0, [fp, #-12]
   142e8:	ldr	r1, [fp, #-16]
   142ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   142f0:	ldrh	r3, [fp, #-70]	; 0xffffffba
   142f4:	bl	1824c <table_set_uint16@@Base>
   142f8:	b	142fc <table_cell_from_buffer@@Base+0x334>
   142fc:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14300:	ldr	r0, [pc, #2128]	; 14b58 <table_cell_from_buffer@@Base+0xb90>
   14304:	add	r1, pc, r0
   14308:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1430c:	sub	r2, fp, #80	; 0x50
   14310:	bl	12024 <__isoc99_sscanf@plt>
   14314:	str	r0, [fp, #-84]	; 0xffffffac
   14318:	ldr	r0, [fp, #-84]	; 0xffffffac
   1431c:	mvn	r1, #0
   14320:	cmp	r1, r0
   14324:	bne	14334 <table_cell_from_buffer@@Base+0x36c>
   14328:	mvn	r0, #0
   1432c:	str	r0, [fp, #-28]	; 0xffffffe4
   14330:	b	14368 <table_cell_from_buffer@@Base+0x3a0>
   14334:	ldr	r0, [fp, #-84]	; 0xffffffac
   14338:	movw	r1, #1
   1433c:	cmp	r1, r0
   14340:	beq	14350 <table_cell_from_buffer@@Base+0x388>
   14344:	mvn	r0, #0
   14348:	str	r0, [fp, #-28]	; 0xffffffe4
   1434c:	b	14364 <table_cell_from_buffer@@Base+0x39c>
   14350:	ldr	r0, [fp, #-12]
   14354:	ldr	r1, [fp, #-16]
   14358:	ldr	r2, [fp, #-20]	; 0xffffffec
   1435c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   14360:	bl	1828c <table_set_int32@@Base>
   14364:	b	14368 <table_cell_from_buffer@@Base+0x3a0>
   14368:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   1436c:	ldr	r0, [pc, #2016]	; 14b54 <table_cell_from_buffer@@Base+0xb8c>
   14370:	add	r1, pc, r0
   14374:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14378:	sub	r2, fp, #88	; 0x58
   1437c:	bl	12024 <__isoc99_sscanf@plt>
   14380:	str	r0, [fp, #-92]	; 0xffffffa4
   14384:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14388:	mvn	r1, #0
   1438c:	cmp	r1, r0
   14390:	bne	143a0 <table_cell_from_buffer@@Base+0x3d8>
   14394:	mvn	r0, #0
   14398:	str	r0, [fp, #-28]	; 0xffffffe4
   1439c:	b	143d4 <table_cell_from_buffer@@Base+0x40c>
   143a0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   143a4:	movw	r1, #1
   143a8:	cmp	r1, r0
   143ac:	beq	143bc <table_cell_from_buffer@@Base+0x3f4>
   143b0:	mvn	r0, #0
   143b4:	str	r0, [fp, #-28]	; 0xffffffe4
   143b8:	b	143d0 <table_cell_from_buffer@@Base+0x408>
   143bc:	ldr	r0, [fp, #-12]
   143c0:	ldr	r1, [fp, #-16]
   143c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   143c8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   143cc:	bl	182cc <table_set_uint32@@Base>
   143d0:	b	143d4 <table_cell_from_buffer@@Base+0x40c>
   143d4:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   143d8:	ldr	r0, [pc, #1904]	; 14b50 <table_cell_from_buffer@@Base+0xb88>
   143dc:	add	r1, pc, r0
   143e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143e4:	sub	r2, fp, #104	; 0x68
   143e8:	bl	12024 <__isoc99_sscanf@plt>
   143ec:	str	r0, [fp, #-108]	; 0xffffff94
   143f0:	ldr	r0, [fp, #-108]	; 0xffffff94
   143f4:	mvn	r1, #0
   143f8:	cmp	r1, r0
   143fc:	bne	1440c <table_cell_from_buffer@@Base+0x444>
   14400:	mvn	r0, #0
   14404:	str	r0, [fp, #-28]	; 0xffffffe4
   14408:	b	14450 <table_cell_from_buffer@@Base+0x488>
   1440c:	ldr	r0, [fp, #-108]	; 0xffffff94
   14410:	movw	r1, #1
   14414:	cmp	r1, r0
   14418:	beq	14428 <table_cell_from_buffer@@Base+0x460>
   1441c:	mvn	r0, #0
   14420:	str	r0, [fp, #-28]	; 0xffffffe4
   14424:	b	1444c <table_cell_from_buffer@@Base+0x484>
   14428:	ldr	r0, [fp, #-12]
   1442c:	ldr	r1, [fp, #-16]
   14430:	ldr	r2, [fp, #-20]	; 0xffffffec
   14434:	ldr	r3, [fp, #-104]	; 0xffffff98
   14438:	ldr	ip, [fp, #-100]	; 0xffffff9c
   1443c:	mov	lr, sp
   14440:	str	ip, [lr, #4]
   14444:	str	r3, [lr]
   14448:	bl	1830c <table_set_int64@@Base>
   1444c:	b	14450 <table_cell_from_buffer@@Base+0x488>
   14450:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14454:	ldr	r0, [pc, #1776]	; 14b4c <table_cell_from_buffer@@Base+0xb84>
   14458:	add	r1, pc, r0
   1445c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14460:	sub	r2, fp, #120	; 0x78
   14464:	bl	12024 <__isoc99_sscanf@plt>
   14468:	str	r0, [fp, #-124]	; 0xffffff84
   1446c:	ldr	r0, [fp, #-124]	; 0xffffff84
   14470:	mvn	r1, #0
   14474:	cmp	r1, r0
   14478:	bne	14488 <table_cell_from_buffer@@Base+0x4c0>
   1447c:	mvn	r0, #0
   14480:	str	r0, [fp, #-28]	; 0xffffffe4
   14484:	b	144cc <table_cell_from_buffer@@Base+0x504>
   14488:	ldr	r0, [fp, #-124]	; 0xffffff84
   1448c:	movw	r1, #1
   14490:	cmp	r1, r0
   14494:	beq	144a4 <table_cell_from_buffer@@Base+0x4dc>
   14498:	mvn	r0, #0
   1449c:	str	r0, [fp, #-28]	; 0xffffffe4
   144a0:	b	144c8 <table_cell_from_buffer@@Base+0x500>
   144a4:	ldr	r0, [fp, #-12]
   144a8:	ldr	r1, [fp, #-16]
   144ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   144b0:	ldr	r3, [fp, #-120]	; 0xffffff88
   144b4:	ldr	ip, [fp, #-116]	; 0xffffff8c
   144b8:	mov	lr, sp
   144bc:	str	ip, [lr, #4]
   144c0:	str	r3, [lr]
   144c4:	bl	18358 <table_set_uint64@@Base>
   144c8:	b	144cc <table_cell_from_buffer@@Base+0x504>
   144cc:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   144d0:	ldr	r0, [pc, #1648]	; 14b48 <table_cell_from_buffer@@Base+0xb80>
   144d4:	add	r1, pc, r0
   144d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   144dc:	sub	r2, fp, #126	; 0x7e
   144e0:	bl	12024 <__isoc99_sscanf@plt>
   144e4:	str	r0, [fp, #-132]	; 0xffffff7c
   144e8:	ldr	r0, [fp, #-132]	; 0xffffff7c
   144ec:	mvn	r1, #0
   144f0:	cmp	r1, r0
   144f4:	bne	14504 <table_cell_from_buffer@@Base+0x53c>
   144f8:	mvn	r0, #0
   144fc:	str	r0, [fp, #-28]	; 0xffffffe4
   14500:	b	14538 <table_cell_from_buffer@@Base+0x570>
   14504:	ldr	r0, [fp, #-132]	; 0xffffff7c
   14508:	movw	r1, #1
   1450c:	cmp	r1, r0
   14510:	beq	14520 <table_cell_from_buffer@@Base+0x558>
   14514:	mvn	r0, #0
   14518:	str	r0, [fp, #-28]	; 0xffffffe4
   1451c:	b	14534 <table_cell_from_buffer@@Base+0x56c>
   14520:	ldr	r0, [fp, #-12]
   14524:	ldr	r1, [fp, #-16]
   14528:	ldr	r2, [fp, #-20]	; 0xffffffec
   1452c:	ldrsh	r3, [fp, #-126]	; 0xffffff82
   14530:	bl	183a4 <table_set_short@@Base>
   14534:	b	14538 <table_cell_from_buffer@@Base+0x570>
   14538:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   1453c:	ldr	r0, [pc, #1536]	; 14b44 <table_cell_from_buffer@@Base+0xb7c>
   14540:	add	r1, pc, r0
   14544:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14548:	sub	r2, fp, #134	; 0x86
   1454c:	bl	12024 <__isoc99_sscanf@plt>
   14550:	str	r0, [fp, #-140]	; 0xffffff74
   14554:	ldr	r0, [fp, #-140]	; 0xffffff74
   14558:	mvn	r1, #0
   1455c:	cmp	r1, r0
   14560:	bne	14570 <table_cell_from_buffer@@Base+0x5a8>
   14564:	mvn	r0, #0
   14568:	str	r0, [fp, #-28]	; 0xffffffe4
   1456c:	b	145a4 <table_cell_from_buffer@@Base+0x5dc>
   14570:	ldr	r0, [fp, #-140]	; 0xffffff74
   14574:	movw	r1, #1
   14578:	cmp	r1, r0
   1457c:	beq	1458c <table_cell_from_buffer@@Base+0x5c4>
   14580:	mvn	r0, #0
   14584:	str	r0, [fp, #-28]	; 0xffffffe4
   14588:	b	145a0 <table_cell_from_buffer@@Base+0x5d8>
   1458c:	ldr	r0, [fp, #-12]
   14590:	ldr	r1, [fp, #-16]
   14594:	ldr	r2, [fp, #-20]	; 0xffffffec
   14598:	ldrh	r3, [fp, #-134]	; 0xffffff7a
   1459c:	bl	183e4 <table_set_ushort@@Base>
   145a0:	b	145a4 <table_cell_from_buffer@@Base+0x5dc>
   145a4:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   145a8:	ldr	r0, [pc, #1424]	; 14b40 <table_cell_from_buffer@@Base+0xb78>
   145ac:	add	r1, pc, r0
   145b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145b4:	sub	r2, fp, #144	; 0x90
   145b8:	bl	12024 <__isoc99_sscanf@plt>
   145bc:	str	r0, [fp, #-148]	; 0xffffff6c
   145c0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   145c4:	mvn	r1, #0
   145c8:	cmp	r1, r0
   145cc:	bne	145dc <table_cell_from_buffer@@Base+0x614>
   145d0:	mvn	r0, #0
   145d4:	str	r0, [fp, #-28]	; 0xffffffe4
   145d8:	b	14610 <table_cell_from_buffer@@Base+0x648>
   145dc:	ldr	r0, [fp, #-148]	; 0xffffff6c
   145e0:	movw	r1, #1
   145e4:	cmp	r1, r0
   145e8:	beq	145f8 <table_cell_from_buffer@@Base+0x630>
   145ec:	mvn	r0, #0
   145f0:	str	r0, [fp, #-28]	; 0xffffffe4
   145f4:	b	1460c <table_cell_from_buffer@@Base+0x644>
   145f8:	ldr	r0, [fp, #-12]
   145fc:	ldr	r1, [fp, #-16]
   14600:	ldr	r2, [fp, #-20]	; 0xffffffec
   14604:	ldr	r3, [fp, #-144]	; 0xffffff70
   14608:	bl	18424 <table_set_long@@Base>
   1460c:	b	14610 <table_cell_from_buffer@@Base+0x648>
   14610:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14614:	ldr	r0, [pc, #1312]	; 14b3c <table_cell_from_buffer@@Base+0xb74>
   14618:	add	r1, pc, r0
   1461c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14620:	sub	r2, fp, #152	; 0x98
   14624:	bl	12024 <__isoc99_sscanf@plt>
   14628:	str	r0, [fp, #-156]	; 0xffffff64
   1462c:	ldr	r0, [fp, #-156]	; 0xffffff64
   14630:	mvn	r1, #0
   14634:	cmp	r1, r0
   14638:	bne	14648 <table_cell_from_buffer@@Base+0x680>
   1463c:	mvn	r0, #0
   14640:	str	r0, [fp, #-28]	; 0xffffffe4
   14644:	b	1467c <table_cell_from_buffer@@Base+0x6b4>
   14648:	ldr	r0, [fp, #-156]	; 0xffffff64
   1464c:	movw	r1, #1
   14650:	cmp	r1, r0
   14654:	beq	14664 <table_cell_from_buffer@@Base+0x69c>
   14658:	mvn	r0, #0
   1465c:	str	r0, [fp, #-28]	; 0xffffffe4
   14660:	b	14678 <table_cell_from_buffer@@Base+0x6b0>
   14664:	ldr	r0, [fp, #-12]
   14668:	ldr	r1, [fp, #-16]
   1466c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14670:	ldr	r3, [fp, #-152]	; 0xffffff68
   14674:	bl	18464 <table_set_ulong@@Base>
   14678:	b	1467c <table_cell_from_buffer@@Base+0x6b4>
   1467c:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14680:	ldr	r0, [pc, #1200]	; 14b38 <table_cell_from_buffer@@Base+0xb70>
   14684:	add	r1, pc, r0
   14688:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1468c:	sub	r2, fp, #168	; 0xa8
   14690:	bl	12024 <__isoc99_sscanf@plt>
   14694:	str	r0, [fp, #-172]	; 0xffffff54
   14698:	ldr	r0, [fp, #-172]	; 0xffffff54
   1469c:	mvn	r1, #0
   146a0:	cmp	r1, r0
   146a4:	bne	146b4 <table_cell_from_buffer@@Base+0x6ec>
   146a8:	mvn	r0, #0
   146ac:	str	r0, [fp, #-28]	; 0xffffffe4
   146b0:	b	146f8 <table_cell_from_buffer@@Base+0x730>
   146b4:	ldr	r0, [fp, #-172]	; 0xffffff54
   146b8:	movw	r1, #1
   146bc:	cmp	r1, r0
   146c0:	beq	146d0 <table_cell_from_buffer@@Base+0x708>
   146c4:	mvn	r0, #0
   146c8:	str	r0, [fp, #-28]	; 0xffffffe4
   146cc:	b	146f4 <table_cell_from_buffer@@Base+0x72c>
   146d0:	ldr	r0, [fp, #-12]
   146d4:	ldr	r1, [fp, #-16]
   146d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   146dc:	ldr	r3, [fp, #-168]	; 0xffffff58
   146e0:	ldr	ip, [fp, #-164]	; 0xffffff5c
   146e4:	mov	lr, sp
   146e8:	str	ip, [lr, #4]
   146ec:	str	r3, [lr]
   146f0:	bl	184a4 <table_set_llong@@Base>
   146f4:	b	146f8 <table_cell_from_buffer@@Base+0x730>
   146f8:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   146fc:	ldr	r0, [pc, #1072]	; 14b34 <table_cell_from_buffer@@Base+0xb6c>
   14700:	add	r1, pc, r0
   14704:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14708:	sub	r2, fp, #184	; 0xb8
   1470c:	bl	12024 <__isoc99_sscanf@plt>
   14710:	str	r0, [fp, #-188]	; 0xffffff44
   14714:	ldr	r0, [fp, #-188]	; 0xffffff44
   14718:	mvn	r1, #0
   1471c:	cmp	r1, r0
   14720:	bne	14730 <table_cell_from_buffer@@Base+0x768>
   14724:	mvn	r0, #0
   14728:	str	r0, [fp, #-28]	; 0xffffffe4
   1472c:	b	14774 <table_cell_from_buffer@@Base+0x7ac>
   14730:	ldr	r0, [fp, #-188]	; 0xffffff44
   14734:	movw	r1, #1
   14738:	cmp	r1, r0
   1473c:	beq	1474c <table_cell_from_buffer@@Base+0x784>
   14740:	mvn	r0, #0
   14744:	str	r0, [fp, #-28]	; 0xffffffe4
   14748:	b	14770 <table_cell_from_buffer@@Base+0x7a8>
   1474c:	ldr	r0, [fp, #-12]
   14750:	ldr	r1, [fp, #-16]
   14754:	ldr	r2, [fp, #-20]	; 0xffffffec
   14758:	ldr	r3, [fp, #-184]	; 0xffffff48
   1475c:	ldr	ip, [fp, #-180]	; 0xffffff4c
   14760:	mov	lr, sp
   14764:	str	ip, [lr, #4]
   14768:	str	r3, [lr]
   1476c:	bl	184f0 <table_set_ullong@@Base>
   14770:	b	14774 <table_cell_from_buffer@@Base+0x7ac>
   14774:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14778:	ldr	r0, [pc, #944]	; 14b30 <table_cell_from_buffer@@Base+0xb68>
   1477c:	add	r1, pc, r0
   14780:	add	r2, sp, #84	; 0x54
   14784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14788:	bl	12024 <__isoc99_sscanf@plt>
   1478c:	str	r0, [sp, #80]	; 0x50
   14790:	ldr	r0, [sp, #80]	; 0x50
   14794:	mvn	r1, #0
   14798:	cmp	r1, r0
   1479c:	bne	147ac <table_cell_from_buffer@@Base+0x7e4>
   147a0:	mvn	r0, #0
   147a4:	str	r0, [fp, #-28]	; 0xffffffe4
   147a8:	b	147e0 <table_cell_from_buffer@@Base+0x818>
   147ac:	ldr	r0, [sp, #80]	; 0x50
   147b0:	movw	r1, #1
   147b4:	cmp	r1, r0
   147b8:	beq	147c8 <table_cell_from_buffer@@Base+0x800>
   147bc:	mvn	r0, #0
   147c0:	str	r0, [fp, #-28]	; 0xffffffe4
   147c4:	b	147dc <table_cell_from_buffer@@Base+0x814>
   147c8:	add	r3, sp, #84	; 0x54
   147cc:	ldr	r0, [fp, #-12]
   147d0:	ldr	r1, [fp, #-16]
   147d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   147d8:	bl	185fc <table_set_string@@Base>
   147dc:	b	147e0 <table_cell_from_buffer@@Base+0x818>
   147e0:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   147e4:	ldr	r0, [pc, #832]	; 14b2c <table_cell_from_buffer@@Base+0xb64>
   147e8:	add	r1, pc, r0
   147ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   147f0:	add	r2, sp, #76	; 0x4c
   147f4:	bl	12024 <__isoc99_sscanf@plt>
   147f8:	str	r0, [sp, #72]	; 0x48
   147fc:	ldr	r0, [sp, #72]	; 0x48
   14800:	mvn	r1, #0
   14804:	cmp	r1, r0
   14808:	bne	14818 <table_cell_from_buffer@@Base+0x850>
   1480c:	mvn	r0, #0
   14810:	str	r0, [fp, #-28]	; 0xffffffe4
   14814:	b	1484c <table_cell_from_buffer@@Base+0x884>
   14818:	ldr	r0, [sp, #72]	; 0x48
   1481c:	movw	r1, #1
   14820:	cmp	r1, r0
   14824:	beq	14834 <table_cell_from_buffer@@Base+0x86c>
   14828:	mvn	r0, #0
   1482c:	str	r0, [fp, #-28]	; 0xffffffe4
   14830:	b	14848 <table_cell_from_buffer@@Base+0x880>
   14834:	ldr	r0, [fp, #-12]
   14838:	ldr	r1, [fp, #-16]
   1483c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14840:	vldr	s0, [sp, #76]	; 0x4c
   14844:	bl	1853c <table_set_float@@Base>
   14848:	b	1484c <table_cell_from_buffer@@Base+0x884>
   1484c:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14850:	ldr	r0, [pc, #720]	; 14b28 <table_cell_from_buffer@@Base+0xb60>
   14854:	add	r1, pc, r0
   14858:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1485c:	add	r2, sp, #64	; 0x40
   14860:	bl	12024 <__isoc99_sscanf@plt>
   14864:	str	r0, [sp, #60]	; 0x3c
   14868:	ldr	r0, [sp, #60]	; 0x3c
   1486c:	mvn	r1, #0
   14870:	cmp	r1, r0
   14874:	bne	14884 <table_cell_from_buffer@@Base+0x8bc>
   14878:	mvn	r0, #0
   1487c:	str	r0, [fp, #-28]	; 0xffffffe4
   14880:	b	148b8 <table_cell_from_buffer@@Base+0x8f0>
   14884:	ldr	r0, [sp, #60]	; 0x3c
   14888:	movw	r1, #1
   1488c:	cmp	r1, r0
   14890:	beq	148a0 <table_cell_from_buffer@@Base+0x8d8>
   14894:	mvn	r0, #0
   14898:	str	r0, [fp, #-28]	; 0xffffffe4
   1489c:	b	148b4 <table_cell_from_buffer@@Base+0x8ec>
   148a0:	ldr	r0, [fp, #-12]
   148a4:	ldr	r1, [fp, #-16]
   148a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   148ac:	vldr	d0, [sp, #64]	; 0x40
   148b0:	bl	1857c <table_set_double@@Base>
   148b4:	b	148b8 <table_cell_from_buffer@@Base+0x8f0>
   148b8:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   148bc:	ldr	r0, [pc, #608]	; 14b24 <table_cell_from_buffer@@Base+0xb5c>
   148c0:	add	r1, pc, r0
   148c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148c8:	add	r2, sp, #48	; 0x30
   148cc:	bl	12024 <__isoc99_sscanf@plt>
   148d0:	str	r0, [sp, #44]	; 0x2c
   148d4:	ldr	r0, [sp, #44]	; 0x2c
   148d8:	mvn	r1, #0
   148dc:	cmp	r1, r0
   148e0:	bne	148f0 <table_cell_from_buffer@@Base+0x928>
   148e4:	mvn	r0, #0
   148e8:	str	r0, [fp, #-28]	; 0xffffffe4
   148ec:	b	14924 <table_cell_from_buffer@@Base+0x95c>
   148f0:	ldr	r0, [sp, #44]	; 0x2c
   148f4:	movw	r1, #1
   148f8:	cmp	r1, r0
   148fc:	beq	1490c <table_cell_from_buffer@@Base+0x944>
   14900:	mvn	r0, #0
   14904:	str	r0, [fp, #-28]	; 0xffffffe4
   14908:	b	14920 <table_cell_from_buffer@@Base+0x958>
   1490c:	ldr	r0, [fp, #-12]
   14910:	ldr	r1, [fp, #-16]
   14914:	ldr	r2, [fp, #-20]	; 0xffffffec
   14918:	vldr	d0, [sp, #48]	; 0x30
   1491c:	bl	185bc <table_set_ldouble@@Base>
   14920:	b	14924 <table_cell_from_buffer@@Base+0x95c>
   14924:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14928:	ldr	r0, [pc, #496]	; 14b20 <table_cell_from_buffer@@Base+0xb58>
   1492c:	add	r1, pc, r0
   14930:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14934:	add	r2, sp, #40	; 0x28
   14938:	bl	12024 <__isoc99_sscanf@plt>
   1493c:	str	r0, [sp, #36]	; 0x24
   14940:	ldr	r0, [sp, #36]	; 0x24
   14944:	mvn	r1, #0
   14948:	cmp	r1, r0
   1494c:	bne	1495c <table_cell_from_buffer@@Base+0x994>
   14950:	mvn	r0, #0
   14954:	str	r0, [fp, #-28]	; 0xffffffe4
   14958:	b	149c0 <table_cell_from_buffer@@Base+0x9f8>
   1495c:	ldr	r0, [sp, #36]	; 0x24
   14960:	movw	r1, #1
   14964:	cmp	r1, r0
   14968:	beq	14978 <table_cell_from_buffer@@Base+0x9b0>
   1496c:	mvn	r0, #0
   14970:	str	r0, [fp, #-28]	; 0xffffffe4
   14974:	b	149bc <table_cell_from_buffer@@Base+0x9f4>
   14978:	ldr	r0, [sp, #40]	; 0x28
   1497c:	cmp	r0, #0
   14980:	beq	149a0 <table_cell_from_buffer@@Base+0x9d8>
   14984:	ldr	r0, [fp, #-12]
   14988:	ldr	r1, [fp, #-16]
   1498c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14990:	movw	r3, #1
   14994:	and	r3, r3, #1
   14998:	bl	180c8 <table_set_bool@@Base>
   1499c:	b	149b8 <table_cell_from_buffer@@Base+0x9f0>
   149a0:	ldr	r0, [fp, #-12]
   149a4:	ldr	r1, [fp, #-16]
   149a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   149ac:	movw	r3, #0
   149b0:	and	r3, r3, #1
   149b4:	bl	180c8 <table_set_bool@@Base>
   149b8:	b	149bc <table_cell_from_buffer@@Base+0x9f4>
   149bc:	b	149c0 <table_cell_from_buffer@@Base+0x9f8>
   149c0:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   149c4:	ldr	r0, [pc, #336]	; 14b1c <table_cell_from_buffer@@Base+0xb54>
   149c8:	add	r1, pc, r0
   149cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   149d0:	add	r2, sp, #35	; 0x23
   149d4:	bl	12024 <__isoc99_sscanf@plt>
   149d8:	str	r0, [sp, #28]
   149dc:	ldr	r0, [sp, #28]
   149e0:	mvn	r1, #0
   149e4:	cmp	r1, r0
   149e8:	bne	149f8 <table_cell_from_buffer@@Base+0xa30>
   149ec:	mvn	r0, #0
   149f0:	str	r0, [fp, #-28]	; 0xffffffe4
   149f4:	b	14a2c <table_cell_from_buffer@@Base+0xa64>
   149f8:	ldr	r0, [sp, #28]
   149fc:	movw	r1, #1
   14a00:	cmp	r1, r0
   14a04:	beq	14a14 <table_cell_from_buffer@@Base+0xa4c>
   14a08:	mvn	r0, #0
   14a0c:	str	r0, [fp, #-28]	; 0xffffffe4
   14a10:	b	14a28 <table_cell_from_buffer@@Base+0xa60>
   14a14:	ldr	r0, [fp, #-12]
   14a18:	ldr	r1, [fp, #-16]
   14a1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14a20:	ldrb	r3, [sp, #35]	; 0x23
   14a24:	bl	1863c <table_set_char@@Base>
   14a28:	b	14a2c <table_cell_from_buffer@@Base+0xa64>
   14a2c:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14a30:	ldr	r0, [pc, #224]	; 14b18 <table_cell_from_buffer@@Base+0xb50>
   14a34:	add	r1, pc, r0
   14a38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a3c:	add	r2, sp, #27
   14a40:	bl	12024 <__isoc99_sscanf@plt>
   14a44:	str	r0, [sp, #20]
   14a48:	ldr	r0, [sp, #20]
   14a4c:	mvn	r1, #0
   14a50:	cmp	r1, r0
   14a54:	bne	14a64 <table_cell_from_buffer@@Base+0xa9c>
   14a58:	mvn	r0, #0
   14a5c:	str	r0, [fp, #-28]	; 0xffffffe4
   14a60:	b	14a98 <table_cell_from_buffer@@Base+0xad0>
   14a64:	ldr	r0, [sp, #20]
   14a68:	movw	r1, #1
   14a6c:	cmp	r1, r0
   14a70:	beq	14a80 <table_cell_from_buffer@@Base+0xab8>
   14a74:	mvn	r0, #0
   14a78:	str	r0, [fp, #-28]	; 0xffffffe4
   14a7c:	b	14a94 <table_cell_from_buffer@@Base+0xacc>
   14a80:	ldr	r0, [fp, #-12]
   14a84:	ldr	r1, [fp, #-16]
   14a88:	ldr	r2, [fp, #-20]	; 0xffffffec
   14a8c:	ldrb	r3, [sp, #27]
   14a90:	bl	1867c <table_set_uchar@@Base>
   14a94:	b	14a98 <table_cell_from_buffer@@Base+0xad0>
   14a98:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14a9c:	ldr	r0, [pc, #112]	; 14b14 <table_cell_from_buffer@@Base+0xb4c>
   14aa0:	add	r1, pc, r0
   14aa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14aa8:	add	r2, sp, #16
   14aac:	bl	12024 <__isoc99_sscanf@plt>
   14ab0:	str	r0, [sp, #12]
   14ab4:	ldr	r0, [sp, #12]
   14ab8:	mvn	r1, #0
   14abc:	cmp	r1, r0
   14ac0:	bne	14ad0 <table_cell_from_buffer@@Base+0xb08>
   14ac4:	mvn	r0, #0
   14ac8:	str	r0, [fp, #-28]	; 0xffffffe4
   14acc:	b	14b04 <table_cell_from_buffer@@Base+0xb3c>
   14ad0:	ldr	r0, [sp, #12]
   14ad4:	movw	r1, #1
   14ad8:	cmp	r1, r0
   14adc:	beq	14aec <table_cell_from_buffer@@Base+0xb24>
   14ae0:	mvn	r0, #0
   14ae4:	str	r0, [fp, #-28]	; 0xffffffe4
   14ae8:	b	14b00 <table_cell_from_buffer@@Base+0xb38>
   14aec:	ldr	r0, [fp, #-12]
   14af0:	ldr	r1, [fp, #-16]
   14af4:	ldr	r2, [fp, #-20]	; 0xffffffec
   14af8:	ldr	r3, [sp, #16]
   14afc:	bl	186bc <table_set_ptr@@Base>
   14b00:	b	14b04 <table_cell_from_buffer@@Base+0xb3c>
   14b04:	b	14b08 <table_cell_from_buffer@@Base+0xb40>
   14b08:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14b0c:	sub	sp, fp, #8
   14b10:	pop	{r4, r5, fp, pc}
   14b14:	andeq	r4, r0, r2, asr #9
   14b18:	andeq	r4, r0, fp, lsr #10
   14b1c:	muleq	r0, r7, r5
   14b20:	andeq	r4, r0, r8, ror #10
   14b24:	muleq	r0, fp, r6
   14b28:	andeq	r4, r0, r3, lsl #14
   14b2c:	andeq	r4, r0, ip, ror #14
   14b30:	ldrdeq	r4, [r0], -r5
   14b34:	andeq	r4, r0, ip, lsr r8
   14b38:			; <UNDEFINED> instruction: 0x000048b3
   14b3c:	andeq	r4, r0, r5, lsr r9
   14b40:	muleq	r0, sp, r9
   14b44:	andeq	r4, r0, r5, lsl #20
   14b48:	andeq	r4, r0, sp, ror #20
   14b4c:	andeq	r4, r0, r4, ror #21
   14b50:	andeq	r4, r0, fp, asr fp
   14b54:	andeq	r4, r0, r4, asr #23
   14b58:	muleq	r0, r0, fp
   14b5c:	andeq	r4, r0, sp, lsr #25
   14b60:	andeq	r4, r0, r5, lsl sp
   14b64:	andeq	r4, r0, sl, lsr #27
   14b68:	andeq	r4, r0, r1, lsl lr
   14b6c:	andeq	r4, r0, ip, asr #28
   14b70:	andeq	r4, r0, r8, lsl lr

00014b74 <table_cell_nullify@@Base>:
   14b74:	push	{fp, lr}
   14b78:	mov	fp, sp
   14b7c:	sub	sp, sp, #16
   14b80:	str	r0, [fp, #-4]
   14b84:	str	r1, [sp, #8]
   14b88:	str	r2, [sp, #4]
   14b8c:	ldr	r0, [fp, #-4]
   14b90:	ldr	r1, [sp, #8]
   14b94:	ldr	r2, [sp, #4]
   14b98:	bl	13648 <table_get_cell_ptr@@Base>
   14b9c:	str	r0, [sp]
   14ba0:	ldr	r0, [sp]
   14ba4:	ldr	r0, [r0]
   14ba8:	movw	r1, #0
   14bac:	cmp	r0, r1
   14bb0:	beq	14bcc <table_cell_nullify@@Base+0x58>
   14bb4:	ldr	r0, [sp]
   14bb8:	ldr	r0, [r0]
   14bbc:	bl	11fa0 <free@plt>
   14bc0:	ldr	r0, [sp]
   14bc4:	movw	r1, #0
   14bc8:	str	r1, [r0]
   14bcc:	movw	r0, #0
   14bd0:	mov	sp, fp
   14bd4:	pop	{fp, pc}

00014bd8 <table_column_init@@Base>:
   14bd8:	push	{fp, lr}
   14bdc:	mov	fp, sp
   14be0:	sub	sp, sp, #24
   14be4:	ldr	ip, [fp, #8]
   14be8:	str	r0, [fp, #-4]
   14bec:	str	r1, [fp, #-8]
   14bf0:	str	r2, [sp, #12]
   14bf4:	str	r3, [sp, #8]
   14bf8:	ldr	r0, [fp, #-4]
   14bfc:	ldr	r1, [fp, #-8]
   14c00:	str	ip, [sp]
   14c04:	bl	14c68 <table_get_col_ptr@@Base>
   14c08:	str	r0, [sp, #4]
   14c0c:	ldr	r0, [sp, #12]
   14c10:	bl	12000 <strlen@plt>
   14c14:	add	r0, r0, #1
   14c18:	bl	11fdc <malloc@plt>
   14c1c:	ldr	r1, [sp, #4]
   14c20:	str	r0, [r1]
   14c24:	ldr	r0, [sp, #4]
   14c28:	ldr	r0, [r0]
   14c2c:	movw	r1, #0
   14c30:	cmp	r0, r1
   14c34:	beq	14c48 <table_column_init@@Base+0x70>
   14c38:	ldr	r0, [sp, #4]
   14c3c:	ldr	r0, [r0]
   14c40:	ldr	r1, [sp, #12]
   14c44:	bl	11fc4 <strcpy@plt>
   14c48:	ldr	r0, [sp, #8]
   14c4c:	ldr	r1, [sp, #4]
   14c50:	str	r0, [r1, #4]
   14c54:	ldr	r0, [fp, #8]
   14c58:	ldr	r1, [sp, #4]
   14c5c:	str	r0, [r1, #8]
   14c60:	mov	sp, fp
   14c64:	pop	{fp, pc}

00014c68 <table_get_col_ptr@@Base>:
   14c68:	sub	sp, sp, #8
   14c6c:	str	r0, [sp, #4]
   14c70:	str	r1, [sp]
   14c74:	ldr	r0, [sp, #4]
   14c78:	ldr	r0, [r0]
   14c7c:	ldr	r1, [sp]
   14c80:	movw	r2, #12
   14c84:	mul	r1, r1, r2
   14c88:	add	r0, r0, r1
   14c8c:	add	sp, sp, #8
   14c90:	bx	lr

00014c94 <table_column_destroy@@Base>:
   14c94:	push	{fp, lr}
   14c98:	mov	fp, sp
   14c9c:	sub	sp, sp, #16
   14ca0:	str	r0, [fp, #-4]
   14ca4:	str	r1, [sp, #8]
   14ca8:	ldr	r0, [fp, #-4]
   14cac:	ldr	r1, [sp, #8]
   14cb0:	bl	14c68 <table_get_col_ptr@@Base>
   14cb4:	str	r0, [sp, #4]
   14cb8:	ldr	r0, [sp, #4]
   14cbc:	ldr	r0, [r0]
   14cc0:	movw	r1, #0
   14cc4:	cmp	r0, r1
   14cc8:	beq	14cd8 <table_column_destroy@@Base+0x44>
   14ccc:	ldr	r0, [sp, #4]
   14cd0:	ldr	r0, [r0]
   14cd4:	bl	11fa0 <free@plt>
   14cd8:	mov	sp, fp
   14cdc:	pop	{fp, pc}

00014ce0 <table_get_column_length@@Base>:
   14ce0:	sub	sp, sp, #4
   14ce4:	str	r0, [sp]
   14ce8:	ldr	r0, [sp]
   14cec:	ldr	r0, [r0, #4]
   14cf0:	add	sp, sp, #4
   14cf4:	bx	lr

00014cf8 <table_get_column@@Base>:
   14cf8:	push	{fp, lr}
   14cfc:	mov	fp, sp
   14d00:	sub	sp, sp, #24
   14d04:	str	r0, [fp, #-4]
   14d08:	str	r1, [fp, #-8]
   14d0c:	ldr	r0, [fp, #-4]
   14d10:	bl	14ce0 <table_get_column_length@@Base>
   14d14:	str	r0, [sp, #8]
   14d18:	movw	r0, #0
   14d1c:	str	r0, [sp, #12]
   14d20:	ldr	r0, [sp, #12]
   14d24:	ldr	r1, [sp, #8]
   14d28:	cmp	r0, r1
   14d2c:	bge	14d64 <table_get_column@@Base+0x6c>
   14d30:	ldr	r0, [fp, #-4]
   14d34:	ldr	r1, [sp, #12]
   14d38:	bl	14d94 <table_get_column_name@@Base>
   14d3c:	ldr	r1, [fp, #-8]
   14d40:	bl	11f88 <strcmp@plt>
   14d44:	cmp	r0, #0
   14d48:	bne	14d50 <table_get_column@@Base+0x58>
   14d4c:	b	14d64 <table_get_column@@Base+0x6c>
   14d50:	b	14d54 <table_get_column@@Base+0x5c>
   14d54:	ldr	r0, [sp, #12]
   14d58:	add	r0, r0, #1
   14d5c:	str	r0, [sp, #12]
   14d60:	b	14d20 <table_get_column@@Base+0x28>
   14d64:	ldr	r0, [sp, #12]
   14d68:	ldr	r1, [sp, #8]
   14d6c:	cmp	r0, r1
   14d70:	bne	14d80 <table_get_column@@Base+0x88>
   14d74:	mvn	r0, #0
   14d78:	str	r0, [sp, #4]
   14d7c:	b	14d88 <table_get_column@@Base+0x90>
   14d80:	ldr	r0, [sp, #12]
   14d84:	str	r0, [sp, #4]
   14d88:	ldr	r0, [sp, #4]
   14d8c:	mov	sp, fp
   14d90:	pop	{fp, pc}

00014d94 <table_get_column_name@@Base>:
   14d94:	push	{fp, lr}
   14d98:	mov	fp, sp
   14d9c:	sub	sp, sp, #16
   14da0:	str	r0, [fp, #-4]
   14da4:	str	r1, [sp, #8]
   14da8:	ldr	r0, [fp, #-4]
   14dac:	ldr	r1, [sp, #8]
   14db0:	bl	14c68 <table_get_col_ptr@@Base>
   14db4:	str	r0, [sp, #4]
   14db8:	ldr	r0, [sp, #4]
   14dbc:	ldr	r0, [r0]
   14dc0:	mov	sp, fp
   14dc4:	pop	{fp, pc}

00014dc8 <table_get_column_data_type@@Base>:
   14dc8:	push	{fp, lr}
   14dcc:	mov	fp, sp
   14dd0:	sub	sp, sp, #16
   14dd4:	str	r0, [fp, #-4]
   14dd8:	str	r1, [sp, #8]
   14ddc:	ldr	r0, [fp, #-4]
   14de0:	ldr	r1, [sp, #8]
   14de4:	bl	14c68 <table_get_col_ptr@@Base>
   14de8:	str	r0, [sp, #4]
   14dec:	ldr	r0, [sp, #4]
   14df0:	ldr	r0, [r0, #4]
   14df4:	mov	sp, fp
   14df8:	pop	{fp, pc}

00014dfc <table_add_column@@Base>:
   14dfc:	push	{fp, lr}
   14e00:	mov	fp, sp
   14e04:	sub	sp, sp, #24
   14e08:	str	r0, [fp, #-4]
   14e0c:	str	r1, [fp, #-8]
   14e10:	str	r2, [sp, #12]
   14e14:	ldr	r0, [fp, #-4]
   14e18:	bl	14ce0 <table_get_column_length@@Base>
   14e1c:	mov	r1, r0
   14e20:	ldr	r2, [fp, #-4]
   14e24:	ldr	r2, [r2, #8]
   14e28:	udiv	r3, r0, r2
   14e2c:	mls	r0, r3, r2, r0
   14e30:	cmp	r0, #0
   14e34:	bne	14e40 <table_add_column@@Base+0x44>
   14e38:	ldr	r0, [fp, #-4]
   14e3c:	bl	14ea0 <table_add_column@@Base+0xa4>
   14e40:	ldr	r0, [fp, #-4]
   14e44:	ldr	r1, [fp, #-8]
   14e48:	ldr	r2, [sp, #12]
   14e4c:	bl	14f58 <table_add_column@@Base+0x15c>
   14e50:	ldr	r1, [fp, #-4]
   14e54:	ldr	r2, [fp, #-4]
   14e58:	str	r0, [sp, #8]
   14e5c:	mov	r0, r2
   14e60:	str	r1, [sp, #4]
   14e64:	bl	14ce0 <table_get_column_length@@Base>
   14e68:	ldr	r1, [sp, #4]
   14e6c:	str	r0, [sp]
   14e70:	mov	r0, r1
   14e74:	mvn	r1, #0
   14e78:	ldr	r2, [sp]
   14e7c:	movw	r3, #8
   14e80:	bl	13544 <table_notify@@Base>
   14e84:	ldr	r0, [fp, #-4]
   14e88:	ldr	r1, [r0, #4]
   14e8c:	add	r2, r1, #1
   14e90:	str	r2, [r0, #4]
   14e94:	mov	r0, r1
   14e98:	mov	sp, fp
   14e9c:	pop	{fp, pc}
   14ea0:	push	{fp, lr}
   14ea4:	mov	fp, sp
   14ea8:	sub	sp, sp, #16
   14eac:	str	r0, [fp, #-4]
   14eb0:	ldr	r0, [fp, #-4]
   14eb4:	ldr	r0, [r0, #8]
   14eb8:	ldr	r1, [fp, #-4]
   14ebc:	ldr	r2, [r1, #12]
   14ec0:	add	r0, r2, r0
   14ec4:	str	r0, [r1, #12]
   14ec8:	ldr	r0, [fp, #-4]
   14ecc:	ldr	r0, [r0]
   14ed0:	ldr	r1, [fp, #-4]
   14ed4:	ldr	r1, [r1, #12]
   14ed8:	movw	r2, #12
   14edc:	mul	r1, r1, r2
   14ee0:	bl	11fb8 <realloc@plt>
   14ee4:	ldr	r1, [fp, #-4]
   14ee8:	str	r0, [r1]
   14eec:	ldr	r0, [fp, #-4]
   14ef0:	bl	16fc0 <table_get_row_length@@Base>
   14ef4:	str	r0, [sp, #8]
   14ef8:	movw	r0, #0
   14efc:	str	r0, [sp, #4]
   14f00:	ldr	r0, [sp, #4]
   14f04:	ldr	r1, [sp, #8]
   14f08:	cmp	r0, r1
   14f0c:	bge	14f50 <table_add_column@@Base+0x154>
   14f10:	ldr	r0, [fp, #-4]
   14f14:	ldr	r1, [sp, #4]
   14f18:	bl	16f0c <table_get_row_ptr@@Base>
   14f1c:	str	r0, [sp]
   14f20:	ldr	r0, [sp]
   14f24:	ldr	r0, [r0]
   14f28:	ldr	r1, [fp, #-4]
   14f2c:	ldr	r1, [r1, #12]
   14f30:	lsl	r1, r1, #2
   14f34:	bl	11fb8 <realloc@plt>
   14f38:	ldr	r1, [sp]
   14f3c:	str	r0, [r1]
   14f40:	ldr	r0, [sp, #4]
   14f44:	add	r0, r0, #1
   14f48:	str	r0, [sp, #4]
   14f4c:	b	14f00 <table_add_column@@Base+0x104>
   14f50:	mov	sp, fp
   14f54:	pop	{fp, pc}
   14f58:	push	{fp, lr}
   14f5c:	mov	fp, sp
   14f60:	sub	sp, sp, #48	; 0x30
   14f64:	str	r0, [fp, #-4]
   14f68:	str	r1, [fp, #-8]
   14f6c:	str	r2, [fp, #-12]
   14f70:	ldr	r0, [fp, #-4]
   14f74:	bl	16fc0 <table_get_row_length@@Base>
   14f78:	str	r0, [fp, #-16]
   14f7c:	ldr	r0, [fp, #-4]
   14f80:	bl	14ce0 <table_get_column_length@@Base>
   14f84:	str	r0, [fp, #-20]	; 0xffffffec
   14f88:	ldr	r0, [fp, #-4]
   14f8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14f90:	ldr	r2, [fp, #-8]
   14f94:	ldr	r3, [fp, #-12]
   14f98:	ldr	ip, [fp, #-12]
   14f9c:	str	r0, [sp, #20]
   14fa0:	mov	r0, ip
   14fa4:	str	r1, [sp, #16]
   14fa8:	str	r2, [sp, #12]
   14fac:	str	r3, [sp, #8]
   14fb0:	bl	16700 <table_get_default_compare_function_for_data_type@@Base>
   14fb4:	ldr	r1, [sp, #20]
   14fb8:	str	r0, [sp, #4]
   14fbc:	mov	r0, r1
   14fc0:	ldr	r1, [sp, #16]
   14fc4:	ldr	r2, [sp, #12]
   14fc8:	ldr	r3, [sp, #8]
   14fcc:	ldr	ip, [sp, #4]
   14fd0:	str	ip, [sp]
   14fd4:	bl	14bd8 <table_column_init@@Base>
   14fd8:	movw	r0, #0
   14fdc:	str	r0, [sp, #24]
   14fe0:	ldr	r0, [sp, #24]
   14fe4:	ldr	r1, [fp, #-16]
   14fe8:	cmp	r0, r1
   14fec:	bge	15010 <table_add_column@@Base+0x214>
   14ff0:	ldr	r0, [fp, #-4]
   14ff4:	ldr	r1, [sp, #24]
   14ff8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14ffc:	bl	13608 <table_cell_init@@Base>
   15000:	ldr	r0, [sp, #24]
   15004:	add	r0, r0, #1
   15008:	str	r0, [sp, #24]
   1500c:	b	14fe0 <table_add_column@@Base+0x1e4>
   15010:	movw	r0, #0
   15014:	mov	sp, fp
   15018:	pop	{fp, pc}

0001501c <table_remove_column@@Base>:
   1501c:	push	{fp, lr}
   15020:	mov	fp, sp
   15024:	sub	sp, sp, #16
   15028:	str	r0, [fp, #-4]
   1502c:	str	r1, [sp, #8]
   15030:	ldr	r0, [fp, #-4]
   15034:	ldr	r1, [sp, #8]
   15038:	bl	150a0 <table_remove_column@@Base+0x84>
   1503c:	ldr	r1, [fp, #-4]
   15040:	ldr	r2, [r1, #4]
   15044:	sub	r2, r2, #1
   15048:	str	r2, [r1, #4]
   1504c:	ldr	r1, [fp, #-4]
   15050:	str	r0, [sp, #4]
   15054:	mov	r0, r1
   15058:	bl	14ce0 <table_get_column_length@@Base>
   1505c:	mov	r1, r0
   15060:	ldr	r2, [fp, #-4]
   15064:	ldr	r2, [r2, #8]
   15068:	udiv	r3, r0, r2
   1506c:	mls	r0, r3, r2, r0
   15070:	cmp	r0, #0
   15074:	bne	15080 <table_remove_column@@Base+0x64>
   15078:	ldr	r0, [fp, #-4]
   1507c:	bl	151e8 <table_remove_column@@Base+0x1cc>
   15080:	ldr	r0, [fp, #-4]
   15084:	ldr	r2, [sp, #8]
   15088:	mvn	r1, #0
   1508c:	movw	r3, #16
   15090:	bl	13544 <table_notify@@Base>
   15094:	movw	r0, #0
   15098:	mov	sp, fp
   1509c:	pop	{fp, pc}
   150a0:	push	{fp, lr}
   150a4:	mov	fp, sp
   150a8:	sub	sp, sp, #32
   150ac:	str	r0, [fp, #-4]
   150b0:	str	r1, [fp, #-8]
   150b4:	ldr	r0, [fp, #-4]
   150b8:	ldr	r1, [fp, #-8]
   150bc:	bl	14c94 <table_column_destroy@@Base>
   150c0:	ldr	r0, [fp, #-4]
   150c4:	bl	14ce0 <table_get_column_length@@Base>
   150c8:	str	r0, [fp, #-12]
   150cc:	ldr	r0, [fp, #-8]
   150d0:	str	r0, [sp, #16]
   150d4:	ldr	r0, [sp, #16]
   150d8:	ldr	r1, [fp, #-12]
   150dc:	sub	r1, r1, #1
   150e0:	cmp	r0, r1
   150e4:	bge	1513c <table_remove_column@@Base+0x120>
   150e8:	ldr	r0, [fp, #-4]
   150ec:	ldr	r0, [r0]
   150f0:	ldr	r1, [sp, #16]
   150f4:	movw	r2, #12
   150f8:	mul	r1, r1, r2
   150fc:	add	r0, r0, r1
   15100:	ldr	r1, [fp, #-4]
   15104:	ldr	r1, [r1]
   15108:	ldr	r3, [sp, #16]
   1510c:	mul	r2, r3, r2
   15110:	add	r1, r1, r2
   15114:	ldr	r2, [r1, #12]
   15118:	str	r2, [r0]
   1511c:	ldr	r2, [r1, #16]
   15120:	str	r2, [r0, #4]
   15124:	ldr	r1, [r1, #20]
   15128:	str	r1, [r0, #8]
   1512c:	ldr	r0, [sp, #16]
   15130:	add	r0, r0, #1
   15134:	str	r0, [sp, #16]
   15138:	b	150d4 <table_remove_column@@Base+0xb8>
   1513c:	ldr	r0, [fp, #-4]
   15140:	bl	16fc0 <table_get_row_length@@Base>
   15144:	str	r0, [sp, #12]
   15148:	movw	r0, #0
   1514c:	str	r0, [sp, #8]
   15150:	ldr	r0, [sp, #8]
   15154:	ldr	r1, [sp, #12]
   15158:	cmp	r0, r1
   1515c:	bge	151dc <table_remove_column@@Base+0x1c0>
   15160:	ldr	r0, [fp, #-4]
   15164:	ldr	r1, [sp, #8]
   15168:	ldr	r2, [fp, #-8]
   1516c:	bl	13688 <table_cell_destroy@@Base>
   15170:	ldr	r0, [fp, #-4]
   15174:	ldr	r1, [sp, #8]
   15178:	bl	16f0c <table_get_row_ptr@@Base>
   1517c:	str	r0, [sp, #4]
   15180:	ldr	r0, [fp, #-8]
   15184:	str	r0, [sp]
   15188:	ldr	r0, [sp]
   1518c:	ldr	r1, [fp, #-12]
   15190:	sub	r1, r1, #1
   15194:	cmp	r0, r1
   15198:	bge	151c8 <table_remove_column@@Base+0x1ac>
   1519c:	ldr	r0, [sp, #4]
   151a0:	ldr	r0, [r0]
   151a4:	ldr	r1, [sp]
   151a8:	add	r0, r0, r1, lsl #2
   151ac:	mov	r1, r0
   151b0:	ldr	r0, [r0, #4]
   151b4:	str	r0, [r1]
   151b8:	ldr	r0, [sp]
   151bc:	add	r0, r0, #1
   151c0:	str	r0, [sp]
   151c4:	b	15188 <table_remove_column@@Base+0x16c>
   151c8:	b	151cc <table_remove_column@@Base+0x1b0>
   151cc:	ldr	r0, [sp, #8]
   151d0:	add	r0, r0, #1
   151d4:	str	r0, [sp, #8]
   151d8:	b	15150 <table_remove_column@@Base+0x134>
   151dc:	movw	r0, #0
   151e0:	mov	sp, fp
   151e4:	pop	{fp, pc}
   151e8:	push	{fp, lr}
   151ec:	mov	fp, sp
   151f0:	sub	sp, sp, #16
   151f4:	str	r0, [fp, #-4]
   151f8:	ldr	r0, [fp, #-4]
   151fc:	ldr	r0, [r0, #8]
   15200:	ldr	r1, [fp, #-4]
   15204:	ldr	r2, [r1, #12]
   15208:	sub	r0, r2, r0
   1520c:	str	r0, [r1, #12]
   15210:	ldr	r0, [fp, #-4]
   15214:	ldr	r0, [r0]
   15218:	ldr	r1, [fp, #-4]
   1521c:	ldr	r1, [r1, #12]
   15220:	movw	r2, #12
   15224:	mul	r1, r1, r2
   15228:	bl	11fb8 <realloc@plt>
   1522c:	ldr	r1, [fp, #-4]
   15230:	str	r0, [r1]
   15234:	ldr	r0, [fp, #-4]
   15238:	bl	16fc0 <table_get_row_length@@Base>
   1523c:	str	r0, [sp, #8]
   15240:	movw	r0, #0
   15244:	str	r0, [sp, #4]
   15248:	ldr	r0, [sp, #4]
   1524c:	ldr	r1, [sp, #8]
   15250:	cmp	r0, r1
   15254:	bge	15298 <table_remove_column@@Base+0x27c>
   15258:	ldr	r0, [fp, #-4]
   1525c:	ldr	r1, [sp, #4]
   15260:	bl	16f0c <table_get_row_ptr@@Base>
   15264:	str	r0, [sp]
   15268:	ldr	r0, [sp]
   1526c:	ldr	r0, [r0]
   15270:	ldr	r1, [fp, #-4]
   15274:	ldr	r1, [r1, #12]
   15278:	lsl	r1, r1, #2
   1527c:	bl	11fb8 <realloc@plt>
   15280:	ldr	r1, [sp]
   15284:	str	r0, [r1]
   15288:	ldr	r0, [sp, #4]
   1528c:	add	r0, r0, #1
   15290:	str	r0, [sp, #4]
   15294:	b	15248 <table_remove_column@@Base+0x22c>
   15298:	mov	sp, fp
   1529c:	pop	{fp, pc}

000152a0 <table_get_column_compare_function@@Base>:
   152a0:	push	{fp, lr}
   152a4:	mov	fp, sp
   152a8:	sub	sp, sp, #16
   152ac:	str	r0, [fp, #-4]
   152b0:	str	r1, [sp, #8]
   152b4:	ldr	r0, [fp, #-4]
   152b8:	ldr	r1, [sp, #8]
   152bc:	bl	14c68 <table_get_col_ptr@@Base>
   152c0:	str	r0, [sp, #4]
   152c4:	ldr	r0, [sp, #4]
   152c8:	ldr	r0, [r0, #8]
   152cc:	mov	sp, fp
   152d0:	pop	{fp, pc}

000152d4 <table_set_column_compare_function@@Base>:
   152d4:	push	{fp, lr}
   152d8:	mov	fp, sp
   152dc:	sub	sp, sp, #16
   152e0:	str	r0, [fp, #-4]
   152e4:	str	r1, [sp, #8]
   152e8:	str	r2, [sp, #4]
   152ec:	ldr	r0, [fp, #-4]
   152f0:	ldr	r1, [sp, #8]
   152f4:	bl	14c68 <table_get_col_ptr@@Base>
   152f8:	str	r0, [sp]
   152fc:	ldr	r0, [sp, #4]
   15300:	ldr	r1, [sp]
   15304:	str	r0, [r1, #8]
   15308:	mov	sp, fp
   1530c:	pop	{fp, pc}

00015310 <table_compare_bool@@Base>:
   15310:	sub	sp, sp, #16
   15314:	str	r0, [sp, #8]
   15318:	str	r1, [sp, #4]
   1531c:	ldr	r0, [sp, #8]
   15320:	movw	r1, #0
   15324:	cmp	r0, r1
   15328:	bne	15354 <table_compare_bool@@Base+0x44>
   1532c:	ldr	r0, [sp, #4]
   15330:	movw	r1, #0
   15334:	cmp	r0, r1
   15338:	bne	15348 <table_compare_bool@@Base+0x38>
   1533c:	movw	r0, #0
   15340:	str	r0, [sp, #12]
   15344:	b	153f0 <table_compare_bool@@Base+0xe0>
   15348:	mvn	r0, #0
   1534c:	str	r0, [sp, #12]
   15350:	b	153f0 <table_compare_bool@@Base+0xe0>
   15354:	ldr	r0, [sp, #4]
   15358:	movw	r1, #0
   1535c:	cmp	r0, r1
   15360:	bne	15370 <table_compare_bool@@Base+0x60>
   15364:	movw	r0, #1
   15368:	str	r0, [sp, #12]
   1536c:	b	153f0 <table_compare_bool@@Base+0xe0>
   15370:	b	15374 <table_compare_bool@@Base+0x64>
   15374:	b	15378 <table_compare_bool@@Base+0x68>
   15378:	ldr	r0, [sp, #8]
   1537c:	ldrb	r0, [r0]
   15380:	and	r0, r0, #1
   15384:	strb	r0, [sp, #3]
   15388:	ldr	r0, [sp, #4]
   1538c:	ldrb	r0, [r0]
   15390:	and	r0, r0, #1
   15394:	strb	r0, [sp, #2]
   15398:	ldrb	r0, [sp, #3]
   1539c:	and	r0, r0, #1
   153a0:	ldrb	r1, [sp, #2]
   153a4:	and	r1, r1, #1
   153a8:	cmp	r0, r1
   153ac:	ble	153bc <table_compare_bool@@Base+0xac>
   153b0:	movw	r0, #1
   153b4:	str	r0, [sp, #12]
   153b8:	b	153f0 <table_compare_bool@@Base+0xe0>
   153bc:	ldrb	r0, [sp, #3]
   153c0:	and	r0, r0, #1
   153c4:	ldrb	r1, [sp, #2]
   153c8:	and	r1, r1, #1
   153cc:	cmp	r0, r1
   153d0:	bge	153e0 <table_compare_bool@@Base+0xd0>
   153d4:	mvn	r0, #0
   153d8:	str	r0, [sp, #12]
   153dc:	b	153f0 <table_compare_bool@@Base+0xe0>
   153e0:	b	153e4 <table_compare_bool@@Base+0xd4>
   153e4:	b	153e8 <table_compare_bool@@Base+0xd8>
   153e8:	movw	r0, #0
   153ec:	str	r0, [sp, #12]
   153f0:	ldr	r0, [sp, #12]
   153f4:	add	sp, sp, #16
   153f8:	bx	lr

000153fc <table_compare_int@@Base>:
   153fc:	sub	sp, sp, #20
   15400:	str	r0, [sp, #12]
   15404:	str	r1, [sp, #8]
   15408:	ldr	r0, [sp, #12]
   1540c:	movw	r1, #0
   15410:	cmp	r0, r1
   15414:	bne	15440 <table_compare_int@@Base+0x44>
   15418:	ldr	r0, [sp, #8]
   1541c:	movw	r1, #0
   15420:	cmp	r0, r1
   15424:	bne	15434 <table_compare_int@@Base+0x38>
   15428:	movw	r0, #0
   1542c:	str	r0, [sp, #16]
   15430:	b	154c4 <table_compare_int@@Base+0xc8>
   15434:	mvn	r0, #0
   15438:	str	r0, [sp, #16]
   1543c:	b	154c4 <table_compare_int@@Base+0xc8>
   15440:	ldr	r0, [sp, #8]
   15444:	movw	r1, #0
   15448:	cmp	r0, r1
   1544c:	bne	1545c <table_compare_int@@Base+0x60>
   15450:	movw	r0, #1
   15454:	str	r0, [sp, #16]
   15458:	b	154c4 <table_compare_int@@Base+0xc8>
   1545c:	b	15460 <table_compare_int@@Base+0x64>
   15460:	b	15464 <table_compare_int@@Base+0x68>
   15464:	ldr	r0, [sp, #12]
   15468:	ldr	r0, [r0]
   1546c:	str	r0, [sp, #4]
   15470:	ldr	r0, [sp, #8]
   15474:	ldr	r0, [r0]
   15478:	str	r0, [sp]
   1547c:	ldr	r0, [sp, #4]
   15480:	ldr	r1, [sp]
   15484:	cmp	r0, r1
   15488:	ble	15498 <table_compare_int@@Base+0x9c>
   1548c:	movw	r0, #1
   15490:	str	r0, [sp, #16]
   15494:	b	154c4 <table_compare_int@@Base+0xc8>
   15498:	ldr	r0, [sp, #4]
   1549c:	ldr	r1, [sp]
   154a0:	cmp	r0, r1
   154a4:	bge	154b4 <table_compare_int@@Base+0xb8>
   154a8:	mvn	r0, #0
   154ac:	str	r0, [sp, #16]
   154b0:	b	154c4 <table_compare_int@@Base+0xc8>
   154b4:	b	154b8 <table_compare_int@@Base+0xbc>
   154b8:	b	154bc <table_compare_int@@Base+0xc0>
   154bc:	movw	r0, #0
   154c0:	str	r0, [sp, #16]
   154c4:	ldr	r0, [sp, #16]
   154c8:	add	sp, sp, #20
   154cc:	bx	lr

000154d0 <table_compare_uint@@Base>:
   154d0:	sub	sp, sp, #20
   154d4:	str	r0, [sp, #12]
   154d8:	str	r1, [sp, #8]
   154dc:	ldr	r0, [sp, #12]
   154e0:	movw	r1, #0
   154e4:	cmp	r0, r1
   154e8:	bne	15514 <table_compare_uint@@Base+0x44>
   154ec:	ldr	r0, [sp, #8]
   154f0:	movw	r1, #0
   154f4:	cmp	r0, r1
   154f8:	bne	15508 <table_compare_uint@@Base+0x38>
   154fc:	movw	r0, #0
   15500:	str	r0, [sp, #16]
   15504:	b	15598 <table_compare_uint@@Base+0xc8>
   15508:	mvn	r0, #0
   1550c:	str	r0, [sp, #16]
   15510:	b	15598 <table_compare_uint@@Base+0xc8>
   15514:	ldr	r0, [sp, #8]
   15518:	movw	r1, #0
   1551c:	cmp	r0, r1
   15520:	bne	15530 <table_compare_uint@@Base+0x60>
   15524:	movw	r0, #1
   15528:	str	r0, [sp, #16]
   1552c:	b	15598 <table_compare_uint@@Base+0xc8>
   15530:	b	15534 <table_compare_uint@@Base+0x64>
   15534:	b	15538 <table_compare_uint@@Base+0x68>
   15538:	ldr	r0, [sp, #12]
   1553c:	ldr	r0, [r0]
   15540:	str	r0, [sp, #4]
   15544:	ldr	r0, [sp, #8]
   15548:	ldr	r0, [r0]
   1554c:	str	r0, [sp]
   15550:	ldr	r0, [sp, #4]
   15554:	ldr	r1, [sp]
   15558:	cmp	r0, r1
   1555c:	bls	1556c <table_compare_uint@@Base+0x9c>
   15560:	movw	r0, #1
   15564:	str	r0, [sp, #16]
   15568:	b	15598 <table_compare_uint@@Base+0xc8>
   1556c:	ldr	r0, [sp, #4]
   15570:	ldr	r1, [sp]
   15574:	cmp	r0, r1
   15578:	bcs	15588 <table_compare_uint@@Base+0xb8>
   1557c:	mvn	r0, #0
   15580:	str	r0, [sp, #16]
   15584:	b	15598 <table_compare_uint@@Base+0xc8>
   15588:	b	1558c <table_compare_uint@@Base+0xbc>
   1558c:	b	15590 <table_compare_uint@@Base+0xc0>
   15590:	movw	r0, #0
   15594:	str	r0, [sp, #16]
   15598:	ldr	r0, [sp, #16]
   1559c:	add	sp, sp, #20
   155a0:	bx	lr

000155a4 <table_compare_int8@@Base>:
   155a4:	sub	sp, sp, #16
   155a8:	str	r0, [sp, #8]
   155ac:	str	r1, [sp, #4]
   155b0:	ldr	r0, [sp, #8]
   155b4:	movw	r1, #0
   155b8:	cmp	r0, r1
   155bc:	bne	155e8 <table_compare_int8@@Base+0x44>
   155c0:	ldr	r0, [sp, #4]
   155c4:	movw	r1, #0
   155c8:	cmp	r0, r1
   155cc:	bne	155dc <table_compare_int8@@Base+0x38>
   155d0:	movw	r0, #0
   155d4:	str	r0, [sp, #12]
   155d8:	b	1566c <table_compare_int8@@Base+0xc8>
   155dc:	mvn	r0, #0
   155e0:	str	r0, [sp, #12]
   155e4:	b	1566c <table_compare_int8@@Base+0xc8>
   155e8:	ldr	r0, [sp, #4]
   155ec:	movw	r1, #0
   155f0:	cmp	r0, r1
   155f4:	bne	15604 <table_compare_int8@@Base+0x60>
   155f8:	movw	r0, #1
   155fc:	str	r0, [sp, #12]
   15600:	b	1566c <table_compare_int8@@Base+0xc8>
   15604:	b	15608 <table_compare_int8@@Base+0x64>
   15608:	b	1560c <table_compare_int8@@Base+0x68>
   1560c:	ldr	r0, [sp, #8]
   15610:	ldrb	r0, [r0]
   15614:	strb	r0, [sp, #3]
   15618:	ldr	r0, [sp, #4]
   1561c:	ldrb	r0, [r0]
   15620:	strb	r0, [sp, #2]
   15624:	ldrsb	r0, [sp, #3]
   15628:	ldrsb	r1, [sp, #2]
   1562c:	cmp	r0, r1
   15630:	ble	15640 <table_compare_int8@@Base+0x9c>
   15634:	movw	r0, #1
   15638:	str	r0, [sp, #12]
   1563c:	b	1566c <table_compare_int8@@Base+0xc8>
   15640:	ldrsb	r0, [sp, #3]
   15644:	ldrsb	r1, [sp, #2]
   15648:	cmp	r0, r1
   1564c:	bge	1565c <table_compare_int8@@Base+0xb8>
   15650:	mvn	r0, #0
   15654:	str	r0, [sp, #12]
   15658:	b	1566c <table_compare_int8@@Base+0xc8>
   1565c:	b	15660 <table_compare_int8@@Base+0xbc>
   15660:	b	15664 <table_compare_int8@@Base+0xc0>
   15664:	movw	r0, #0
   15668:	str	r0, [sp, #12]
   1566c:	ldr	r0, [sp, #12]
   15670:	add	sp, sp, #16
   15674:	bx	lr

00015678 <table_compare_uint8@@Base>:
   15678:	sub	sp, sp, #16
   1567c:	str	r0, [sp, #8]
   15680:	str	r1, [sp, #4]
   15684:	ldr	r0, [sp, #8]
   15688:	movw	r1, #0
   1568c:	cmp	r0, r1
   15690:	bne	156bc <table_compare_uint8@@Base+0x44>
   15694:	ldr	r0, [sp, #4]
   15698:	movw	r1, #0
   1569c:	cmp	r0, r1
   156a0:	bne	156b0 <table_compare_uint8@@Base+0x38>
   156a4:	movw	r0, #0
   156a8:	str	r0, [sp, #12]
   156ac:	b	15740 <table_compare_uint8@@Base+0xc8>
   156b0:	mvn	r0, #0
   156b4:	str	r0, [sp, #12]
   156b8:	b	15740 <table_compare_uint8@@Base+0xc8>
   156bc:	ldr	r0, [sp, #4]
   156c0:	movw	r1, #0
   156c4:	cmp	r0, r1
   156c8:	bne	156d8 <table_compare_uint8@@Base+0x60>
   156cc:	movw	r0, #1
   156d0:	str	r0, [sp, #12]
   156d4:	b	15740 <table_compare_uint8@@Base+0xc8>
   156d8:	b	156dc <table_compare_uint8@@Base+0x64>
   156dc:	b	156e0 <table_compare_uint8@@Base+0x68>
   156e0:	ldr	r0, [sp, #8]
   156e4:	ldrb	r0, [r0]
   156e8:	strb	r0, [sp, #3]
   156ec:	ldr	r0, [sp, #4]
   156f0:	ldrb	r0, [r0]
   156f4:	strb	r0, [sp, #2]
   156f8:	ldrb	r0, [sp, #3]
   156fc:	ldrb	r1, [sp, #2]
   15700:	cmp	r0, r1
   15704:	ble	15714 <table_compare_uint8@@Base+0x9c>
   15708:	movw	r0, #1
   1570c:	str	r0, [sp, #12]
   15710:	b	15740 <table_compare_uint8@@Base+0xc8>
   15714:	ldrb	r0, [sp, #3]
   15718:	ldrb	r1, [sp, #2]
   1571c:	cmp	r0, r1
   15720:	bge	15730 <table_compare_uint8@@Base+0xb8>
   15724:	mvn	r0, #0
   15728:	str	r0, [sp, #12]
   1572c:	b	15740 <table_compare_uint8@@Base+0xc8>
   15730:	b	15734 <table_compare_uint8@@Base+0xbc>
   15734:	b	15738 <table_compare_uint8@@Base+0xc0>
   15738:	movw	r0, #0
   1573c:	str	r0, [sp, #12]
   15740:	ldr	r0, [sp, #12]
   15744:	add	sp, sp, #16
   15748:	bx	lr

0001574c <table_compare_int16@@Base>:
   1574c:	sub	sp, sp, #16
   15750:	str	r0, [sp, #8]
   15754:	str	r1, [sp, #4]
   15758:	ldr	r0, [sp, #8]
   1575c:	movw	r1, #0
   15760:	cmp	r0, r1
   15764:	bne	15790 <table_compare_int16@@Base+0x44>
   15768:	ldr	r0, [sp, #4]
   1576c:	movw	r1, #0
   15770:	cmp	r0, r1
   15774:	bne	15784 <table_compare_int16@@Base+0x38>
   15778:	movw	r0, #0
   1577c:	str	r0, [sp, #12]
   15780:	b	15814 <table_compare_int16@@Base+0xc8>
   15784:	mvn	r0, #0
   15788:	str	r0, [sp, #12]
   1578c:	b	15814 <table_compare_int16@@Base+0xc8>
   15790:	ldr	r0, [sp, #4]
   15794:	movw	r1, #0
   15798:	cmp	r0, r1
   1579c:	bne	157ac <table_compare_int16@@Base+0x60>
   157a0:	movw	r0, #1
   157a4:	str	r0, [sp, #12]
   157a8:	b	15814 <table_compare_int16@@Base+0xc8>
   157ac:	b	157b0 <table_compare_int16@@Base+0x64>
   157b0:	b	157b4 <table_compare_int16@@Base+0x68>
   157b4:	ldr	r0, [sp, #8]
   157b8:	ldrh	r0, [r0]
   157bc:	strh	r0, [sp, #2]
   157c0:	ldr	r0, [sp, #4]
   157c4:	ldrh	r0, [r0]
   157c8:	strh	r0, [sp]
   157cc:	ldrsh	r0, [sp, #2]
   157d0:	ldrsh	r1, [sp]
   157d4:	cmp	r0, r1
   157d8:	ble	157e8 <table_compare_int16@@Base+0x9c>
   157dc:	movw	r0, #1
   157e0:	str	r0, [sp, #12]
   157e4:	b	15814 <table_compare_int16@@Base+0xc8>
   157e8:	ldrsh	r0, [sp, #2]
   157ec:	ldrsh	r1, [sp]
   157f0:	cmp	r0, r1
   157f4:	bge	15804 <table_compare_int16@@Base+0xb8>
   157f8:	mvn	r0, #0
   157fc:	str	r0, [sp, #12]
   15800:	b	15814 <table_compare_int16@@Base+0xc8>
   15804:	b	15808 <table_compare_int16@@Base+0xbc>
   15808:	b	1580c <table_compare_int16@@Base+0xc0>
   1580c:	movw	r0, #0
   15810:	str	r0, [sp, #12]
   15814:	ldr	r0, [sp, #12]
   15818:	add	sp, sp, #16
   1581c:	bx	lr

00015820 <table_compare_uint16@@Base>:
   15820:	sub	sp, sp, #16
   15824:	str	r0, [sp, #8]
   15828:	str	r1, [sp, #4]
   1582c:	ldr	r0, [sp, #8]
   15830:	movw	r1, #0
   15834:	cmp	r0, r1
   15838:	bne	15864 <table_compare_uint16@@Base+0x44>
   1583c:	ldr	r0, [sp, #4]
   15840:	movw	r1, #0
   15844:	cmp	r0, r1
   15848:	bne	15858 <table_compare_uint16@@Base+0x38>
   1584c:	movw	r0, #0
   15850:	str	r0, [sp, #12]
   15854:	b	158e8 <table_compare_uint16@@Base+0xc8>
   15858:	mvn	r0, #0
   1585c:	str	r0, [sp, #12]
   15860:	b	158e8 <table_compare_uint16@@Base+0xc8>
   15864:	ldr	r0, [sp, #4]
   15868:	movw	r1, #0
   1586c:	cmp	r0, r1
   15870:	bne	15880 <table_compare_uint16@@Base+0x60>
   15874:	movw	r0, #1
   15878:	str	r0, [sp, #12]
   1587c:	b	158e8 <table_compare_uint16@@Base+0xc8>
   15880:	b	15884 <table_compare_uint16@@Base+0x64>
   15884:	b	15888 <table_compare_uint16@@Base+0x68>
   15888:	ldr	r0, [sp, #8]
   1588c:	ldrh	r0, [r0]
   15890:	strh	r0, [sp, #2]
   15894:	ldr	r0, [sp, #4]
   15898:	ldrh	r0, [r0]
   1589c:	strh	r0, [sp]
   158a0:	ldrh	r0, [sp, #2]
   158a4:	ldrh	r1, [sp]
   158a8:	cmp	r0, r1
   158ac:	ble	158bc <table_compare_uint16@@Base+0x9c>
   158b0:	movw	r0, #1
   158b4:	str	r0, [sp, #12]
   158b8:	b	158e8 <table_compare_uint16@@Base+0xc8>
   158bc:	ldrh	r0, [sp, #2]
   158c0:	ldrh	r1, [sp]
   158c4:	cmp	r0, r1
   158c8:	bge	158d8 <table_compare_uint16@@Base+0xb8>
   158cc:	mvn	r0, #0
   158d0:	str	r0, [sp, #12]
   158d4:	b	158e8 <table_compare_uint16@@Base+0xc8>
   158d8:	b	158dc <table_compare_uint16@@Base+0xbc>
   158dc:	b	158e0 <table_compare_uint16@@Base+0xc0>
   158e0:	movw	r0, #0
   158e4:	str	r0, [sp, #12]
   158e8:	ldr	r0, [sp, #12]
   158ec:	add	sp, sp, #16
   158f0:	bx	lr

000158f4 <table_compare_int32@@Base>:
   158f4:	sub	sp, sp, #20
   158f8:	str	r0, [sp, #12]
   158fc:	str	r1, [sp, #8]
   15900:	ldr	r0, [sp, #12]
   15904:	movw	r1, #0
   15908:	cmp	r0, r1
   1590c:	bne	15938 <table_compare_int32@@Base+0x44>
   15910:	ldr	r0, [sp, #8]
   15914:	movw	r1, #0
   15918:	cmp	r0, r1
   1591c:	bne	1592c <table_compare_int32@@Base+0x38>
   15920:	movw	r0, #0
   15924:	str	r0, [sp, #16]
   15928:	b	159bc <table_compare_int32@@Base+0xc8>
   1592c:	mvn	r0, #0
   15930:	str	r0, [sp, #16]
   15934:	b	159bc <table_compare_int32@@Base+0xc8>
   15938:	ldr	r0, [sp, #8]
   1593c:	movw	r1, #0
   15940:	cmp	r0, r1
   15944:	bne	15954 <table_compare_int32@@Base+0x60>
   15948:	movw	r0, #1
   1594c:	str	r0, [sp, #16]
   15950:	b	159bc <table_compare_int32@@Base+0xc8>
   15954:	b	15958 <table_compare_int32@@Base+0x64>
   15958:	b	1595c <table_compare_int32@@Base+0x68>
   1595c:	ldr	r0, [sp, #12]
   15960:	ldr	r0, [r0]
   15964:	str	r0, [sp, #4]
   15968:	ldr	r0, [sp, #8]
   1596c:	ldr	r0, [r0]
   15970:	str	r0, [sp]
   15974:	ldr	r0, [sp, #4]
   15978:	ldr	r1, [sp]
   1597c:	cmp	r0, r1
   15980:	ble	15990 <table_compare_int32@@Base+0x9c>
   15984:	movw	r0, #1
   15988:	str	r0, [sp, #16]
   1598c:	b	159bc <table_compare_int32@@Base+0xc8>
   15990:	ldr	r0, [sp, #4]
   15994:	ldr	r1, [sp]
   15998:	cmp	r0, r1
   1599c:	bge	159ac <table_compare_int32@@Base+0xb8>
   159a0:	mvn	r0, #0
   159a4:	str	r0, [sp, #16]
   159a8:	b	159bc <table_compare_int32@@Base+0xc8>
   159ac:	b	159b0 <table_compare_int32@@Base+0xbc>
   159b0:	b	159b4 <table_compare_int32@@Base+0xc0>
   159b4:	movw	r0, #0
   159b8:	str	r0, [sp, #16]
   159bc:	ldr	r0, [sp, #16]
   159c0:	add	sp, sp, #20
   159c4:	bx	lr

000159c8 <table_compare_uint32@@Base>:
   159c8:	sub	sp, sp, #20
   159cc:	str	r0, [sp, #12]
   159d0:	str	r1, [sp, #8]
   159d4:	ldr	r0, [sp, #12]
   159d8:	movw	r1, #0
   159dc:	cmp	r0, r1
   159e0:	bne	15a0c <table_compare_uint32@@Base+0x44>
   159e4:	ldr	r0, [sp, #8]
   159e8:	movw	r1, #0
   159ec:	cmp	r0, r1
   159f0:	bne	15a00 <table_compare_uint32@@Base+0x38>
   159f4:	movw	r0, #0
   159f8:	str	r0, [sp, #16]
   159fc:	b	15a90 <table_compare_uint32@@Base+0xc8>
   15a00:	mvn	r0, #0
   15a04:	str	r0, [sp, #16]
   15a08:	b	15a90 <table_compare_uint32@@Base+0xc8>
   15a0c:	ldr	r0, [sp, #8]
   15a10:	movw	r1, #0
   15a14:	cmp	r0, r1
   15a18:	bne	15a28 <table_compare_uint32@@Base+0x60>
   15a1c:	movw	r0, #1
   15a20:	str	r0, [sp, #16]
   15a24:	b	15a90 <table_compare_uint32@@Base+0xc8>
   15a28:	b	15a2c <table_compare_uint32@@Base+0x64>
   15a2c:	b	15a30 <table_compare_uint32@@Base+0x68>
   15a30:	ldr	r0, [sp, #12]
   15a34:	ldr	r0, [r0]
   15a38:	str	r0, [sp, #4]
   15a3c:	ldr	r0, [sp, #8]
   15a40:	ldr	r0, [r0]
   15a44:	str	r0, [sp]
   15a48:	ldr	r0, [sp, #4]
   15a4c:	ldr	r1, [sp]
   15a50:	cmp	r0, r1
   15a54:	bls	15a64 <table_compare_uint32@@Base+0x9c>
   15a58:	movw	r0, #1
   15a5c:	str	r0, [sp, #16]
   15a60:	b	15a90 <table_compare_uint32@@Base+0xc8>
   15a64:	ldr	r0, [sp, #4]
   15a68:	ldr	r1, [sp]
   15a6c:	cmp	r0, r1
   15a70:	bcs	15a80 <table_compare_uint32@@Base+0xb8>
   15a74:	mvn	r0, #0
   15a78:	str	r0, [sp, #16]
   15a7c:	b	15a90 <table_compare_uint32@@Base+0xc8>
   15a80:	b	15a84 <table_compare_uint32@@Base+0xbc>
   15a84:	b	15a88 <table_compare_uint32@@Base+0xc0>
   15a88:	movw	r0, #0
   15a8c:	str	r0, [sp, #16]
   15a90:	ldr	r0, [sp, #16]
   15a94:	add	sp, sp, #20
   15a98:	bx	lr

00015a9c <table_compare_int64@@Base>:
   15a9c:	sub	sp, sp, #32
   15aa0:	str	r0, [sp, #24]
   15aa4:	str	r1, [sp, #20]
   15aa8:	ldr	r0, [sp, #24]
   15aac:	movw	r1, #0
   15ab0:	cmp	r0, r1
   15ab4:	bne	15ae0 <table_compare_int64@@Base+0x44>
   15ab8:	ldr	r0, [sp, #20]
   15abc:	movw	r1, #0
   15ac0:	cmp	r0, r1
   15ac4:	bne	15ad4 <table_compare_int64@@Base+0x38>
   15ac8:	movw	r0, #0
   15acc:	str	r0, [sp, #28]
   15ad0:	b	15b94 <table_compare_int64@@Base+0xf8>
   15ad4:	mvn	r0, #0
   15ad8:	str	r0, [sp, #28]
   15adc:	b	15b94 <table_compare_int64@@Base+0xf8>
   15ae0:	ldr	r0, [sp, #20]
   15ae4:	movw	r1, #0
   15ae8:	cmp	r0, r1
   15aec:	bne	15afc <table_compare_int64@@Base+0x60>
   15af0:	movw	r0, #1
   15af4:	str	r0, [sp, #28]
   15af8:	b	15b94 <table_compare_int64@@Base+0xf8>
   15afc:	b	15b00 <table_compare_int64@@Base+0x64>
   15b00:	b	15b04 <table_compare_int64@@Base+0x68>
   15b04:	ldr	r0, [sp, #24]
   15b08:	ldr	r1, [r0]
   15b0c:	ldr	r0, [r0, #4]
   15b10:	str	r0, [sp, #12]
   15b14:	str	r1, [sp, #8]
   15b18:	ldr	r0, [sp, #20]
   15b1c:	ldr	r1, [r0]
   15b20:	ldr	r0, [r0, #4]
   15b24:	str	r0, [sp, #4]
   15b28:	str	r1, [sp]
   15b2c:	ldr	r0, [sp, #8]
   15b30:	ldr	r1, [sp, #12]
   15b34:	ldr	r2, [sp]
   15b38:	ldr	r3, [sp, #4]
   15b3c:	subs	r0, r2, r0
   15b40:	sbcs	r1, r3, r1
   15b44:	bge	15b58 <table_compare_int64@@Base+0xbc>
   15b48:	b	15b4c <table_compare_int64@@Base+0xb0>
   15b4c:	movw	r0, #1
   15b50:	str	r0, [sp, #28]
   15b54:	b	15b94 <table_compare_int64@@Base+0xf8>
   15b58:	ldr	r0, [sp, #8]
   15b5c:	ldr	r1, [sp, #12]
   15b60:	ldr	r2, [sp]
   15b64:	ldr	r3, [sp, #4]
   15b68:	subs	r0, r0, r2
   15b6c:	sbcs	r1, r1, r3
   15b70:	bge	15b84 <table_compare_int64@@Base+0xe8>
   15b74:	b	15b78 <table_compare_int64@@Base+0xdc>
   15b78:	mvn	r0, #0
   15b7c:	str	r0, [sp, #28]
   15b80:	b	15b94 <table_compare_int64@@Base+0xf8>
   15b84:	b	15b88 <table_compare_int64@@Base+0xec>
   15b88:	b	15b8c <table_compare_int64@@Base+0xf0>
   15b8c:	movw	r0, #0
   15b90:	str	r0, [sp, #28]
   15b94:	ldr	r0, [sp, #28]
   15b98:	add	sp, sp, #32
   15b9c:	bx	lr

00015ba0 <table_compare_uint64@@Base>:
   15ba0:	sub	sp, sp, #32
   15ba4:	str	r0, [sp, #24]
   15ba8:	str	r1, [sp, #20]
   15bac:	ldr	r0, [sp, #24]
   15bb0:	movw	r1, #0
   15bb4:	cmp	r0, r1
   15bb8:	bne	15be4 <table_compare_uint64@@Base+0x44>
   15bbc:	ldr	r0, [sp, #20]
   15bc0:	movw	r1, #0
   15bc4:	cmp	r0, r1
   15bc8:	bne	15bd8 <table_compare_uint64@@Base+0x38>
   15bcc:	movw	r0, #0
   15bd0:	str	r0, [sp, #28]
   15bd4:	b	15c98 <table_compare_uint64@@Base+0xf8>
   15bd8:	mvn	r0, #0
   15bdc:	str	r0, [sp, #28]
   15be0:	b	15c98 <table_compare_uint64@@Base+0xf8>
   15be4:	ldr	r0, [sp, #20]
   15be8:	movw	r1, #0
   15bec:	cmp	r0, r1
   15bf0:	bne	15c00 <table_compare_uint64@@Base+0x60>
   15bf4:	movw	r0, #1
   15bf8:	str	r0, [sp, #28]
   15bfc:	b	15c98 <table_compare_uint64@@Base+0xf8>
   15c00:	b	15c04 <table_compare_uint64@@Base+0x64>
   15c04:	b	15c08 <table_compare_uint64@@Base+0x68>
   15c08:	ldr	r0, [sp, #24]
   15c0c:	ldr	r1, [r0]
   15c10:	ldr	r0, [r0, #4]
   15c14:	str	r0, [sp, #12]
   15c18:	str	r1, [sp, #8]
   15c1c:	ldr	r0, [sp, #20]
   15c20:	ldr	r1, [r0]
   15c24:	ldr	r0, [r0, #4]
   15c28:	str	r0, [sp, #4]
   15c2c:	str	r1, [sp]
   15c30:	ldr	r0, [sp, #8]
   15c34:	ldr	r1, [sp, #12]
   15c38:	ldr	r2, [sp]
   15c3c:	ldr	r3, [sp, #4]
   15c40:	subs	r0, r2, r0
   15c44:	sbcs	r1, r3, r1
   15c48:	bcs	15c5c <table_compare_uint64@@Base+0xbc>
   15c4c:	b	15c50 <table_compare_uint64@@Base+0xb0>
   15c50:	movw	r0, #1
   15c54:	str	r0, [sp, #28]
   15c58:	b	15c98 <table_compare_uint64@@Base+0xf8>
   15c5c:	ldr	r0, [sp, #8]
   15c60:	ldr	r1, [sp, #12]
   15c64:	ldr	r2, [sp]
   15c68:	ldr	r3, [sp, #4]
   15c6c:	subs	r0, r0, r2
   15c70:	sbcs	r1, r1, r3
   15c74:	bcs	15c88 <table_compare_uint64@@Base+0xe8>
   15c78:	b	15c7c <table_compare_uint64@@Base+0xdc>
   15c7c:	mvn	r0, #0
   15c80:	str	r0, [sp, #28]
   15c84:	b	15c98 <table_compare_uint64@@Base+0xf8>
   15c88:	b	15c8c <table_compare_uint64@@Base+0xec>
   15c8c:	b	15c90 <table_compare_uint64@@Base+0xf0>
   15c90:	movw	r0, #0
   15c94:	str	r0, [sp, #28]
   15c98:	ldr	r0, [sp, #28]
   15c9c:	add	sp, sp, #32
   15ca0:	bx	lr

00015ca4 <table_compare_short@@Base>:
   15ca4:	sub	sp, sp, #16
   15ca8:	str	r0, [sp, #8]
   15cac:	str	r1, [sp, #4]
   15cb0:	ldr	r0, [sp, #8]
   15cb4:	movw	r1, #0
   15cb8:	cmp	r0, r1
   15cbc:	bne	15ce8 <table_compare_short@@Base+0x44>
   15cc0:	ldr	r0, [sp, #4]
   15cc4:	movw	r1, #0
   15cc8:	cmp	r0, r1
   15ccc:	bne	15cdc <table_compare_short@@Base+0x38>
   15cd0:	movw	r0, #0
   15cd4:	str	r0, [sp, #12]
   15cd8:	b	15d6c <table_compare_short@@Base+0xc8>
   15cdc:	mvn	r0, #0
   15ce0:	str	r0, [sp, #12]
   15ce4:	b	15d6c <table_compare_short@@Base+0xc8>
   15ce8:	ldr	r0, [sp, #4]
   15cec:	movw	r1, #0
   15cf0:	cmp	r0, r1
   15cf4:	bne	15d04 <table_compare_short@@Base+0x60>
   15cf8:	movw	r0, #1
   15cfc:	str	r0, [sp, #12]
   15d00:	b	15d6c <table_compare_short@@Base+0xc8>
   15d04:	b	15d08 <table_compare_short@@Base+0x64>
   15d08:	b	15d0c <table_compare_short@@Base+0x68>
   15d0c:	ldr	r0, [sp, #8]
   15d10:	ldrh	r0, [r0]
   15d14:	strh	r0, [sp, #2]
   15d18:	ldr	r0, [sp, #4]
   15d1c:	ldrh	r0, [r0]
   15d20:	strh	r0, [sp]
   15d24:	ldrsh	r0, [sp, #2]
   15d28:	ldrsh	r1, [sp]
   15d2c:	cmp	r0, r1
   15d30:	ble	15d40 <table_compare_short@@Base+0x9c>
   15d34:	movw	r0, #1
   15d38:	str	r0, [sp, #12]
   15d3c:	b	15d6c <table_compare_short@@Base+0xc8>
   15d40:	ldrsh	r0, [sp, #2]
   15d44:	ldrsh	r1, [sp]
   15d48:	cmp	r0, r1
   15d4c:	bge	15d5c <table_compare_short@@Base+0xb8>
   15d50:	mvn	r0, #0
   15d54:	str	r0, [sp, #12]
   15d58:	b	15d6c <table_compare_short@@Base+0xc8>
   15d5c:	b	15d60 <table_compare_short@@Base+0xbc>
   15d60:	b	15d64 <table_compare_short@@Base+0xc0>
   15d64:	movw	r0, #0
   15d68:	str	r0, [sp, #12]
   15d6c:	ldr	r0, [sp, #12]
   15d70:	add	sp, sp, #16
   15d74:	bx	lr

00015d78 <table_compare_ushort@@Base>:
   15d78:	sub	sp, sp, #16
   15d7c:	str	r0, [sp, #8]
   15d80:	str	r1, [sp, #4]
   15d84:	ldr	r0, [sp, #8]
   15d88:	movw	r1, #0
   15d8c:	cmp	r0, r1
   15d90:	bne	15dbc <table_compare_ushort@@Base+0x44>
   15d94:	ldr	r0, [sp, #4]
   15d98:	movw	r1, #0
   15d9c:	cmp	r0, r1
   15da0:	bne	15db0 <table_compare_ushort@@Base+0x38>
   15da4:	movw	r0, #0
   15da8:	str	r0, [sp, #12]
   15dac:	b	15e40 <table_compare_ushort@@Base+0xc8>
   15db0:	mvn	r0, #0
   15db4:	str	r0, [sp, #12]
   15db8:	b	15e40 <table_compare_ushort@@Base+0xc8>
   15dbc:	ldr	r0, [sp, #4]
   15dc0:	movw	r1, #0
   15dc4:	cmp	r0, r1
   15dc8:	bne	15dd8 <table_compare_ushort@@Base+0x60>
   15dcc:	movw	r0, #1
   15dd0:	str	r0, [sp, #12]
   15dd4:	b	15e40 <table_compare_ushort@@Base+0xc8>
   15dd8:	b	15ddc <table_compare_ushort@@Base+0x64>
   15ddc:	b	15de0 <table_compare_ushort@@Base+0x68>
   15de0:	ldr	r0, [sp, #8]
   15de4:	ldrh	r0, [r0]
   15de8:	strh	r0, [sp, #2]
   15dec:	ldr	r0, [sp, #4]
   15df0:	ldrh	r0, [r0]
   15df4:	strh	r0, [sp]
   15df8:	ldrh	r0, [sp, #2]
   15dfc:	ldrh	r1, [sp]
   15e00:	cmp	r0, r1
   15e04:	ble	15e14 <table_compare_ushort@@Base+0x9c>
   15e08:	movw	r0, #1
   15e0c:	str	r0, [sp, #12]
   15e10:	b	15e40 <table_compare_ushort@@Base+0xc8>
   15e14:	ldrh	r0, [sp, #2]
   15e18:	ldrh	r1, [sp]
   15e1c:	cmp	r0, r1
   15e20:	bge	15e30 <table_compare_ushort@@Base+0xb8>
   15e24:	mvn	r0, #0
   15e28:	str	r0, [sp, #12]
   15e2c:	b	15e40 <table_compare_ushort@@Base+0xc8>
   15e30:	b	15e34 <table_compare_ushort@@Base+0xbc>
   15e34:	b	15e38 <table_compare_ushort@@Base+0xc0>
   15e38:	movw	r0, #0
   15e3c:	str	r0, [sp, #12]
   15e40:	ldr	r0, [sp, #12]
   15e44:	add	sp, sp, #16
   15e48:	bx	lr

00015e4c <table_compare_long@@Base>:
   15e4c:	sub	sp, sp, #20
   15e50:	str	r0, [sp, #12]
   15e54:	str	r1, [sp, #8]
   15e58:	ldr	r0, [sp, #12]
   15e5c:	movw	r1, #0
   15e60:	cmp	r0, r1
   15e64:	bne	15e90 <table_compare_long@@Base+0x44>
   15e68:	ldr	r0, [sp, #8]
   15e6c:	movw	r1, #0
   15e70:	cmp	r0, r1
   15e74:	bne	15e84 <table_compare_long@@Base+0x38>
   15e78:	movw	r0, #0
   15e7c:	str	r0, [sp, #16]
   15e80:	b	15f14 <table_compare_long@@Base+0xc8>
   15e84:	mvn	r0, #0
   15e88:	str	r0, [sp, #16]
   15e8c:	b	15f14 <table_compare_long@@Base+0xc8>
   15e90:	ldr	r0, [sp, #8]
   15e94:	movw	r1, #0
   15e98:	cmp	r0, r1
   15e9c:	bne	15eac <table_compare_long@@Base+0x60>
   15ea0:	movw	r0, #1
   15ea4:	str	r0, [sp, #16]
   15ea8:	b	15f14 <table_compare_long@@Base+0xc8>
   15eac:	b	15eb0 <table_compare_long@@Base+0x64>
   15eb0:	b	15eb4 <table_compare_long@@Base+0x68>
   15eb4:	ldr	r0, [sp, #12]
   15eb8:	ldr	r0, [r0]
   15ebc:	str	r0, [sp, #4]
   15ec0:	ldr	r0, [sp, #8]
   15ec4:	ldr	r0, [r0]
   15ec8:	str	r0, [sp]
   15ecc:	ldr	r0, [sp, #4]
   15ed0:	ldr	r1, [sp]
   15ed4:	cmp	r0, r1
   15ed8:	ble	15ee8 <table_compare_long@@Base+0x9c>
   15edc:	movw	r0, #1
   15ee0:	str	r0, [sp, #16]
   15ee4:	b	15f14 <table_compare_long@@Base+0xc8>
   15ee8:	ldr	r0, [sp, #4]
   15eec:	ldr	r1, [sp]
   15ef0:	cmp	r0, r1
   15ef4:	bge	15f04 <table_compare_long@@Base+0xb8>
   15ef8:	mvn	r0, #0
   15efc:	str	r0, [sp, #16]
   15f00:	b	15f14 <table_compare_long@@Base+0xc8>
   15f04:	b	15f08 <table_compare_long@@Base+0xbc>
   15f08:	b	15f0c <table_compare_long@@Base+0xc0>
   15f0c:	movw	r0, #0
   15f10:	str	r0, [sp, #16]
   15f14:	ldr	r0, [sp, #16]
   15f18:	add	sp, sp, #20
   15f1c:	bx	lr

00015f20 <table_compare_ulong@@Base>:
   15f20:	sub	sp, sp, #20
   15f24:	str	r0, [sp, #12]
   15f28:	str	r1, [sp, #8]
   15f2c:	ldr	r0, [sp, #12]
   15f30:	movw	r1, #0
   15f34:	cmp	r0, r1
   15f38:	bne	15f64 <table_compare_ulong@@Base+0x44>
   15f3c:	ldr	r0, [sp, #8]
   15f40:	movw	r1, #0
   15f44:	cmp	r0, r1
   15f48:	bne	15f58 <table_compare_ulong@@Base+0x38>
   15f4c:	movw	r0, #0
   15f50:	str	r0, [sp, #16]
   15f54:	b	15fe8 <table_compare_ulong@@Base+0xc8>
   15f58:	mvn	r0, #0
   15f5c:	str	r0, [sp, #16]
   15f60:	b	15fe8 <table_compare_ulong@@Base+0xc8>
   15f64:	ldr	r0, [sp, #8]
   15f68:	movw	r1, #0
   15f6c:	cmp	r0, r1
   15f70:	bne	15f80 <table_compare_ulong@@Base+0x60>
   15f74:	movw	r0, #1
   15f78:	str	r0, [sp, #16]
   15f7c:	b	15fe8 <table_compare_ulong@@Base+0xc8>
   15f80:	b	15f84 <table_compare_ulong@@Base+0x64>
   15f84:	b	15f88 <table_compare_ulong@@Base+0x68>
   15f88:	ldr	r0, [sp, #12]
   15f8c:	ldr	r0, [r0]
   15f90:	str	r0, [sp, #4]
   15f94:	ldr	r0, [sp, #8]
   15f98:	ldr	r0, [r0]
   15f9c:	str	r0, [sp]
   15fa0:	ldr	r0, [sp, #4]
   15fa4:	ldr	r1, [sp]
   15fa8:	cmp	r0, r1
   15fac:	bls	15fbc <table_compare_ulong@@Base+0x9c>
   15fb0:	movw	r0, #1
   15fb4:	str	r0, [sp, #16]
   15fb8:	b	15fe8 <table_compare_ulong@@Base+0xc8>
   15fbc:	ldr	r0, [sp, #4]
   15fc0:	ldr	r1, [sp]
   15fc4:	cmp	r0, r1
   15fc8:	bcs	15fd8 <table_compare_ulong@@Base+0xb8>
   15fcc:	mvn	r0, #0
   15fd0:	str	r0, [sp, #16]
   15fd4:	b	15fe8 <table_compare_ulong@@Base+0xc8>
   15fd8:	b	15fdc <table_compare_ulong@@Base+0xbc>
   15fdc:	b	15fe0 <table_compare_ulong@@Base+0xc0>
   15fe0:	movw	r0, #0
   15fe4:	str	r0, [sp, #16]
   15fe8:	ldr	r0, [sp, #16]
   15fec:	add	sp, sp, #20
   15ff0:	bx	lr

00015ff4 <table_compare_llong@@Base>:
   15ff4:	sub	sp, sp, #32
   15ff8:	str	r0, [sp, #24]
   15ffc:	str	r1, [sp, #20]
   16000:	ldr	r0, [sp, #24]
   16004:	movw	r1, #0
   16008:	cmp	r0, r1
   1600c:	bne	16038 <table_compare_llong@@Base+0x44>
   16010:	ldr	r0, [sp, #20]
   16014:	movw	r1, #0
   16018:	cmp	r0, r1
   1601c:	bne	1602c <table_compare_llong@@Base+0x38>
   16020:	movw	r0, #0
   16024:	str	r0, [sp, #28]
   16028:	b	160ec <table_compare_llong@@Base+0xf8>
   1602c:	mvn	r0, #0
   16030:	str	r0, [sp, #28]
   16034:	b	160ec <table_compare_llong@@Base+0xf8>
   16038:	ldr	r0, [sp, #20]
   1603c:	movw	r1, #0
   16040:	cmp	r0, r1
   16044:	bne	16054 <table_compare_llong@@Base+0x60>
   16048:	movw	r0, #1
   1604c:	str	r0, [sp, #28]
   16050:	b	160ec <table_compare_llong@@Base+0xf8>
   16054:	b	16058 <table_compare_llong@@Base+0x64>
   16058:	b	1605c <table_compare_llong@@Base+0x68>
   1605c:	ldr	r0, [sp, #24]
   16060:	ldr	r1, [r0]
   16064:	ldr	r0, [r0, #4]
   16068:	str	r0, [sp, #12]
   1606c:	str	r1, [sp, #8]
   16070:	ldr	r0, [sp, #20]
   16074:	ldr	r1, [r0]
   16078:	ldr	r0, [r0, #4]
   1607c:	str	r0, [sp, #4]
   16080:	str	r1, [sp]
   16084:	ldr	r0, [sp, #8]
   16088:	ldr	r1, [sp, #12]
   1608c:	ldr	r2, [sp]
   16090:	ldr	r3, [sp, #4]
   16094:	subs	r0, r2, r0
   16098:	sbcs	r1, r3, r1
   1609c:	bge	160b0 <table_compare_llong@@Base+0xbc>
   160a0:	b	160a4 <table_compare_llong@@Base+0xb0>
   160a4:	movw	r0, #1
   160a8:	str	r0, [sp, #28]
   160ac:	b	160ec <table_compare_llong@@Base+0xf8>
   160b0:	ldr	r0, [sp, #8]
   160b4:	ldr	r1, [sp, #12]
   160b8:	ldr	r2, [sp]
   160bc:	ldr	r3, [sp, #4]
   160c0:	subs	r0, r0, r2
   160c4:	sbcs	r1, r1, r3
   160c8:	bge	160dc <table_compare_llong@@Base+0xe8>
   160cc:	b	160d0 <table_compare_llong@@Base+0xdc>
   160d0:	mvn	r0, #0
   160d4:	str	r0, [sp, #28]
   160d8:	b	160ec <table_compare_llong@@Base+0xf8>
   160dc:	b	160e0 <table_compare_llong@@Base+0xec>
   160e0:	b	160e4 <table_compare_llong@@Base+0xf0>
   160e4:	movw	r0, #0
   160e8:	str	r0, [sp, #28]
   160ec:	ldr	r0, [sp, #28]
   160f0:	add	sp, sp, #32
   160f4:	bx	lr

000160f8 <table_compare_ullong@@Base>:
   160f8:	sub	sp, sp, #20
   160fc:	str	r0, [sp, #12]
   16100:	str	r1, [sp, #8]
   16104:	ldr	r0, [sp, #12]
   16108:	movw	r1, #0
   1610c:	cmp	r0, r1
   16110:	bne	1613c <table_compare_ullong@@Base+0x44>
   16114:	ldr	r0, [sp, #8]
   16118:	movw	r1, #0
   1611c:	cmp	r0, r1
   16120:	bne	16130 <table_compare_ullong@@Base+0x38>
   16124:	movw	r0, #0
   16128:	str	r0, [sp, #16]
   1612c:	b	161c0 <table_compare_ullong@@Base+0xc8>
   16130:	mvn	r0, #0
   16134:	str	r0, [sp, #16]
   16138:	b	161c0 <table_compare_ullong@@Base+0xc8>
   1613c:	ldr	r0, [sp, #8]
   16140:	movw	r1, #0
   16144:	cmp	r0, r1
   16148:	bne	16158 <table_compare_ullong@@Base+0x60>
   1614c:	movw	r0, #1
   16150:	str	r0, [sp, #16]
   16154:	b	161c0 <table_compare_ullong@@Base+0xc8>
   16158:	b	1615c <table_compare_ullong@@Base+0x64>
   1615c:	b	16160 <table_compare_ullong@@Base+0x68>
   16160:	ldr	r0, [sp, #12]
   16164:	ldr	r0, [r0]
   16168:	str	r0, [sp, #4]
   1616c:	ldr	r0, [sp, #8]
   16170:	ldr	r0, [r0]
   16174:	str	r0, [sp]
   16178:	ldr	r0, [sp, #4]
   1617c:	ldr	r1, [sp]
   16180:	cmp	r0, r1
   16184:	bls	16194 <table_compare_ullong@@Base+0x9c>
   16188:	movw	r0, #1
   1618c:	str	r0, [sp, #16]
   16190:	b	161c0 <table_compare_ullong@@Base+0xc8>
   16194:	ldr	r0, [sp, #4]
   16198:	ldr	r1, [sp]
   1619c:	cmp	r0, r1
   161a0:	bcs	161b0 <table_compare_ullong@@Base+0xb8>
   161a4:	mvn	r0, #0
   161a8:	str	r0, [sp, #16]
   161ac:	b	161c0 <table_compare_ullong@@Base+0xc8>
   161b0:	b	161b4 <table_compare_ullong@@Base+0xbc>
   161b4:	b	161b8 <table_compare_ullong@@Base+0xc0>
   161b8:	movw	r0, #0
   161bc:	str	r0, [sp, #16]
   161c0:	ldr	r0, [sp, #16]
   161c4:	add	sp, sp, #20
   161c8:	bx	lr

000161cc <table_compare_float@@Base>:
   161cc:	sub	sp, sp, #20
   161d0:	str	r0, [sp, #12]
   161d4:	str	r1, [sp, #8]
   161d8:	ldr	r0, [sp, #12]
   161dc:	movw	r1, #0
   161e0:	cmp	r0, r1
   161e4:	bne	16210 <table_compare_float@@Base+0x44>
   161e8:	ldr	r0, [sp, #8]
   161ec:	movw	r1, #0
   161f0:	cmp	r0, r1
   161f4:	bne	16204 <table_compare_float@@Base+0x38>
   161f8:	movw	r0, #0
   161fc:	str	r0, [sp, #16]
   16200:	b	1629c <table_compare_float@@Base+0xd0>
   16204:	mvn	r0, #0
   16208:	str	r0, [sp, #16]
   1620c:	b	1629c <table_compare_float@@Base+0xd0>
   16210:	ldr	r0, [sp, #8]
   16214:	movw	r1, #0
   16218:	cmp	r0, r1
   1621c:	bne	1622c <table_compare_float@@Base+0x60>
   16220:	movw	r0, #1
   16224:	str	r0, [sp, #16]
   16228:	b	1629c <table_compare_float@@Base+0xd0>
   1622c:	b	16230 <table_compare_float@@Base+0x64>
   16230:	b	16234 <table_compare_float@@Base+0x68>
   16234:	ldr	r0, [sp, #12]
   16238:	vldr	s0, [r0]
   1623c:	vstr	s0, [sp, #4]
   16240:	ldr	r0, [sp, #8]
   16244:	vldr	s0, [r0]
   16248:	vstr	s0, [sp]
   1624c:	vldr	s0, [sp, #4]
   16250:	vldr	s2, [sp]
   16254:	vcmpe.f32	s0, s2
   16258:	vmrs	APSR_nzcv, fpscr
   1625c:	ble	1626c <table_compare_float@@Base+0xa0>
   16260:	movw	r0, #1
   16264:	str	r0, [sp, #16]
   16268:	b	1629c <table_compare_float@@Base+0xd0>
   1626c:	vldr	s0, [sp, #4]
   16270:	vldr	s2, [sp]
   16274:	vcmpe.f32	s0, s2
   16278:	vmrs	APSR_nzcv, fpscr
   1627c:	bpl	1628c <table_compare_float@@Base+0xc0>
   16280:	mvn	r0, #0
   16284:	str	r0, [sp, #16]
   16288:	b	1629c <table_compare_float@@Base+0xd0>
   1628c:	b	16290 <table_compare_float@@Base+0xc4>
   16290:	b	16294 <table_compare_float@@Base+0xc8>
   16294:	movw	r0, #0
   16298:	str	r0, [sp, #16]
   1629c:	ldr	r0, [sp, #16]
   162a0:	add	sp, sp, #20
   162a4:	bx	lr

000162a8 <table_compare_double@@Base>:
   162a8:	sub	sp, sp, #32
   162ac:	str	r0, [sp, #24]
   162b0:	str	r1, [sp, #20]
   162b4:	ldr	r0, [sp, #24]
   162b8:	movw	r1, #0
   162bc:	cmp	r0, r1
   162c0:	bne	162ec <table_compare_double@@Base+0x44>
   162c4:	ldr	r0, [sp, #20]
   162c8:	movw	r1, #0
   162cc:	cmp	r0, r1
   162d0:	bne	162e0 <table_compare_double@@Base+0x38>
   162d4:	movw	r0, #0
   162d8:	str	r0, [sp, #28]
   162dc:	b	16378 <table_compare_double@@Base+0xd0>
   162e0:	mvn	r0, #0
   162e4:	str	r0, [sp, #28]
   162e8:	b	16378 <table_compare_double@@Base+0xd0>
   162ec:	ldr	r0, [sp, #20]
   162f0:	movw	r1, #0
   162f4:	cmp	r0, r1
   162f8:	bne	16308 <table_compare_double@@Base+0x60>
   162fc:	movw	r0, #1
   16300:	str	r0, [sp, #28]
   16304:	b	16378 <table_compare_double@@Base+0xd0>
   16308:	b	1630c <table_compare_double@@Base+0x64>
   1630c:	b	16310 <table_compare_double@@Base+0x68>
   16310:	ldr	r0, [sp, #24]
   16314:	vldr	d16, [r0]
   16318:	vstr	d16, [sp, #8]
   1631c:	ldr	r0, [sp, #20]
   16320:	vldr	d16, [r0]
   16324:	vstr	d16, [sp]
   16328:	vldr	d16, [sp, #8]
   1632c:	vldr	d17, [sp]
   16330:	vcmpe.f64	d16, d17
   16334:	vmrs	APSR_nzcv, fpscr
   16338:	ble	16348 <table_compare_double@@Base+0xa0>
   1633c:	movw	r0, #1
   16340:	str	r0, [sp, #28]
   16344:	b	16378 <table_compare_double@@Base+0xd0>
   16348:	vldr	d16, [sp, #8]
   1634c:	vldr	d17, [sp]
   16350:	vcmpe.f64	d16, d17
   16354:	vmrs	APSR_nzcv, fpscr
   16358:	bpl	16368 <table_compare_double@@Base+0xc0>
   1635c:	mvn	r0, #0
   16360:	str	r0, [sp, #28]
   16364:	b	16378 <table_compare_double@@Base+0xd0>
   16368:	b	1636c <table_compare_double@@Base+0xc4>
   1636c:	b	16370 <table_compare_double@@Base+0xc8>
   16370:	movw	r0, #0
   16374:	str	r0, [sp, #28]
   16378:	ldr	r0, [sp, #28]
   1637c:	add	sp, sp, #32
   16380:	bx	lr

00016384 <table_compare_ldouble@@Base>:
   16384:	sub	sp, sp, #32
   16388:	str	r0, [sp, #24]
   1638c:	str	r1, [sp, #20]
   16390:	ldr	r0, [sp, #24]
   16394:	movw	r1, #0
   16398:	cmp	r0, r1
   1639c:	bne	163c8 <table_compare_ldouble@@Base+0x44>
   163a0:	ldr	r0, [sp, #20]
   163a4:	movw	r1, #0
   163a8:	cmp	r0, r1
   163ac:	bne	163bc <table_compare_ldouble@@Base+0x38>
   163b0:	movw	r0, #0
   163b4:	str	r0, [sp, #28]
   163b8:	b	16454 <table_compare_ldouble@@Base+0xd0>
   163bc:	mvn	r0, #0
   163c0:	str	r0, [sp, #28]
   163c4:	b	16454 <table_compare_ldouble@@Base+0xd0>
   163c8:	ldr	r0, [sp, #20]
   163cc:	movw	r1, #0
   163d0:	cmp	r0, r1
   163d4:	bne	163e4 <table_compare_ldouble@@Base+0x60>
   163d8:	movw	r0, #1
   163dc:	str	r0, [sp, #28]
   163e0:	b	16454 <table_compare_ldouble@@Base+0xd0>
   163e4:	b	163e8 <table_compare_ldouble@@Base+0x64>
   163e8:	b	163ec <table_compare_ldouble@@Base+0x68>
   163ec:	ldr	r0, [sp, #24]
   163f0:	vldr	d16, [r0]
   163f4:	vstr	d16, [sp, #8]
   163f8:	ldr	r0, [sp, #20]
   163fc:	vldr	d16, [r0]
   16400:	vstr	d16, [sp]
   16404:	vldr	d16, [sp, #8]
   16408:	vldr	d17, [sp]
   1640c:	vcmpe.f64	d16, d17
   16410:	vmrs	APSR_nzcv, fpscr
   16414:	ble	16424 <table_compare_ldouble@@Base+0xa0>
   16418:	movw	r0, #1
   1641c:	str	r0, [sp, #28]
   16420:	b	16454 <table_compare_ldouble@@Base+0xd0>
   16424:	vldr	d16, [sp, #8]
   16428:	vldr	d17, [sp]
   1642c:	vcmpe.f64	d16, d17
   16430:	vmrs	APSR_nzcv, fpscr
   16434:	bpl	16444 <table_compare_ldouble@@Base+0xc0>
   16438:	mvn	r0, #0
   1643c:	str	r0, [sp, #28]
   16440:	b	16454 <table_compare_ldouble@@Base+0xd0>
   16444:	b	16448 <table_compare_ldouble@@Base+0xc4>
   16448:	b	1644c <table_compare_ldouble@@Base+0xc8>
   1644c:	movw	r0, #0
   16450:	str	r0, [sp, #28]
   16454:	ldr	r0, [sp, #28]
   16458:	add	sp, sp, #32
   1645c:	bx	lr

00016460 <table_compare_char@@Base>:
   16460:	sub	sp, sp, #16
   16464:	str	r0, [sp, #8]
   16468:	str	r1, [sp, #4]
   1646c:	ldr	r0, [sp, #8]
   16470:	movw	r1, #0
   16474:	cmp	r0, r1
   16478:	bne	164a4 <table_compare_char@@Base+0x44>
   1647c:	ldr	r0, [sp, #4]
   16480:	movw	r1, #0
   16484:	cmp	r0, r1
   16488:	bne	16498 <table_compare_char@@Base+0x38>
   1648c:	movw	r0, #0
   16490:	str	r0, [sp, #12]
   16494:	b	16528 <table_compare_char@@Base+0xc8>
   16498:	mvn	r0, #0
   1649c:	str	r0, [sp, #12]
   164a0:	b	16528 <table_compare_char@@Base+0xc8>
   164a4:	ldr	r0, [sp, #4]
   164a8:	movw	r1, #0
   164ac:	cmp	r0, r1
   164b0:	bne	164c0 <table_compare_char@@Base+0x60>
   164b4:	movw	r0, #1
   164b8:	str	r0, [sp, #12]
   164bc:	b	16528 <table_compare_char@@Base+0xc8>
   164c0:	b	164c4 <table_compare_char@@Base+0x64>
   164c4:	b	164c8 <table_compare_char@@Base+0x68>
   164c8:	ldr	r0, [sp, #8]
   164cc:	ldrb	r0, [r0]
   164d0:	strb	r0, [sp, #3]
   164d4:	ldr	r0, [sp, #4]
   164d8:	ldrb	r0, [r0]
   164dc:	strb	r0, [sp, #2]
   164e0:	ldrb	r0, [sp, #3]
   164e4:	ldrb	r1, [sp, #2]
   164e8:	cmp	r0, r1
   164ec:	ble	164fc <table_compare_char@@Base+0x9c>
   164f0:	movw	r0, #1
   164f4:	str	r0, [sp, #12]
   164f8:	b	16528 <table_compare_char@@Base+0xc8>
   164fc:	ldrb	r0, [sp, #3]
   16500:	ldrb	r1, [sp, #2]
   16504:	cmp	r0, r1
   16508:	bge	16518 <table_compare_char@@Base+0xb8>
   1650c:	mvn	r0, #0
   16510:	str	r0, [sp, #12]
   16514:	b	16528 <table_compare_char@@Base+0xc8>
   16518:	b	1651c <table_compare_char@@Base+0xbc>
   1651c:	b	16520 <table_compare_char@@Base+0xc0>
   16520:	movw	r0, #0
   16524:	str	r0, [sp, #12]
   16528:	ldr	r0, [sp, #12]
   1652c:	add	sp, sp, #16
   16530:	bx	lr

00016534 <table_compare_uchar@@Base>:
   16534:	sub	sp, sp, #16
   16538:	str	r0, [sp, #8]
   1653c:	str	r1, [sp, #4]
   16540:	ldr	r0, [sp, #8]
   16544:	movw	r1, #0
   16548:	cmp	r0, r1
   1654c:	bne	16578 <table_compare_uchar@@Base+0x44>
   16550:	ldr	r0, [sp, #4]
   16554:	movw	r1, #0
   16558:	cmp	r0, r1
   1655c:	bne	1656c <table_compare_uchar@@Base+0x38>
   16560:	movw	r0, #0
   16564:	str	r0, [sp, #12]
   16568:	b	165fc <table_compare_uchar@@Base+0xc8>
   1656c:	mvn	r0, #0
   16570:	str	r0, [sp, #12]
   16574:	b	165fc <table_compare_uchar@@Base+0xc8>
   16578:	ldr	r0, [sp, #4]
   1657c:	movw	r1, #0
   16580:	cmp	r0, r1
   16584:	bne	16594 <table_compare_uchar@@Base+0x60>
   16588:	movw	r0, #1
   1658c:	str	r0, [sp, #12]
   16590:	b	165fc <table_compare_uchar@@Base+0xc8>
   16594:	b	16598 <table_compare_uchar@@Base+0x64>
   16598:	b	1659c <table_compare_uchar@@Base+0x68>
   1659c:	ldr	r0, [sp, #8]
   165a0:	ldrb	r0, [r0]
   165a4:	strb	r0, [sp, #3]
   165a8:	ldr	r0, [sp, #4]
   165ac:	ldrb	r0, [r0]
   165b0:	strb	r0, [sp, #2]
   165b4:	ldrb	r0, [sp, #3]
   165b8:	ldrb	r1, [sp, #2]
   165bc:	cmp	r0, r1
   165c0:	ble	165d0 <table_compare_uchar@@Base+0x9c>
   165c4:	movw	r0, #1
   165c8:	str	r0, [sp, #12]
   165cc:	b	165fc <table_compare_uchar@@Base+0xc8>
   165d0:	ldrb	r0, [sp, #3]
   165d4:	ldrb	r1, [sp, #2]
   165d8:	cmp	r0, r1
   165dc:	bge	165ec <table_compare_uchar@@Base+0xb8>
   165e0:	mvn	r0, #0
   165e4:	str	r0, [sp, #12]
   165e8:	b	165fc <table_compare_uchar@@Base+0xc8>
   165ec:	b	165f0 <table_compare_uchar@@Base+0xbc>
   165f0:	b	165f4 <table_compare_uchar@@Base+0xc0>
   165f4:	movw	r0, #0
   165f8:	str	r0, [sp, #12]
   165fc:	ldr	r0, [sp, #12]
   16600:	add	sp, sp, #16
   16604:	bx	lr

00016608 <table_compare_string@@Base>:
   16608:	push	{fp, lr}
   1660c:	mov	fp, sp
   16610:	sub	sp, sp, #24
   16614:	str	r0, [fp, #-8]
   16618:	str	r1, [sp, #12]
   1661c:	ldr	r0, [fp, #-8]
   16620:	movw	r1, #0
   16624:	cmp	r0, r1
   16628:	bne	16654 <table_compare_string@@Base+0x4c>
   1662c:	ldr	r0, [sp, #12]
   16630:	movw	r1, #0
   16634:	cmp	r0, r1
   16638:	bne	16648 <table_compare_string@@Base+0x40>
   1663c:	movw	r0, #0
   16640:	str	r0, [fp, #-4]
   16644:	b	16698 <table_compare_string@@Base+0x90>
   16648:	mvn	r0, #0
   1664c:	str	r0, [fp, #-4]
   16650:	b	16698 <table_compare_string@@Base+0x90>
   16654:	ldr	r0, [sp, #12]
   16658:	movw	r1, #0
   1665c:	cmp	r0, r1
   16660:	bne	16670 <table_compare_string@@Base+0x68>
   16664:	movw	r0, #1
   16668:	str	r0, [fp, #-4]
   1666c:	b	16698 <table_compare_string@@Base+0x90>
   16670:	b	16674 <table_compare_string@@Base+0x6c>
   16674:	b	16678 <table_compare_string@@Base+0x70>
   16678:	ldr	r0, [fp, #-8]
   1667c:	str	r0, [sp, #8]
   16680:	ldr	r0, [sp, #12]
   16684:	str	r0, [sp, #4]
   16688:	ldr	r0, [sp, #8]
   1668c:	ldr	r1, [sp, #4]
   16690:	bl	11f88 <strcmp@plt>
   16694:	str	r0, [fp, #-4]
   16698:	ldr	r0, [fp, #-4]
   1669c:	mov	sp, fp
   166a0:	pop	{fp, pc}

000166a4 <table_compare_ptr@@Base>:
   166a4:	sub	sp, sp, #12
   166a8:	str	r0, [sp, #4]
   166ac:	str	r1, [sp]
   166b0:	ldr	r0, [sp, #4]
   166b4:	ldr	r1, [sp]
   166b8:	cmp	r0, r1
   166bc:	bls	166cc <table_compare_ptr@@Base+0x28>
   166c0:	movw	r0, #1
   166c4:	str	r0, [sp, #8]
   166c8:	b	166f4 <table_compare_ptr@@Base+0x50>
   166cc:	ldr	r0, [sp, #4]
   166d0:	ldr	r1, [sp]
   166d4:	cmp	r0, r1
   166d8:	bcs	166e8 <table_compare_ptr@@Base+0x44>
   166dc:	mvn	r0, #0
   166e0:	str	r0, [sp, #8]
   166e4:	b	166f4 <table_compare_ptr@@Base+0x50>
   166e8:	b	166ec <table_compare_ptr@@Base+0x48>
   166ec:	movw	r0, #0
   166f0:	str	r0, [sp, #8]
   166f4:	ldr	r0, [sp, #8]
   166f8:	add	sp, sp, #12
   166fc:	bx	lr

00016700 <table_get_default_compare_function_for_data_type@@Base>:
   16700:	sub	sp, sp, #12
   16704:	str	r0, [sp, #8]
   16708:	mov	r0, #0
   1670c:	str	r0, [sp, #4]
   16710:	ldr	r0, [sp, #8]
   16714:	cmp	r0, #23
   16718:	str	r0, [sp]
   1671c:	bhi	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16720:	add	r0, pc, #8
   16724:	ldr	r1, [sp]
   16728:	ldr	r2, [r0, r1, lsl #2]
   1672c:	add	pc, r0, r2
   16730:	andeq	r0, r0, r0, rrx
   16734:	andeq	r0, r0, r0, ror r0
   16738:	andeq	r0, r0, r0, lsl #1
   1673c:	muleq	r0, r0, r0
   16740:	andeq	r0, r0, r0, lsr #1
   16744:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   16748:	andeq	r0, r0, r0, asr #1
   1674c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16750:	andeq	r0, r0, r0, ror #1
   16754:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16758:	andeq	r0, r0, r0, lsl #2
   1675c:	andeq	r0, r0, r0, lsl r1
   16760:	andeq	r0, r0, r0, lsr #2
   16764:	andeq	r0, r0, r0, lsr r1
   16768:	andeq	r0, r0, r0, asr #2
   1676c:	andeq	r0, r0, r0, asr r1
   16770:	andeq	r0, r0, r0, ror r1
   16774:	andeq	r0, r0, r0, lsl #3
   16778:	muleq	r0, r0, r1
   1677c:			; <UNDEFINED> instruction: 0x000001b0
   16780:	andeq	r0, r0, r0, asr #3
   16784:	andeq	r0, r0, r0, ror #2
   16788:	andeq	r0, r0, r0, lsr #3
   1678c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16790:	ldr	r0, [pc, #476]	; 16974 <table_get_default_compare_function_for_data_type@@Base+0x274>
   16794:	ldr	r0, [pc, r0]
   16798:	str	r0, [sp, #4]
   1679c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   167a0:	ldr	r0, [pc, #456]	; 16970 <table_get_default_compare_function_for_data_type@@Base+0x270>
   167a4:	ldr	r0, [pc, r0]
   167a8:	str	r0, [sp, #4]
   167ac:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   167b0:	ldr	r0, [pc, #436]	; 1696c <table_get_default_compare_function_for_data_type@@Base+0x26c>
   167b4:	ldr	r0, [pc, r0]
   167b8:	str	r0, [sp, #4]
   167bc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   167c0:	ldr	r0, [pc, #416]	; 16968 <table_get_default_compare_function_for_data_type@@Base+0x268>
   167c4:	ldr	r0, [pc, r0]
   167c8:	str	r0, [sp, #4]
   167cc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   167d0:	ldr	r0, [pc, #396]	; 16964 <table_get_default_compare_function_for_data_type@@Base+0x264>
   167d4:	ldr	r0, [pc, r0]
   167d8:	str	r0, [sp, #4]
   167dc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   167e0:	ldr	r0, [pc, #376]	; 16960 <table_get_default_compare_function_for_data_type@@Base+0x260>
   167e4:	ldr	r0, [pc, r0]
   167e8:	str	r0, [sp, #4]
   167ec:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   167f0:	ldr	r0, [pc, #356]	; 1695c <table_get_default_compare_function_for_data_type@@Base+0x25c>
   167f4:	ldr	r0, [pc, r0]
   167f8:	str	r0, [sp, #4]
   167fc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16800:	ldr	r0, [pc, #336]	; 16958 <table_get_default_compare_function_for_data_type@@Base+0x258>
   16804:	ldr	r0, [pc, r0]
   16808:	str	r0, [sp, #4]
   1680c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16810:	ldr	r0, [pc, #316]	; 16954 <table_get_default_compare_function_for_data_type@@Base+0x254>
   16814:	ldr	r0, [pc, r0]
   16818:	str	r0, [sp, #4]
   1681c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16820:	ldr	r0, [pc, #296]	; 16950 <table_get_default_compare_function_for_data_type@@Base+0x250>
   16824:	ldr	r0, [pc, r0]
   16828:	str	r0, [sp, #4]
   1682c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16830:	ldr	r0, [pc, #276]	; 1694c <table_get_default_compare_function_for_data_type@@Base+0x24c>
   16834:	ldr	r0, [pc, r0]
   16838:	str	r0, [sp, #4]
   1683c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16840:	ldr	r0, [pc, #256]	; 16948 <table_get_default_compare_function_for_data_type@@Base+0x248>
   16844:	ldr	r0, [pc, r0]
   16848:	str	r0, [sp, #4]
   1684c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16850:	ldr	r0, [pc, #236]	; 16944 <table_get_default_compare_function_for_data_type@@Base+0x244>
   16854:	ldr	r0, [pc, r0]
   16858:	str	r0, [sp, #4]
   1685c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16860:	ldr	r0, [pc, #216]	; 16940 <table_get_default_compare_function_for_data_type@@Base+0x240>
   16864:	ldr	r0, [pc, r0]
   16868:	str	r0, [sp, #4]
   1686c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16870:	ldr	r0, [pc, #196]	; 1693c <table_get_default_compare_function_for_data_type@@Base+0x23c>
   16874:	ldr	r0, [pc, r0]
   16878:	str	r0, [sp, #4]
   1687c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16880:	ldr	r0, [pc, #176]	; 16938 <table_get_default_compare_function_for_data_type@@Base+0x238>
   16884:	ldr	r0, [pc, r0]
   16888:	str	r0, [sp, #4]
   1688c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16890:	ldr	r0, [pc, #156]	; 16934 <table_get_default_compare_function_for_data_type@@Base+0x234>
   16894:	ldr	r0, [pc, r0]
   16898:	str	r0, [sp, #4]
   1689c:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168a0:	ldr	r0, [pc, #136]	; 16930 <table_get_default_compare_function_for_data_type@@Base+0x230>
   168a4:	ldr	r0, [pc, r0]
   168a8:	str	r0, [sp, #4]
   168ac:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168b0:	ldr	r0, [pc, #116]	; 1692c <table_get_default_compare_function_for_data_type@@Base+0x22c>
   168b4:	ldr	r0, [pc, r0]
   168b8:	str	r0, [sp, #4]
   168bc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168c0:	ldr	r0, [pc, #96]	; 16928 <table_get_default_compare_function_for_data_type@@Base+0x228>
   168c4:	ldr	r0, [pc, r0]
   168c8:	str	r0, [sp, #4]
   168cc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168d0:	ldr	r0, [pc, #76]	; 16924 <table_get_default_compare_function_for_data_type@@Base+0x224>
   168d4:	ldr	r0, [pc, r0]
   168d8:	str	r0, [sp, #4]
   168dc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168e0:	ldr	r0, [pc, #56]	; 16920 <table_get_default_compare_function_for_data_type@@Base+0x220>
   168e4:	ldr	r0, [pc, r0]
   168e8:	str	r0, [sp, #4]
   168ec:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168f0:	ldr	r0, [pc, #36]	; 1691c <table_get_default_compare_function_for_data_type@@Base+0x21c>
   168f4:	ldr	r0, [pc, r0]
   168f8:	str	r0, [sp, #4]
   168fc:	b	1690c <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16900:	ldr	r0, [pc, #16]	; 16918 <table_get_default_compare_function_for_data_type@@Base+0x218>
   16904:	ldr	r0, [pc, r0]
   16908:	str	r0, [sp, #4]
   1690c:	ldr	r0, [sp, #4]
   16910:	add	sp, sp, #12
   16914:	bx	lr
   16918:	andeq	r3, r1, r0, ror r7
   1691c:			; <UNDEFINED> instruction: 0x000137b0
   16920:	andeq	r3, r1, r0, ror r7
   16924:	andeq	r3, r1, ip, ror r7
   16928:	andeq	r3, r1, r8, lsl #15
   1692c:	andeq	r3, r1, r4, lsr #15
   16930:			; <UNDEFINED> instruction: 0x000137b8
   16934:	andeq	r3, r1, r8, lsl #16
   16938:	andeq	r3, r1, r8, lsl #16
   1693c:	andeq	r3, r1, r0, lsl r8
   16940:	andeq	r3, r1, r4, lsr #16
   16944:	andeq	r3, r1, ip, lsr #16
   16948:	andeq	r3, r1, ip, lsl r8
   1694c:	andeq	r3, r1, r4, lsr r8
   16950:	andeq	r3, r1, r4, asr r8
   16954:	andeq	r3, r1, ip, lsl #17
   16958:	muleq	r1, r0, r8
   1695c:	andeq	r3, r1, r8, lsl #17
   16960:	andeq	r3, r1, r0, lsl #17
   16964:	andeq	r3, r1, r4, asr #17
   16968:	andeq	r3, r1, ip, asr #17
   1696c:	muleq	r1, r4, r8
   16970:	andeq	r3, r1, r4, lsl #18
   16974:	ldrdeq	r3, [r1], -ip

00016978 <table_get@@Base>:
   16978:	push	{fp, lr}
   1697c:	mov	fp, sp
   16980:	sub	sp, sp, #16
   16984:	str	r0, [fp, #-4]
   16988:	str	r1, [sp, #8]
   1698c:	str	r2, [sp, #4]
   16990:	ldr	r0, [fp, #-4]
   16994:	ldr	r1, [sp, #8]
   16998:	ldr	r2, [sp, #4]
   1699c:	bl	13648 <table_get_cell_ptr@@Base>
   169a0:	ldr	r0, [r0]
   169a4:	mov	sp, fp
   169a8:	pop	{fp, pc}

000169ac <table_get_bool@@Base>:
   169ac:	push	{fp, lr}
   169b0:	mov	fp, sp
   169b4:	sub	sp, sp, #16
   169b8:	str	r0, [fp, #-4]
   169bc:	str	r1, [sp, #8]
   169c0:	str	r2, [sp, #4]
   169c4:	ldr	r0, [fp, #-4]
   169c8:	ldr	r1, [sp, #8]
   169cc:	ldr	r2, [sp, #4]
   169d0:	bl	16978 <table_get@@Base>
   169d4:	ldrb	r0, [r0]
   169d8:	and	r0, r0, #1
   169dc:	mov	sp, fp
   169e0:	pop	{fp, pc}

000169e4 <table_get_int@@Base>:
   169e4:	push	{fp, lr}
   169e8:	mov	fp, sp
   169ec:	sub	sp, sp, #16
   169f0:	str	r0, [fp, #-4]
   169f4:	str	r1, [sp, #8]
   169f8:	str	r2, [sp, #4]
   169fc:	ldr	r0, [fp, #-4]
   16a00:	ldr	r1, [sp, #8]
   16a04:	ldr	r2, [sp, #4]
   16a08:	bl	16978 <table_get@@Base>
   16a0c:	ldr	r0, [r0]
   16a10:	mov	sp, fp
   16a14:	pop	{fp, pc}

00016a18 <table_get_uint@@Base>:
   16a18:	push	{fp, lr}
   16a1c:	mov	fp, sp
   16a20:	sub	sp, sp, #16
   16a24:	str	r0, [fp, #-4]
   16a28:	str	r1, [sp, #8]
   16a2c:	str	r2, [sp, #4]
   16a30:	ldr	r0, [fp, #-4]
   16a34:	ldr	r1, [sp, #8]
   16a38:	ldr	r2, [sp, #4]
   16a3c:	bl	16978 <table_get@@Base>
   16a40:	ldr	r0, [r0]
   16a44:	mov	sp, fp
   16a48:	pop	{fp, pc}

00016a4c <table_get_int8@@Base>:
   16a4c:	push	{fp, lr}
   16a50:	mov	fp, sp
   16a54:	sub	sp, sp, #16
   16a58:	str	r0, [fp, #-4]
   16a5c:	str	r1, [sp, #8]
   16a60:	str	r2, [sp, #4]
   16a64:	ldr	r0, [fp, #-4]
   16a68:	ldr	r1, [sp, #8]
   16a6c:	ldr	r2, [sp, #4]
   16a70:	bl	16978 <table_get@@Base>
   16a74:	ldrsb	r0, [r0]
   16a78:	mov	sp, fp
   16a7c:	pop	{fp, pc}

00016a80 <table_get_uint8@@Base>:
   16a80:	push	{fp, lr}
   16a84:	mov	fp, sp
   16a88:	sub	sp, sp, #16
   16a8c:	str	r0, [fp, #-4]
   16a90:	str	r1, [sp, #8]
   16a94:	str	r2, [sp, #4]
   16a98:	ldr	r0, [fp, #-4]
   16a9c:	ldr	r1, [sp, #8]
   16aa0:	ldr	r2, [sp, #4]
   16aa4:	bl	16978 <table_get@@Base>
   16aa8:	ldrb	r0, [r0]
   16aac:	mov	sp, fp
   16ab0:	pop	{fp, pc}

00016ab4 <table_get_int16@@Base>:
   16ab4:	push	{fp, lr}
   16ab8:	mov	fp, sp
   16abc:	sub	sp, sp, #16
   16ac0:	str	r0, [fp, #-4]
   16ac4:	str	r1, [sp, #8]
   16ac8:	str	r2, [sp, #4]
   16acc:	ldr	r0, [fp, #-4]
   16ad0:	ldr	r1, [sp, #8]
   16ad4:	ldr	r2, [sp, #4]
   16ad8:	bl	16978 <table_get@@Base>
   16adc:	ldrsh	r0, [r0]
   16ae0:	mov	sp, fp
   16ae4:	pop	{fp, pc}

00016ae8 <table_get_uint16@@Base>:
   16ae8:	push	{fp, lr}
   16aec:	mov	fp, sp
   16af0:	sub	sp, sp, #16
   16af4:	str	r0, [fp, #-4]
   16af8:	str	r1, [sp, #8]
   16afc:	str	r2, [sp, #4]
   16b00:	ldr	r0, [fp, #-4]
   16b04:	ldr	r1, [sp, #8]
   16b08:	ldr	r2, [sp, #4]
   16b0c:	bl	16978 <table_get@@Base>
   16b10:	ldrh	r0, [r0]
   16b14:	mov	sp, fp
   16b18:	pop	{fp, pc}

00016b1c <table_get_int32@@Base>:
   16b1c:	push	{fp, lr}
   16b20:	mov	fp, sp
   16b24:	sub	sp, sp, #16
   16b28:	str	r0, [fp, #-4]
   16b2c:	str	r1, [sp, #8]
   16b30:	str	r2, [sp, #4]
   16b34:	ldr	r0, [fp, #-4]
   16b38:	ldr	r1, [sp, #8]
   16b3c:	ldr	r2, [sp, #4]
   16b40:	bl	16978 <table_get@@Base>
   16b44:	ldr	r0, [r0]
   16b48:	mov	sp, fp
   16b4c:	pop	{fp, pc}

00016b50 <table_get_uint32@@Base>:
   16b50:	push	{fp, lr}
   16b54:	mov	fp, sp
   16b58:	sub	sp, sp, #16
   16b5c:	str	r0, [fp, #-4]
   16b60:	str	r1, [sp, #8]
   16b64:	str	r2, [sp, #4]
   16b68:	ldr	r0, [fp, #-4]
   16b6c:	ldr	r1, [sp, #8]
   16b70:	ldr	r2, [sp, #4]
   16b74:	bl	16978 <table_get@@Base>
   16b78:	ldr	r0, [r0]
   16b7c:	mov	sp, fp
   16b80:	pop	{fp, pc}

00016b84 <table_get_int64@@Base>:
   16b84:	push	{fp, lr}
   16b88:	mov	fp, sp
   16b8c:	sub	sp, sp, #16
   16b90:	str	r0, [fp, #-4]
   16b94:	str	r1, [sp, #8]
   16b98:	str	r2, [sp, #4]
   16b9c:	ldr	r0, [fp, #-4]
   16ba0:	ldr	r1, [sp, #8]
   16ba4:	ldr	r2, [sp, #4]
   16ba8:	bl	16978 <table_get@@Base>
   16bac:	ldr	r1, [r0]
   16bb0:	ldr	r0, [r0, #4]
   16bb4:	str	r0, [sp]
   16bb8:	mov	r0, r1
   16bbc:	ldr	r1, [sp]
   16bc0:	mov	sp, fp
   16bc4:	pop	{fp, pc}

00016bc8 <table_get_uint64@@Base>:
   16bc8:	push	{fp, lr}
   16bcc:	mov	fp, sp
   16bd0:	sub	sp, sp, #16
   16bd4:	str	r0, [fp, #-4]
   16bd8:	str	r1, [sp, #8]
   16bdc:	str	r2, [sp, #4]
   16be0:	ldr	r0, [fp, #-4]
   16be4:	ldr	r1, [sp, #8]
   16be8:	ldr	r2, [sp, #4]
   16bec:	bl	16978 <table_get@@Base>
   16bf0:	ldr	r1, [r0]
   16bf4:	ldr	r0, [r0, #4]
   16bf8:	str	r0, [sp]
   16bfc:	mov	r0, r1
   16c00:	ldr	r1, [sp]
   16c04:	mov	sp, fp
   16c08:	pop	{fp, pc}

00016c0c <table_get_short@@Base>:
   16c0c:	push	{fp, lr}
   16c10:	mov	fp, sp
   16c14:	sub	sp, sp, #16
   16c18:	str	r0, [fp, #-4]
   16c1c:	str	r1, [sp, #8]
   16c20:	str	r2, [sp, #4]
   16c24:	ldr	r0, [fp, #-4]
   16c28:	ldr	r1, [sp, #8]
   16c2c:	ldr	r2, [sp, #4]
   16c30:	bl	16978 <table_get@@Base>
   16c34:	ldrsh	r0, [r0]
   16c38:	mov	sp, fp
   16c3c:	pop	{fp, pc}

00016c40 <table_get_ushort@@Base>:
   16c40:	push	{fp, lr}
   16c44:	mov	fp, sp
   16c48:	sub	sp, sp, #16
   16c4c:	str	r0, [fp, #-4]
   16c50:	str	r1, [sp, #8]
   16c54:	str	r2, [sp, #4]
   16c58:	ldr	r0, [fp, #-4]
   16c5c:	ldr	r1, [sp, #8]
   16c60:	ldr	r2, [sp, #4]
   16c64:	bl	16978 <table_get@@Base>
   16c68:	ldrh	r0, [r0]
   16c6c:	mov	sp, fp
   16c70:	pop	{fp, pc}

00016c74 <table_get_long@@Base>:
   16c74:	push	{fp, lr}
   16c78:	mov	fp, sp
   16c7c:	sub	sp, sp, #16
   16c80:	str	r0, [fp, #-4]
   16c84:	str	r1, [sp, #8]
   16c88:	str	r2, [sp, #4]
   16c8c:	ldr	r0, [fp, #-4]
   16c90:	ldr	r1, [sp, #8]
   16c94:	ldr	r2, [sp, #4]
   16c98:	bl	16978 <table_get@@Base>
   16c9c:	ldr	r0, [r0]
   16ca0:	mov	sp, fp
   16ca4:	pop	{fp, pc}

00016ca8 <table_get_ulong@@Base>:
   16ca8:	push	{fp, lr}
   16cac:	mov	fp, sp
   16cb0:	sub	sp, sp, #16
   16cb4:	str	r0, [fp, #-4]
   16cb8:	str	r1, [sp, #8]
   16cbc:	str	r2, [sp, #4]
   16cc0:	ldr	r0, [fp, #-4]
   16cc4:	ldr	r1, [sp, #8]
   16cc8:	ldr	r2, [sp, #4]
   16ccc:	bl	16978 <table_get@@Base>
   16cd0:	ldr	r0, [r0]
   16cd4:	mov	sp, fp
   16cd8:	pop	{fp, pc}

00016cdc <table_get_llong@@Base>:
   16cdc:	push	{fp, lr}
   16ce0:	mov	fp, sp
   16ce4:	sub	sp, sp, #16
   16ce8:	str	r0, [fp, #-4]
   16cec:	str	r1, [sp, #8]
   16cf0:	str	r2, [sp, #4]
   16cf4:	ldr	r0, [fp, #-4]
   16cf8:	ldr	r1, [sp, #8]
   16cfc:	ldr	r2, [sp, #4]
   16d00:	bl	16978 <table_get@@Base>
   16d04:	ldr	r1, [r0]
   16d08:	ldr	r0, [r0, #4]
   16d0c:	str	r0, [sp]
   16d10:	mov	r0, r1
   16d14:	ldr	r1, [sp]
   16d18:	mov	sp, fp
   16d1c:	pop	{fp, pc}

00016d20 <table_get_ullong@@Base>:
   16d20:	push	{fp, lr}
   16d24:	mov	fp, sp
   16d28:	sub	sp, sp, #16
   16d2c:	str	r0, [fp, #-4]
   16d30:	str	r1, [sp, #8]
   16d34:	str	r2, [sp, #4]
   16d38:	ldr	r0, [fp, #-4]
   16d3c:	ldr	r1, [sp, #8]
   16d40:	ldr	r2, [sp, #4]
   16d44:	bl	16978 <table_get@@Base>
   16d48:	ldr	r1, [r0]
   16d4c:	ldr	r0, [r0, #4]
   16d50:	str	r0, [sp]
   16d54:	mov	r0, r1
   16d58:	ldr	r1, [sp]
   16d5c:	mov	sp, fp
   16d60:	pop	{fp, pc}

00016d64 <table_get_float@@Base>:
   16d64:	push	{fp, lr}
   16d68:	mov	fp, sp
   16d6c:	sub	sp, sp, #16
   16d70:	str	r0, [fp, #-4]
   16d74:	str	r1, [sp, #8]
   16d78:	str	r2, [sp, #4]
   16d7c:	ldr	r0, [fp, #-4]
   16d80:	ldr	r1, [sp, #8]
   16d84:	ldr	r2, [sp, #4]
   16d88:	bl	16978 <table_get@@Base>
   16d8c:	vldr	s0, [r0]
   16d90:	mov	sp, fp
   16d94:	pop	{fp, pc}

00016d98 <table_get_double@@Base>:
   16d98:	push	{fp, lr}
   16d9c:	mov	fp, sp
   16da0:	sub	sp, sp, #16
   16da4:	str	r0, [fp, #-4]
   16da8:	str	r1, [sp, #8]
   16dac:	str	r2, [sp, #4]
   16db0:	ldr	r0, [fp, #-4]
   16db4:	ldr	r1, [sp, #8]
   16db8:	ldr	r2, [sp, #4]
   16dbc:	bl	16978 <table_get@@Base>
   16dc0:	vldr	d0, [r0]
   16dc4:	mov	sp, fp
   16dc8:	pop	{fp, pc}

00016dcc <table_get_ldouble@@Base>:
   16dcc:	push	{fp, lr}
   16dd0:	mov	fp, sp
   16dd4:	sub	sp, sp, #16
   16dd8:	str	r0, [fp, #-4]
   16ddc:	str	r1, [sp, #8]
   16de0:	str	r2, [sp, #4]
   16de4:	ldr	r0, [fp, #-4]
   16de8:	ldr	r1, [sp, #8]
   16dec:	ldr	r2, [sp, #4]
   16df0:	bl	16978 <table_get@@Base>
   16df4:	vldr	d0, [r0]
   16df8:	mov	sp, fp
   16dfc:	pop	{fp, pc}

00016e00 <table_get_char@@Base>:
   16e00:	push	{fp, lr}
   16e04:	mov	fp, sp
   16e08:	sub	sp, sp, #16
   16e0c:	str	r0, [fp, #-4]
   16e10:	str	r1, [sp, #8]
   16e14:	str	r2, [sp, #4]
   16e18:	ldr	r0, [fp, #-4]
   16e1c:	ldr	r1, [sp, #8]
   16e20:	ldr	r2, [sp, #4]
   16e24:	bl	16978 <table_get@@Base>
   16e28:	ldrb	r0, [r0]
   16e2c:	mov	sp, fp
   16e30:	pop	{fp, pc}

00016e34 <table_get_uchar@@Base>:
   16e34:	push	{fp, lr}
   16e38:	mov	fp, sp
   16e3c:	sub	sp, sp, #16
   16e40:	str	r0, [fp, #-4]
   16e44:	str	r1, [sp, #8]
   16e48:	str	r2, [sp, #4]
   16e4c:	ldr	r0, [fp, #-4]
   16e50:	ldr	r1, [sp, #8]
   16e54:	ldr	r2, [sp, #4]
   16e58:	bl	16978 <table_get@@Base>
   16e5c:	ldrb	r0, [r0]
   16e60:	mov	sp, fp
   16e64:	pop	{fp, pc}

00016e68 <table_get_string@@Base>:
   16e68:	push	{fp, lr}
   16e6c:	mov	fp, sp
   16e70:	sub	sp, sp, #16
   16e74:	str	r0, [fp, #-4]
   16e78:	str	r1, [sp, #8]
   16e7c:	str	r2, [sp, #4]
   16e80:	ldr	r0, [fp, #-4]
   16e84:	ldr	r1, [sp, #8]
   16e88:	ldr	r2, [sp, #4]
   16e8c:	bl	16978 <table_get@@Base>
   16e90:	mov	sp, fp
   16e94:	pop	{fp, pc}

00016e98 <table_get_ptr@@Base>:
   16e98:	push	{fp, lr}
   16e9c:	mov	fp, sp
   16ea0:	sub	sp, sp, #16
   16ea4:	str	r0, [fp, #-4]
   16ea8:	str	r1, [sp, #8]
   16eac:	str	r2, [sp, #4]
   16eb0:	ldr	r0, [fp, #-4]
   16eb4:	ldr	r1, [sp, #8]
   16eb8:	ldr	r2, [sp, #4]
   16ebc:	bl	16978 <table_get@@Base>
   16ec0:	mov	sp, fp
   16ec4:	pop	{fp, pc}

00016ec8 <table_row_init@@Base>:
   16ec8:	push	{fp, lr}
   16ecc:	mov	fp, sp
   16ed0:	sub	sp, sp, #16
   16ed4:	str	r0, [fp, #-4]
   16ed8:	str	r1, [sp, #8]
   16edc:	ldr	r0, [fp, #-4]
   16ee0:	ldr	r1, [sp, #8]
   16ee4:	bl	16f0c <table_get_row_ptr@@Base>
   16ee8:	str	r0, [sp, #4]
   16eec:	ldr	r0, [fp, #-4]
   16ef0:	ldr	r0, [r0, #12]
   16ef4:	lsl	r0, r0, #2
   16ef8:	bl	11fdc <malloc@plt>
   16efc:	ldr	r1, [sp, #4]
   16f00:	str	r0, [r1]
   16f04:	mov	sp, fp
   16f08:	pop	{fp, pc}

00016f0c <table_get_row_ptr@@Base>:
   16f0c:	sub	sp, sp, #8
   16f10:	str	r0, [sp, #4]
   16f14:	str	r1, [sp]
   16f18:	ldr	r0, [sp, #4]
   16f1c:	ldr	r0, [r0, #16]
   16f20:	ldr	r1, [sp]
   16f24:	add	r0, r0, r1, lsl #2
   16f28:	add	sp, sp, #8
   16f2c:	bx	lr

00016f30 <table_row_destroy@@Base>:
   16f30:	push	{fp, lr}
   16f34:	mov	fp, sp
   16f38:	sub	sp, sp, #24
   16f3c:	str	r0, [fp, #-4]
   16f40:	str	r1, [fp, #-8]
   16f44:	ldr	r0, [fp, #-4]
   16f48:	bl	14ce0 <table_get_column_length@@Base>
   16f4c:	str	r0, [sp, #12]
   16f50:	ldr	r0, [fp, #-4]
   16f54:	ldr	r1, [fp, #-8]
   16f58:	bl	16f0c <table_get_row_ptr@@Base>
   16f5c:	str	r0, [sp, #8]
   16f60:	movw	r0, #0
   16f64:	str	r0, [sp, #4]
   16f68:	ldr	r0, [sp, #4]
   16f6c:	ldr	r1, [sp, #12]
   16f70:	cmp	r0, r1
   16f74:	bge	16f98 <table_row_destroy@@Base+0x68>
   16f78:	ldr	r0, [fp, #-4]
   16f7c:	ldr	r1, [fp, #-8]
   16f80:	ldr	r2, [sp, #4]
   16f84:	bl	13688 <table_cell_destroy@@Base>
   16f88:	ldr	r0, [sp, #4]
   16f8c:	add	r0, r0, #1
   16f90:	str	r0, [sp, #4]
   16f94:	b	16f68 <table_row_destroy@@Base+0x38>
   16f98:	ldr	r0, [sp, #8]
   16f9c:	ldr	r0, [r0]
   16fa0:	movw	r1, #0
   16fa4:	cmp	r0, r1
   16fa8:	beq	16fb8 <table_row_destroy@@Base+0x88>
   16fac:	ldr	r0, [sp, #8]
   16fb0:	ldr	r0, [r0]
   16fb4:	bl	11fa0 <free@plt>
   16fb8:	mov	sp, fp
   16fbc:	pop	{fp, pc}

00016fc0 <table_get_row_length@@Base>:
   16fc0:	sub	sp, sp, #4
   16fc4:	str	r0, [sp]
   16fc8:	ldr	r0, [sp]
   16fcc:	ldr	r0, [r0, #20]
   16fd0:	add	sp, sp, #4
   16fd4:	bx	lr

00016fd8 <table_add_row@@Base>:
   16fd8:	push	{fp, lr}
   16fdc:	mov	fp, sp
   16fe0:	sub	sp, sp, #16
   16fe4:	str	r0, [fp, #-4]
   16fe8:	ldr	r0, [fp, #-4]
   16fec:	bl	16fc0 <table_get_row_length@@Base>
   16ff0:	mov	r1, r0
   16ff4:	ldr	r2, [fp, #-4]
   16ff8:	ldr	r2, [r2, #24]
   16ffc:	udiv	r3, r0, r2
   17000:	mls	r0, r3, r2, r0
   17004:	cmp	r0, #0
   17008:	bne	17014 <table_add_row@@Base+0x3c>
   1700c:	ldr	r0, [fp, #-4]
   17010:	bl	1706c <table_add_row@@Base+0x94>
   17014:	ldr	r0, [fp, #-4]
   17018:	bl	170c0 <table_add_row@@Base+0xe8>
   1701c:	ldr	r1, [fp, #-4]
   17020:	ldr	r2, [fp, #-4]
   17024:	str	r0, [sp, #8]
   17028:	mov	r0, r2
   1702c:	str	r1, [sp, #4]
   17030:	bl	16fc0 <table_get_row_length@@Base>
   17034:	ldr	r1, [sp, #4]
   17038:	str	r0, [sp]
   1703c:	mov	r0, r1
   17040:	ldr	r1, [sp]
   17044:	mvn	r2, #0
   17048:	movw	r3, #2
   1704c:	bl	13544 <table_notify@@Base>
   17050:	ldr	r0, [fp, #-4]
   17054:	ldr	r1, [r0, #20]
   17058:	add	r2, r1, #1
   1705c:	str	r2, [r0, #20]
   17060:	mov	r0, r1
   17064:	mov	sp, fp
   17068:	pop	{fp, pc}
   1706c:	push	{fp, lr}
   17070:	mov	fp, sp
   17074:	sub	sp, sp, #8
   17078:	str	r0, [sp, #4]
   1707c:	ldr	r0, [sp, #4]
   17080:	ldr	r1, [r0, #24]
   17084:	ldr	r2, [r0, #28]
   17088:	add	r1, r2, r1
   1708c:	str	r1, [r0, #28]
   17090:	ldr	r0, [sp, #4]
   17094:	ldr	r1, [r0, #16]
   17098:	ldr	r0, [r0, #28]
   1709c:	lsl	r0, r0, #2
   170a0:	str	r0, [sp]
   170a4:	mov	r0, r1
   170a8:	ldr	r1, [sp]
   170ac:	bl	11fb8 <realloc@plt>
   170b0:	ldr	r1, [sp, #4]
   170b4:	str	r0, [r1, #16]
   170b8:	mov	sp, fp
   170bc:	pop	{fp, pc}
   170c0:	push	{fp, lr}
   170c4:	mov	fp, sp
   170c8:	sub	sp, sp, #16
   170cc:	str	r0, [fp, #-4]
   170d0:	ldr	r0, [fp, #-4]
   170d4:	bl	16fc0 <table_get_row_length@@Base>
   170d8:	str	r0, [sp, #8]
   170dc:	ldr	r0, [fp, #-4]
   170e0:	bl	14ce0 <table_get_column_length@@Base>
   170e4:	str	r0, [sp, #4]
   170e8:	ldr	r0, [fp, #-4]
   170ec:	ldr	r1, [sp, #8]
   170f0:	bl	16ec8 <table_row_init@@Base>
   170f4:	movw	r0, #0
   170f8:	str	r0, [sp]
   170fc:	ldr	r0, [sp]
   17100:	ldr	r1, [sp, #4]
   17104:	cmp	r0, r1
   17108:	bge	1712c <table_add_row@@Base+0x154>
   1710c:	ldr	r0, [fp, #-4]
   17110:	ldr	r1, [sp, #8]
   17114:	ldr	r2, [sp]
   17118:	bl	13608 <table_cell_init@@Base>
   1711c:	ldr	r0, [sp]
   17120:	add	r0, r0, #1
   17124:	str	r0, [sp]
   17128:	b	170fc <table_add_row@@Base+0x124>
   1712c:	movw	r0, #0
   17130:	mov	sp, fp
   17134:	pop	{fp, pc}

00017138 <table_remove_row@@Base>:
   17138:	push	{fp, lr}
   1713c:	mov	fp, sp
   17140:	sub	sp, sp, #16
   17144:	str	r0, [fp, #-4]
   17148:	str	r1, [sp, #8]
   1714c:	ldr	r0, [fp, #-4]
   17150:	ldr	r1, [sp, #8]
   17154:	bl	171bc <table_remove_row@@Base+0x84>
   17158:	ldr	r1, [fp, #-4]
   1715c:	ldr	r2, [r1, #20]
   17160:	sub	r2, r2, #1
   17164:	str	r2, [r1, #20]
   17168:	ldr	r1, [fp, #-4]
   1716c:	str	r0, [sp, #4]
   17170:	mov	r0, r1
   17174:	bl	16fc0 <table_get_row_length@@Base>
   17178:	mov	r1, r0
   1717c:	ldr	r2, [fp, #-4]
   17180:	ldr	r2, [r2, #24]
   17184:	udiv	r3, r0, r2
   17188:	mls	r0, r3, r2, r0
   1718c:	cmp	r0, #0
   17190:	bne	1719c <table_remove_row@@Base+0x64>
   17194:	ldr	r0, [fp, #-4]
   17198:	bl	172ec <table_remove_row@@Base+0x1b4>
   1719c:	ldr	r0, [fp, #-4]
   171a0:	ldr	r1, [sp, #8]
   171a4:	mvn	r2, #0
   171a8:	movw	r3, #4
   171ac:	bl	13544 <table_notify@@Base>
   171b0:	movw	r0, #0
   171b4:	mov	sp, fp
   171b8:	pop	{fp, pc}
   171bc:	push	{fp, lr}
   171c0:	mov	fp, sp
   171c4:	sub	sp, sp, #32
   171c8:	str	r0, [fp, #-4]
   171cc:	str	r1, [fp, #-8]
   171d0:	ldr	r0, [fp, #-4]
   171d4:	bl	16fc0 <table_get_row_length@@Base>
   171d8:	str	r0, [sp, #16]
   171dc:	ldr	r0, [fp, #-4]
   171e0:	bl	14ce0 <table_get_column_length@@Base>
   171e4:	str	r0, [sp, #12]
   171e8:	movw	r0, #0
   171ec:	str	r0, [sp, #8]
   171f0:	ldr	r0, [sp, #8]
   171f4:	ldr	r1, [sp, #12]
   171f8:	cmp	r0, r1
   171fc:	bge	17268 <table_remove_row@@Base+0x130>
   17200:	ldr	r0, [fp, #-4]
   17204:	ldr	r1, [sp, #8]
   17208:	bl	14dc8 <table_get_column_data_type@@Base>
   1720c:	str	r0, [sp, #4]
   17210:	ldr	r0, [sp, #4]
   17214:	cmp	r0, #23
   17218:	bne	17220 <table_remove_row@@Base+0xe8>
   1721c:	b	17258 <table_remove_row@@Base+0x120>
   17220:	ldr	r0, [fp, #-4]
   17224:	ldr	r1, [fp, #-8]
   17228:	ldr	r2, [sp, #8]
   1722c:	bl	13648 <table_get_cell_ptr@@Base>
   17230:	str	r0, [sp]
   17234:	ldr	r0, [sp]
   17238:	ldr	r0, [r0]
   1723c:	movw	r1, #0
   17240:	cmp	r0, r1
   17244:	beq	17254 <table_remove_row@@Base+0x11c>
   17248:	ldr	r0, [sp]
   1724c:	ldr	r0, [r0]
   17250:	bl	11fa0 <free@plt>
   17254:	b	17258 <table_remove_row@@Base+0x120>
   17258:	ldr	r0, [sp, #8]
   1725c:	add	r0, r0, #1
   17260:	str	r0, [sp, #8]
   17264:	b	171f0 <table_remove_row@@Base+0xb8>
   17268:	ldr	r0, [fp, #-4]
   1726c:	ldr	r1, [fp, #-8]
   17270:	bl	16f0c <table_get_row_ptr@@Base>
   17274:	str	r0, [fp, #-12]
   17278:	ldr	r0, [fp, #-12]
   1727c:	ldr	r0, [r0]
   17280:	movw	r1, #0
   17284:	cmp	r0, r1
   17288:	beq	17298 <table_remove_row@@Base+0x160>
   1728c:	ldr	r0, [fp, #-12]
   17290:	ldr	r0, [r0]
   17294:	bl	11fa0 <free@plt>
   17298:	ldr	r0, [fp, #-8]
   1729c:	str	r0, [sp, #8]
   172a0:	ldr	r0, [sp, #8]
   172a4:	ldr	r1, [sp, #16]
   172a8:	sub	r1, r1, #1
   172ac:	cmp	r0, r1
   172b0:	bge	172e0 <table_remove_row@@Base+0x1a8>
   172b4:	ldr	r0, [fp, #-4]
   172b8:	ldr	r0, [r0, #16]
   172bc:	ldr	r1, [sp, #8]
   172c0:	add	r0, r0, r1, lsl #2
   172c4:	mov	r1, r0
   172c8:	ldr	r0, [r0, #4]
   172cc:	str	r0, [r1]
   172d0:	ldr	r0, [sp, #8]
   172d4:	add	r0, r0, #1
   172d8:	str	r0, [sp, #8]
   172dc:	b	172a0 <table_remove_row@@Base+0x168>
   172e0:	movw	r0, #0
   172e4:	mov	sp, fp
   172e8:	pop	{fp, pc}
   172ec:	push	{fp, lr}
   172f0:	mov	fp, sp
   172f4:	sub	sp, sp, #8
   172f8:	str	r0, [sp, #4]
   172fc:	ldr	r0, [sp, #4]
   17300:	ldr	r1, [r0, #24]
   17304:	ldr	r2, [r0, #28]
   17308:	sub	r1, r2, r1
   1730c:	str	r1, [r0, #28]
   17310:	ldr	r0, [sp, #4]
   17314:	ldr	r1, [r0, #16]
   17318:	ldr	r0, [r0, #28]
   1731c:	lsl	r0, r0, #2
   17320:	str	r0, [sp]
   17324:	mov	r0, r1
   17328:	ldr	r1, [sp]
   1732c:	bl	11fb8 <realloc@plt>
   17330:	ldr	r1, [sp, #4]
   17334:	str	r0, [r1, #16]
   17338:	mov	sp, fp
   1733c:	pop	{fp, pc}

00017340 <table_set_row_ptr@@Base>:
   17340:	sub	sp, sp, #12
   17344:	str	r0, [sp, #8]
   17348:	str	r1, [sp, #4]
   1734c:	str	r2, [sp]
   17350:	ldr	r0, [sp, #8]
   17354:	ldr	r0, [r0, #16]
   17358:	ldr	r1, [sp, #4]
   1735c:	add	r0, r0, r1, lsl #2
   17360:	ldr	r1, [sp]
   17364:	ldr	r1, [r1]
   17368:	str	r1, [r0]
   1736c:	add	sp, sp, #12
   17370:	bx	lr

00017374 <table_set@@Base>:
   17374:	push	{fp, lr}
   17378:	mov	fp, sp
   1737c:	sub	sp, sp, #40	; 0x28
   17380:	ldr	ip, [fp, #8]
   17384:	str	r0, [fp, #-4]
   17388:	str	r1, [fp, #-8]
   1738c:	str	r2, [fp, #-12]
   17390:	str	r3, [fp, #-16]
   17394:	mvn	r0, #0
   17398:	str	r0, [sp, #20]
   1739c:	ldr	r0, [fp, #-4]
   173a0:	ldr	r1, [fp, #-8]
   173a4:	ldr	r2, [fp, #-12]
   173a8:	str	ip, [sp, #4]
   173ac:	bl	13648 <table_get_cell_ptr@@Base>
   173b0:	str	r0, [sp, #16]
   173b4:	ldr	r0, [fp, #-4]
   173b8:	ldr	r1, [fp, #-12]
   173bc:	bl	14c68 <table_get_col_ptr@@Base>
   173c0:	str	r0, [sp, #12]
   173c4:	ldr	r0, [fp, #8]
   173c8:	cmp	r0, #23
   173cc:	str	r0, [sp]
   173d0:	bhi	18098 <table_set@@Base+0xd24>
   173d4:	add	r0, pc, #8
   173d8:	ldr	r1, [sp]
   173dc:	ldr	r2, [r0, r1, lsl #2]
   173e0:	add	pc, r0, r2
   173e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   173e8:	andeq	r0, r0, r8, asr r1
   173ec:	andeq	r0, r0, r0, ror #3
   173f0:	andeq	r0, r0, r0, asr r2
   173f4:	andeq	r0, r0, r0, asr #5
   173f8:	andeq	r0, r0, r8, lsr r3
   173fc:			; <UNDEFINED> instruction: 0x000003b0
   17400:	andeq	r0, r0, r8, lsr r4
   17404:	andeq	r0, r0, r0, asr #9
   17408:	andeq	r0, r0, r8, ror #10
   1740c:	andeq	r0, r0, r0, lsl r6
   17410:	andeq	r0, r0, r8, lsl #13
   17414:	andeq	r0, r0, r0, lsl #14
   17418:	andeq	r0, r0, r8, lsl #15
   1741c:	andeq	r0, r0, r0, lsl r8
   17420:			; <UNDEFINED> instruction: 0x000008b8
   17424:	andeq	r0, r0, r0, ror #18
   17428:	andeq	r0, r0, r8, ror #19
   1742c:	muleq	r0, r0, sl
   17430:	andeq	r0, r0, r8, lsr #23
   17434:	andeq	r0, r0, r8, lsl ip
   17438:	andeq	r0, r0, r8, lsr fp
   1743c:	andeq	r0, r0, r0, rrx
   17440:	andeq	r0, r0, r8, lsl #25
   17444:	ldr	r0, [sp, #12]
   17448:	ldr	r0, [r0, #4]
   1744c:	ldr	r1, [fp, #8]
   17450:	cmp	r0, r1
   17454:	bne	174b0 <table_set@@Base+0x13c>
   17458:	ldr	r0, [sp, #16]
   1745c:	ldr	r0, [r0]
   17460:	movw	r1, #0
   17464:	cmp	r0, r1
   17468:	bne	1747c <table_set@@Base+0x108>
   1746c:	movw	r0, #1
   17470:	bl	11fdc <malloc@plt>
   17474:	ldr	r1, [sp, #16]
   17478:	str	r0, [r1]
   1747c:	ldr	r0, [sp, #16]
   17480:	ldr	r0, [r0]
   17484:	movw	r1, #0
   17488:	cmp	r0, r1
   1748c:	beq	174ac <table_set@@Base+0x138>
   17490:	ldr	r0, [sp, #16]
   17494:	ldr	r0, [r0]
   17498:	ldr	r1, [fp, #-16]
   1749c:	ldrb	r1, [r1]
   174a0:	strb	r1, [r0]
   174a4:	movw	r0, #0
   174a8:	str	r0, [sp, #20]
   174ac:	b	174b0 <table_set@@Base+0x13c>
   174b0:	b	18098 <table_set@@Base+0xd24>
   174b4:	ldr	r0, [sp, #12]
   174b8:	ldr	r0, [r0, #4]
   174bc:	ldr	r1, [fp, #8]
   174c0:	cmp	r0, r1
   174c4:	bne	17538 <table_set@@Base+0x1c4>
   174c8:	ldr	r0, [sp, #16]
   174cc:	ldr	r0, [r0]
   174d0:	movw	r1, #0
   174d4:	cmp	r0, r1
   174d8:	bne	174ec <table_set@@Base+0x178>
   174dc:	movw	r0, #4
   174e0:	bl	11fdc <malloc@plt>
   174e4:	ldr	r1, [sp, #16]
   174e8:	str	r0, [r1]
   174ec:	ldr	r0, [sp, #16]
   174f0:	ldr	r0, [r0]
   174f4:	movw	r1, #0
   174f8:	cmp	r0, r1
   174fc:	beq	17534 <table_set@@Base+0x1c0>
   17500:	ldr	r0, [sp, #16]
   17504:	ldr	r0, [r0]
   17508:	ldr	r1, [fp, #-16]
   1750c:	ldrb	r2, [r1]
   17510:	strb	r2, [r0]
   17514:	ldrb	r2, [r1, #1]
   17518:	strb	r2, [r0, #1]
   1751c:	ldrb	r2, [r1, #2]
   17520:	strb	r2, [r0, #2]
   17524:	ldrb	r1, [r1, #3]
   17528:	strb	r1, [r0, #3]
   1752c:	movw	r0, #0
   17530:	str	r0, [sp, #20]
   17534:	b	17538 <table_set@@Base+0x1c4>
   17538:	b	18098 <table_set@@Base+0xd24>
   1753c:	ldr	r0, [sp, #12]
   17540:	ldr	r0, [r0, #4]
   17544:	ldr	r1, [fp, #8]
   17548:	cmp	r0, r1
   1754c:	bne	175c0 <table_set@@Base+0x24c>
   17550:	ldr	r0, [sp, #16]
   17554:	ldr	r0, [r0]
   17558:	movw	r1, #0
   1755c:	cmp	r0, r1
   17560:	bne	17574 <table_set@@Base+0x200>
   17564:	movw	r0, #4
   17568:	bl	11fdc <malloc@plt>
   1756c:	ldr	r1, [sp, #16]
   17570:	str	r0, [r1]
   17574:	ldr	r0, [sp, #16]
   17578:	ldr	r0, [r0]
   1757c:	movw	r1, #0
   17580:	cmp	r0, r1
   17584:	beq	175bc <table_set@@Base+0x248>
   17588:	ldr	r0, [sp, #16]
   1758c:	ldr	r0, [r0]
   17590:	ldr	r1, [fp, #-16]
   17594:	ldrb	r2, [r1]
   17598:	strb	r2, [r0]
   1759c:	ldrb	r2, [r1, #1]
   175a0:	strb	r2, [r0, #1]
   175a4:	ldrb	r2, [r1, #2]
   175a8:	strb	r2, [r0, #2]
   175ac:	ldrb	r1, [r1, #3]
   175b0:	strb	r1, [r0, #3]
   175b4:	movw	r0, #0
   175b8:	str	r0, [sp, #20]
   175bc:	b	175c0 <table_set@@Base+0x24c>
   175c0:	b	18098 <table_set@@Base+0xd24>
   175c4:	ldr	r0, [sp, #12]
   175c8:	ldr	r0, [r0, #4]
   175cc:	ldr	r1, [fp, #8]
   175d0:	cmp	r0, r1
   175d4:	bne	17630 <table_set@@Base+0x2bc>
   175d8:	ldr	r0, [sp, #16]
   175dc:	ldr	r0, [r0]
   175e0:	movw	r1, #0
   175e4:	cmp	r0, r1
   175e8:	bne	175fc <table_set@@Base+0x288>
   175ec:	movw	r0, #1
   175f0:	bl	11fdc <malloc@plt>
   175f4:	ldr	r1, [sp, #16]
   175f8:	str	r0, [r1]
   175fc:	ldr	r0, [sp, #16]
   17600:	ldr	r0, [r0]
   17604:	movw	r1, #0
   17608:	cmp	r0, r1
   1760c:	beq	1762c <table_set@@Base+0x2b8>
   17610:	ldr	r0, [sp, #16]
   17614:	ldr	r0, [r0]
   17618:	ldr	r1, [fp, #-16]
   1761c:	ldrb	r1, [r1]
   17620:	strb	r1, [r0]
   17624:	movw	r0, #0
   17628:	str	r0, [sp, #20]
   1762c:	b	17630 <table_set@@Base+0x2bc>
   17630:	b	18098 <table_set@@Base+0xd24>
   17634:	ldr	r0, [sp, #12]
   17638:	ldr	r0, [r0, #4]
   1763c:	ldr	r1, [fp, #8]
   17640:	cmp	r0, r1
   17644:	bne	176a0 <table_set@@Base+0x32c>
   17648:	ldr	r0, [sp, #16]
   1764c:	ldr	r0, [r0]
   17650:	movw	r1, #0
   17654:	cmp	r0, r1
   17658:	bne	1766c <table_set@@Base+0x2f8>
   1765c:	movw	r0, #1
   17660:	bl	11fdc <malloc@plt>
   17664:	ldr	r1, [sp, #16]
   17668:	str	r0, [r1]
   1766c:	ldr	r0, [sp, #16]
   17670:	ldr	r0, [r0]
   17674:	movw	r1, #0
   17678:	cmp	r0, r1
   1767c:	beq	1769c <table_set@@Base+0x328>
   17680:	ldr	r0, [sp, #16]
   17684:	ldr	r0, [r0]
   17688:	ldr	r1, [fp, #-16]
   1768c:	ldrb	r1, [r1]
   17690:	strb	r1, [r0]
   17694:	movw	r0, #0
   17698:	str	r0, [sp, #20]
   1769c:	b	176a0 <table_set@@Base+0x32c>
   176a0:	b	18098 <table_set@@Base+0xd24>
   176a4:	ldr	r0, [sp, #12]
   176a8:	ldr	r0, [r0, #4]
   176ac:	ldr	r1, [fp, #8]
   176b0:	cmp	r0, r1
   176b4:	bne	17718 <table_set@@Base+0x3a4>
   176b8:	ldr	r0, [sp, #16]
   176bc:	ldr	r0, [r0]
   176c0:	movw	r1, #0
   176c4:	cmp	r0, r1
   176c8:	bne	176dc <table_set@@Base+0x368>
   176cc:	movw	r0, #2
   176d0:	bl	11fdc <malloc@plt>
   176d4:	ldr	r1, [sp, #16]
   176d8:	str	r0, [r1]
   176dc:	ldr	r0, [sp, #16]
   176e0:	ldr	r0, [r0]
   176e4:	movw	r1, #0
   176e8:	cmp	r0, r1
   176ec:	beq	17714 <table_set@@Base+0x3a0>
   176f0:	ldr	r0, [sp, #16]
   176f4:	ldr	r0, [r0]
   176f8:	ldr	r1, [fp, #-16]
   176fc:	ldrb	r2, [r1]
   17700:	strb	r2, [r0]
   17704:	ldrb	r1, [r1, #1]
   17708:	strb	r1, [r0, #1]
   1770c:	movw	r0, #0
   17710:	str	r0, [sp, #20]
   17714:	b	17718 <table_set@@Base+0x3a4>
   17718:	b	18098 <table_set@@Base+0xd24>
   1771c:	ldr	r0, [sp, #12]
   17720:	ldr	r0, [r0, #4]
   17724:	ldr	r1, [fp, #8]
   17728:	cmp	r0, r1
   1772c:	bne	17790 <table_set@@Base+0x41c>
   17730:	ldr	r0, [sp, #16]
   17734:	ldr	r0, [r0]
   17738:	movw	r1, #0
   1773c:	cmp	r0, r1
   17740:	bne	17754 <table_set@@Base+0x3e0>
   17744:	movw	r0, #2
   17748:	bl	11fdc <malloc@plt>
   1774c:	ldr	r1, [sp, #16]
   17750:	str	r0, [r1]
   17754:	ldr	r0, [sp, #16]
   17758:	ldr	r0, [r0]
   1775c:	movw	r1, #0
   17760:	cmp	r0, r1
   17764:	beq	1778c <table_set@@Base+0x418>
   17768:	ldr	r0, [sp, #16]
   1776c:	ldr	r0, [r0]
   17770:	ldr	r1, [fp, #-16]
   17774:	ldrb	r2, [r1]
   17778:	strb	r2, [r0]
   1777c:	ldrb	r1, [r1, #1]
   17780:	strb	r1, [r0, #1]
   17784:	movw	r0, #0
   17788:	str	r0, [sp, #20]
   1778c:	b	17790 <table_set@@Base+0x41c>
   17790:	b	18098 <table_set@@Base+0xd24>
   17794:	ldr	r0, [sp, #12]
   17798:	ldr	r0, [r0, #4]
   1779c:	ldr	r1, [fp, #8]
   177a0:	cmp	r0, r1
   177a4:	bne	17818 <table_set@@Base+0x4a4>
   177a8:	ldr	r0, [sp, #16]
   177ac:	ldr	r0, [r0]
   177b0:	movw	r1, #0
   177b4:	cmp	r0, r1
   177b8:	bne	177cc <table_set@@Base+0x458>
   177bc:	movw	r0, #4
   177c0:	bl	11fdc <malloc@plt>
   177c4:	ldr	r1, [sp, #16]
   177c8:	str	r0, [r1]
   177cc:	ldr	r0, [sp, #16]
   177d0:	ldr	r0, [r0]
   177d4:	movw	r1, #0
   177d8:	cmp	r0, r1
   177dc:	beq	17814 <table_set@@Base+0x4a0>
   177e0:	ldr	r0, [sp, #16]
   177e4:	ldr	r0, [r0]
   177e8:	ldr	r1, [fp, #-16]
   177ec:	ldrb	r2, [r1]
   177f0:	strb	r2, [r0]
   177f4:	ldrb	r2, [r1, #1]
   177f8:	strb	r2, [r0, #1]
   177fc:	ldrb	r2, [r1, #2]
   17800:	strb	r2, [r0, #2]
   17804:	ldrb	r1, [r1, #3]
   17808:	strb	r1, [r0, #3]
   1780c:	movw	r0, #0
   17810:	str	r0, [sp, #20]
   17814:	b	17818 <table_set@@Base+0x4a4>
   17818:	b	18098 <table_set@@Base+0xd24>
   1781c:	ldr	r0, [sp, #12]
   17820:	ldr	r0, [r0, #4]
   17824:	ldr	r1, [fp, #8]
   17828:	cmp	r0, r1
   1782c:	bne	178a0 <table_set@@Base+0x52c>
   17830:	ldr	r0, [sp, #16]
   17834:	ldr	r0, [r0]
   17838:	movw	r1, #0
   1783c:	cmp	r0, r1
   17840:	bne	17854 <table_set@@Base+0x4e0>
   17844:	movw	r0, #4
   17848:	bl	11fdc <malloc@plt>
   1784c:	ldr	r1, [sp, #16]
   17850:	str	r0, [r1]
   17854:	ldr	r0, [sp, #16]
   17858:	ldr	r0, [r0]
   1785c:	movw	r1, #0
   17860:	cmp	r0, r1
   17864:	beq	1789c <table_set@@Base+0x528>
   17868:	ldr	r0, [sp, #16]
   1786c:	ldr	r0, [r0]
   17870:	ldr	r1, [fp, #-16]
   17874:	ldrb	r2, [r1]
   17878:	strb	r2, [r0]
   1787c:	ldrb	r2, [r1, #1]
   17880:	strb	r2, [r0, #1]
   17884:	ldrb	r2, [r1, #2]
   17888:	strb	r2, [r0, #2]
   1788c:	ldrb	r1, [r1, #3]
   17890:	strb	r1, [r0, #3]
   17894:	movw	r0, #0
   17898:	str	r0, [sp, #20]
   1789c:	b	178a0 <table_set@@Base+0x52c>
   178a0:	b	18098 <table_set@@Base+0xd24>
   178a4:	ldr	r0, [sp, #12]
   178a8:	ldr	r0, [r0, #4]
   178ac:	ldr	r1, [fp, #8]
   178b0:	cmp	r0, r1
   178b4:	bne	17948 <table_set@@Base+0x5d4>
   178b8:	ldr	r0, [sp, #16]
   178bc:	ldr	r0, [r0]
   178c0:	movw	r1, #0
   178c4:	cmp	r0, r1
   178c8:	bne	178dc <table_set@@Base+0x568>
   178cc:	movw	r0, #8
   178d0:	bl	11fdc <malloc@plt>
   178d4:	ldr	r1, [sp, #16]
   178d8:	str	r0, [r1]
   178dc:	ldr	r0, [sp, #16]
   178e0:	ldr	r0, [r0]
   178e4:	movw	r1, #0
   178e8:	cmp	r0, r1
   178ec:	beq	17944 <table_set@@Base+0x5d0>
   178f0:	ldr	r0, [sp, #16]
   178f4:	ldr	r0, [r0]
   178f8:	ldr	r1, [fp, #-16]
   178fc:	ldrb	r2, [r1]
   17900:	strb	r2, [r0]
   17904:	ldrb	r2, [r1, #1]
   17908:	strb	r2, [r0, #1]
   1790c:	ldrb	r2, [r1, #2]
   17910:	strb	r2, [r0, #2]
   17914:	ldrb	r2, [r1, #3]
   17918:	strb	r2, [r0, #3]
   1791c:	ldrb	r2, [r1, #4]
   17920:	strb	r2, [r0, #4]
   17924:	ldrb	r2, [r1, #5]
   17928:	strb	r2, [r0, #5]
   1792c:	ldrb	r2, [r1, #6]
   17930:	strb	r2, [r0, #6]
   17934:	ldrb	r1, [r1, #7]
   17938:	strb	r1, [r0, #7]
   1793c:	movw	r0, #0
   17940:	str	r0, [sp, #20]
   17944:	b	17948 <table_set@@Base+0x5d4>
   17948:	b	18098 <table_set@@Base+0xd24>
   1794c:	ldr	r0, [sp, #12]
   17950:	ldr	r0, [r0, #4]
   17954:	ldr	r1, [fp, #8]
   17958:	cmp	r0, r1
   1795c:	bne	179f0 <table_set@@Base+0x67c>
   17960:	ldr	r0, [sp, #16]
   17964:	ldr	r0, [r0]
   17968:	movw	r1, #0
   1796c:	cmp	r0, r1
   17970:	bne	17984 <table_set@@Base+0x610>
   17974:	movw	r0, #8
   17978:	bl	11fdc <malloc@plt>
   1797c:	ldr	r1, [sp, #16]
   17980:	str	r0, [r1]
   17984:	ldr	r0, [sp, #16]
   17988:	ldr	r0, [r0]
   1798c:	movw	r1, #0
   17990:	cmp	r0, r1
   17994:	beq	179ec <table_set@@Base+0x678>
   17998:	ldr	r0, [sp, #16]
   1799c:	ldr	r0, [r0]
   179a0:	ldr	r1, [fp, #-16]
   179a4:	ldrb	r2, [r1]
   179a8:	strb	r2, [r0]
   179ac:	ldrb	r2, [r1, #1]
   179b0:	strb	r2, [r0, #1]
   179b4:	ldrb	r2, [r1, #2]
   179b8:	strb	r2, [r0, #2]
   179bc:	ldrb	r2, [r1, #3]
   179c0:	strb	r2, [r0, #3]
   179c4:	ldrb	r2, [r1, #4]
   179c8:	strb	r2, [r0, #4]
   179cc:	ldrb	r2, [r1, #5]
   179d0:	strb	r2, [r0, #5]
   179d4:	ldrb	r2, [r1, #6]
   179d8:	strb	r2, [r0, #6]
   179dc:	ldrb	r1, [r1, #7]
   179e0:	strb	r1, [r0, #7]
   179e4:	movw	r0, #0
   179e8:	str	r0, [sp, #20]
   179ec:	b	179f0 <table_set@@Base+0x67c>
   179f0:	b	18098 <table_set@@Base+0xd24>
   179f4:	ldr	r0, [sp, #12]
   179f8:	ldr	r0, [r0, #4]
   179fc:	ldr	r1, [fp, #8]
   17a00:	cmp	r0, r1
   17a04:	bne	17a68 <table_set@@Base+0x6f4>
   17a08:	ldr	r0, [sp, #16]
   17a0c:	ldr	r0, [r0]
   17a10:	movw	r1, #0
   17a14:	cmp	r0, r1
   17a18:	bne	17a2c <table_set@@Base+0x6b8>
   17a1c:	movw	r0, #2
   17a20:	bl	11fdc <malloc@plt>
   17a24:	ldr	r1, [sp, #16]
   17a28:	str	r0, [r1]
   17a2c:	ldr	r0, [sp, #16]
   17a30:	ldr	r0, [r0]
   17a34:	movw	r1, #0
   17a38:	cmp	r0, r1
   17a3c:	beq	17a64 <table_set@@Base+0x6f0>
   17a40:	ldr	r0, [sp, #16]
   17a44:	ldr	r0, [r0]
   17a48:	ldr	r1, [fp, #-16]
   17a4c:	ldrb	r2, [r1]
   17a50:	strb	r2, [r0]
   17a54:	ldrb	r1, [r1, #1]
   17a58:	strb	r1, [r0, #1]
   17a5c:	movw	r0, #0
   17a60:	str	r0, [sp, #20]
   17a64:	b	17a68 <table_set@@Base+0x6f4>
   17a68:	b	18098 <table_set@@Base+0xd24>
   17a6c:	ldr	r0, [sp, #12]
   17a70:	ldr	r0, [r0, #4]
   17a74:	ldr	r1, [fp, #8]
   17a78:	cmp	r0, r1
   17a7c:	bne	17ae0 <table_set@@Base+0x76c>
   17a80:	ldr	r0, [sp, #16]
   17a84:	ldr	r0, [r0]
   17a88:	movw	r1, #0
   17a8c:	cmp	r0, r1
   17a90:	bne	17aa4 <table_set@@Base+0x730>
   17a94:	movw	r0, #2
   17a98:	bl	11fdc <malloc@plt>
   17a9c:	ldr	r1, [sp, #16]
   17aa0:	str	r0, [r1]
   17aa4:	ldr	r0, [sp, #16]
   17aa8:	ldr	r0, [r0]
   17aac:	movw	r1, #0
   17ab0:	cmp	r0, r1
   17ab4:	beq	17adc <table_set@@Base+0x768>
   17ab8:	ldr	r0, [sp, #16]
   17abc:	ldr	r0, [r0]
   17ac0:	ldr	r1, [fp, #-16]
   17ac4:	ldrb	r2, [r1]
   17ac8:	strb	r2, [r0]
   17acc:	ldrb	r1, [r1, #1]
   17ad0:	strb	r1, [r0, #1]
   17ad4:	movw	r0, #0
   17ad8:	str	r0, [sp, #20]
   17adc:	b	17ae0 <table_set@@Base+0x76c>
   17ae0:	b	18098 <table_set@@Base+0xd24>
   17ae4:	ldr	r0, [sp, #12]
   17ae8:	ldr	r0, [r0, #4]
   17aec:	ldr	r1, [fp, #8]
   17af0:	cmp	r0, r1
   17af4:	bne	17b68 <table_set@@Base+0x7f4>
   17af8:	ldr	r0, [sp, #16]
   17afc:	ldr	r0, [r0]
   17b00:	movw	r1, #0
   17b04:	cmp	r0, r1
   17b08:	bne	17b1c <table_set@@Base+0x7a8>
   17b0c:	movw	r0, #4
   17b10:	bl	11fdc <malloc@plt>
   17b14:	ldr	r1, [sp, #16]
   17b18:	str	r0, [r1]
   17b1c:	ldr	r0, [sp, #16]
   17b20:	ldr	r0, [r0]
   17b24:	movw	r1, #0
   17b28:	cmp	r0, r1
   17b2c:	beq	17b64 <table_set@@Base+0x7f0>
   17b30:	ldr	r0, [sp, #16]
   17b34:	ldr	r0, [r0]
   17b38:	ldr	r1, [fp, #-16]
   17b3c:	ldrb	r2, [r1]
   17b40:	strb	r2, [r0]
   17b44:	ldrb	r2, [r1, #1]
   17b48:	strb	r2, [r0, #1]
   17b4c:	ldrb	r2, [r1, #2]
   17b50:	strb	r2, [r0, #2]
   17b54:	ldrb	r1, [r1, #3]
   17b58:	strb	r1, [r0, #3]
   17b5c:	movw	r0, #0
   17b60:	str	r0, [sp, #20]
   17b64:	b	17b68 <table_set@@Base+0x7f4>
   17b68:	b	18098 <table_set@@Base+0xd24>
   17b6c:	ldr	r0, [sp, #12]
   17b70:	ldr	r0, [r0, #4]
   17b74:	ldr	r1, [fp, #8]
   17b78:	cmp	r0, r1
   17b7c:	bne	17bf0 <table_set@@Base+0x87c>
   17b80:	ldr	r0, [sp, #16]
   17b84:	ldr	r0, [r0]
   17b88:	movw	r1, #0
   17b8c:	cmp	r0, r1
   17b90:	bne	17ba4 <table_set@@Base+0x830>
   17b94:	movw	r0, #4
   17b98:	bl	11fdc <malloc@plt>
   17b9c:	ldr	r1, [sp, #16]
   17ba0:	str	r0, [r1]
   17ba4:	ldr	r0, [sp, #16]
   17ba8:	ldr	r0, [r0]
   17bac:	movw	r1, #0
   17bb0:	cmp	r0, r1
   17bb4:	beq	17bec <table_set@@Base+0x878>
   17bb8:	ldr	r0, [sp, #16]
   17bbc:	ldr	r0, [r0]
   17bc0:	ldr	r1, [fp, #-16]
   17bc4:	ldrb	r2, [r1]
   17bc8:	strb	r2, [r0]
   17bcc:	ldrb	r2, [r1, #1]
   17bd0:	strb	r2, [r0, #1]
   17bd4:	ldrb	r2, [r1, #2]
   17bd8:	strb	r2, [r0, #2]
   17bdc:	ldrb	r1, [r1, #3]
   17be0:	strb	r1, [r0, #3]
   17be4:	movw	r0, #0
   17be8:	str	r0, [sp, #20]
   17bec:	b	17bf0 <table_set@@Base+0x87c>
   17bf0:	b	18098 <table_set@@Base+0xd24>
   17bf4:	ldr	r0, [sp, #12]
   17bf8:	ldr	r0, [r0, #4]
   17bfc:	ldr	r1, [fp, #8]
   17c00:	cmp	r0, r1
   17c04:	bne	17c98 <table_set@@Base+0x924>
   17c08:	ldr	r0, [sp, #16]
   17c0c:	ldr	r0, [r0]
   17c10:	movw	r1, #0
   17c14:	cmp	r0, r1
   17c18:	bne	17c2c <table_set@@Base+0x8b8>
   17c1c:	movw	r0, #8
   17c20:	bl	11fdc <malloc@plt>
   17c24:	ldr	r1, [sp, #16]
   17c28:	str	r0, [r1]
   17c2c:	ldr	r0, [sp, #16]
   17c30:	ldr	r0, [r0]
   17c34:	movw	r1, #0
   17c38:	cmp	r0, r1
   17c3c:	beq	17c94 <table_set@@Base+0x920>
   17c40:	ldr	r0, [sp, #16]
   17c44:	ldr	r0, [r0]
   17c48:	ldr	r1, [fp, #-16]
   17c4c:	ldrb	r2, [r1]
   17c50:	strb	r2, [r0]
   17c54:	ldrb	r2, [r1, #1]
   17c58:	strb	r2, [r0, #1]
   17c5c:	ldrb	r2, [r1, #2]
   17c60:	strb	r2, [r0, #2]
   17c64:	ldrb	r2, [r1, #3]
   17c68:	strb	r2, [r0, #3]
   17c6c:	ldrb	r2, [r1, #4]
   17c70:	strb	r2, [r0, #4]
   17c74:	ldrb	r2, [r1, #5]
   17c78:	strb	r2, [r0, #5]
   17c7c:	ldrb	r2, [r1, #6]
   17c80:	strb	r2, [r0, #6]
   17c84:	ldrb	r1, [r1, #7]
   17c88:	strb	r1, [r0, #7]
   17c8c:	movw	r0, #0
   17c90:	str	r0, [sp, #20]
   17c94:	b	17c98 <table_set@@Base+0x924>
   17c98:	b	18098 <table_set@@Base+0xd24>
   17c9c:	ldr	r0, [sp, #12]
   17ca0:	ldr	r0, [r0, #4]
   17ca4:	ldr	r1, [fp, #8]
   17ca8:	cmp	r0, r1
   17cac:	bne	17d40 <table_set@@Base+0x9cc>
   17cb0:	ldr	r0, [sp, #16]
   17cb4:	ldr	r0, [r0]
   17cb8:	movw	r1, #0
   17cbc:	cmp	r0, r1
   17cc0:	bne	17cd4 <table_set@@Base+0x960>
   17cc4:	movw	r0, #8
   17cc8:	bl	11fdc <malloc@plt>
   17ccc:	ldr	r1, [sp, #16]
   17cd0:	str	r0, [r1]
   17cd4:	ldr	r0, [sp, #16]
   17cd8:	ldr	r0, [r0]
   17cdc:	movw	r1, #0
   17ce0:	cmp	r0, r1
   17ce4:	beq	17d3c <table_set@@Base+0x9c8>
   17ce8:	ldr	r0, [sp, #16]
   17cec:	ldr	r0, [r0]
   17cf0:	ldr	r1, [fp, #-16]
   17cf4:	ldrb	r2, [r1]
   17cf8:	strb	r2, [r0]
   17cfc:	ldrb	r2, [r1, #1]
   17d00:	strb	r2, [r0, #1]
   17d04:	ldrb	r2, [r1, #2]
   17d08:	strb	r2, [r0, #2]
   17d0c:	ldrb	r2, [r1, #3]
   17d10:	strb	r2, [r0, #3]
   17d14:	ldrb	r2, [r1, #4]
   17d18:	strb	r2, [r0, #4]
   17d1c:	ldrb	r2, [r1, #5]
   17d20:	strb	r2, [r0, #5]
   17d24:	ldrb	r2, [r1, #6]
   17d28:	strb	r2, [r0, #6]
   17d2c:	ldrb	r1, [r1, #7]
   17d30:	strb	r1, [r0, #7]
   17d34:	movw	r0, #0
   17d38:	str	r0, [sp, #20]
   17d3c:	b	17d40 <table_set@@Base+0x9cc>
   17d40:	b	18098 <table_set@@Base+0xd24>
   17d44:	ldr	r0, [sp, #12]
   17d48:	ldr	r0, [r0, #4]
   17d4c:	ldr	r1, [fp, #8]
   17d50:	cmp	r0, r1
   17d54:	bne	17dc8 <table_set@@Base+0xa54>
   17d58:	ldr	r0, [sp, #16]
   17d5c:	ldr	r0, [r0]
   17d60:	movw	r1, #0
   17d64:	cmp	r0, r1
   17d68:	bne	17d7c <table_set@@Base+0xa08>
   17d6c:	movw	r0, #4
   17d70:	bl	11fdc <malloc@plt>
   17d74:	ldr	r1, [sp, #16]
   17d78:	str	r0, [r1]
   17d7c:	ldr	r0, [sp, #16]
   17d80:	ldr	r0, [r0]
   17d84:	movw	r1, #0
   17d88:	cmp	r0, r1
   17d8c:	beq	17dc4 <table_set@@Base+0xa50>
   17d90:	ldr	r0, [sp, #16]
   17d94:	ldr	r0, [r0]
   17d98:	ldr	r1, [fp, #-16]
   17d9c:	ldrb	r2, [r1]
   17da0:	strb	r2, [r0]
   17da4:	ldrb	r2, [r1, #1]
   17da8:	strb	r2, [r0, #1]
   17dac:	ldrb	r2, [r1, #2]
   17db0:	strb	r2, [r0, #2]
   17db4:	ldrb	r1, [r1, #3]
   17db8:	strb	r1, [r0, #3]
   17dbc:	movw	r0, #0
   17dc0:	str	r0, [sp, #20]
   17dc4:	b	17dc8 <table_set@@Base+0xa54>
   17dc8:	b	18098 <table_set@@Base+0xd24>
   17dcc:	ldr	r0, [sp, #12]
   17dd0:	ldr	r0, [r0, #4]
   17dd4:	ldr	r1, [fp, #8]
   17dd8:	cmp	r0, r1
   17ddc:	bne	17e70 <table_set@@Base+0xafc>
   17de0:	ldr	r0, [sp, #16]
   17de4:	ldr	r0, [r0]
   17de8:	movw	r1, #0
   17dec:	cmp	r0, r1
   17df0:	bne	17e04 <table_set@@Base+0xa90>
   17df4:	movw	r0, #8
   17df8:	bl	11fdc <malloc@plt>
   17dfc:	ldr	r1, [sp, #16]
   17e00:	str	r0, [r1]
   17e04:	ldr	r0, [sp, #16]
   17e08:	ldr	r0, [r0]
   17e0c:	movw	r1, #0
   17e10:	cmp	r0, r1
   17e14:	beq	17e6c <table_set@@Base+0xaf8>
   17e18:	ldr	r0, [sp, #16]
   17e1c:	ldr	r0, [r0]
   17e20:	ldr	r1, [fp, #-16]
   17e24:	ldrb	r2, [r1]
   17e28:	strb	r2, [r0]
   17e2c:	ldrb	r2, [r1, #1]
   17e30:	strb	r2, [r0, #1]
   17e34:	ldrb	r2, [r1, #2]
   17e38:	strb	r2, [r0, #2]
   17e3c:	ldrb	r2, [r1, #3]
   17e40:	strb	r2, [r0, #3]
   17e44:	ldrb	r2, [r1, #4]
   17e48:	strb	r2, [r0, #4]
   17e4c:	ldrb	r2, [r1, #5]
   17e50:	strb	r2, [r0, #5]
   17e54:	ldrb	r2, [r1, #6]
   17e58:	strb	r2, [r0, #6]
   17e5c:	ldrb	r1, [r1, #7]
   17e60:	strb	r1, [r0, #7]
   17e64:	movw	r0, #0
   17e68:	str	r0, [sp, #20]
   17e6c:	b	17e70 <table_set@@Base+0xafc>
   17e70:	b	18098 <table_set@@Base+0xd24>
   17e74:	ldr	r0, [sp, #12]
   17e78:	ldr	r0, [r0, #4]
   17e7c:	ldr	r1, [fp, #8]
   17e80:	cmp	r0, r1
   17e84:	bne	17f18 <table_set@@Base+0xba4>
   17e88:	ldr	r0, [sp, #16]
   17e8c:	ldr	r0, [r0]
   17e90:	movw	r1, #0
   17e94:	cmp	r0, r1
   17e98:	bne	17eac <table_set@@Base+0xb38>
   17e9c:	movw	r0, #8
   17ea0:	bl	11fdc <malloc@plt>
   17ea4:	ldr	r1, [sp, #16]
   17ea8:	str	r0, [r1]
   17eac:	ldr	r0, [sp, #16]
   17eb0:	ldr	r0, [r0]
   17eb4:	movw	r1, #0
   17eb8:	cmp	r0, r1
   17ebc:	beq	17f14 <table_set@@Base+0xba0>
   17ec0:	ldr	r0, [sp, #16]
   17ec4:	ldr	r0, [r0]
   17ec8:	ldr	r1, [fp, #-16]
   17ecc:	ldrb	r2, [r1]
   17ed0:	strb	r2, [r0]
   17ed4:	ldrb	r2, [r1, #1]
   17ed8:	strb	r2, [r0, #1]
   17edc:	ldrb	r2, [r1, #2]
   17ee0:	strb	r2, [r0, #2]
   17ee4:	ldrb	r2, [r1, #3]
   17ee8:	strb	r2, [r0, #3]
   17eec:	ldrb	r2, [r1, #4]
   17ef0:	strb	r2, [r0, #4]
   17ef4:	ldrb	r2, [r1, #5]
   17ef8:	strb	r2, [r0, #5]
   17efc:	ldrb	r2, [r1, #6]
   17f00:	strb	r2, [r0, #6]
   17f04:	ldrb	r1, [r1, #7]
   17f08:	strb	r1, [r0, #7]
   17f0c:	movw	r0, #0
   17f10:	str	r0, [sp, #20]
   17f14:	b	17f18 <table_set@@Base+0xba4>
   17f18:	b	18098 <table_set@@Base+0xd24>
   17f1c:	ldr	r0, [sp, #12]
   17f20:	ldr	r0, [r0, #4]
   17f24:	ldr	r1, [fp, #8]
   17f28:	cmp	r0, r1
   17f2c:	bne	17f88 <table_set@@Base+0xc14>
   17f30:	ldr	r0, [fp, #-16]
   17f34:	bl	12000 <strlen@plt>
   17f38:	str	r0, [sp, #8]
   17f3c:	ldr	r0, [sp, #16]
   17f40:	ldr	r0, [r0]
   17f44:	ldr	r1, [sp, #8]
   17f48:	add	r1, r1, #1
   17f4c:	bl	11fb8 <realloc@plt>
   17f50:	ldr	r1, [sp, #16]
   17f54:	str	r0, [r1]
   17f58:	ldr	r0, [sp, #16]
   17f5c:	ldr	r0, [r0]
   17f60:	movw	r1, #0
   17f64:	cmp	r0, r1
   17f68:	beq	17f84 <table_set@@Base+0xc10>
   17f6c:	ldr	r0, [sp, #16]
   17f70:	ldr	r0, [r0]
   17f74:	ldr	r1, [fp, #-16]
   17f78:	bl	11fc4 <strcpy@plt>
   17f7c:	movw	r1, #0
   17f80:	str	r1, [sp, #20]
   17f84:	b	17f88 <table_set@@Base+0xc14>
   17f88:	b	18098 <table_set@@Base+0xd24>
   17f8c:	ldr	r0, [sp, #12]
   17f90:	ldr	r0, [r0, #4]
   17f94:	ldr	r1, [fp, #8]
   17f98:	cmp	r0, r1
   17f9c:	bne	17ff8 <table_set@@Base+0xc84>
   17fa0:	ldr	r0, [sp, #16]
   17fa4:	ldr	r0, [r0]
   17fa8:	movw	r1, #0
   17fac:	cmp	r0, r1
   17fb0:	bne	17fc4 <table_set@@Base+0xc50>
   17fb4:	movw	r0, #1
   17fb8:	bl	11fdc <malloc@plt>
   17fbc:	ldr	r1, [sp, #16]
   17fc0:	str	r0, [r1]
   17fc4:	ldr	r0, [sp, #16]
   17fc8:	ldr	r0, [r0]
   17fcc:	movw	r1, #0
   17fd0:	cmp	r0, r1
   17fd4:	beq	17ff4 <table_set@@Base+0xc80>
   17fd8:	ldr	r0, [sp, #16]
   17fdc:	ldr	r0, [r0]
   17fe0:	ldr	r1, [fp, #-16]
   17fe4:	ldrb	r1, [r1]
   17fe8:	strb	r1, [r0]
   17fec:	movw	r0, #0
   17ff0:	str	r0, [sp, #20]
   17ff4:	b	17ff8 <table_set@@Base+0xc84>
   17ff8:	b	18098 <table_set@@Base+0xd24>
   17ffc:	ldr	r0, [sp, #12]
   18000:	ldr	r0, [r0, #4]
   18004:	ldr	r1, [fp, #8]
   18008:	cmp	r0, r1
   1800c:	bne	18068 <table_set@@Base+0xcf4>
   18010:	ldr	r0, [sp, #16]
   18014:	ldr	r0, [r0]
   18018:	movw	r1, #0
   1801c:	cmp	r0, r1
   18020:	bne	18034 <table_set@@Base+0xcc0>
   18024:	movw	r0, #1
   18028:	bl	11fdc <malloc@plt>
   1802c:	ldr	r1, [sp, #16]
   18030:	str	r0, [r1]
   18034:	ldr	r0, [sp, #16]
   18038:	ldr	r0, [r0]
   1803c:	movw	r1, #0
   18040:	cmp	r0, r1
   18044:	beq	18064 <table_set@@Base+0xcf0>
   18048:	ldr	r0, [sp, #16]
   1804c:	ldr	r0, [r0]
   18050:	ldr	r1, [fp, #-16]
   18054:	ldrb	r1, [r1]
   18058:	strb	r1, [r0]
   1805c:	movw	r0, #0
   18060:	str	r0, [sp, #20]
   18064:	b	18068 <table_set@@Base+0xcf4>
   18068:	b	18098 <table_set@@Base+0xd24>
   1806c:	ldr	r0, [sp, #12]
   18070:	ldr	r0, [r0, #4]
   18074:	ldr	r1, [fp, #8]
   18078:	cmp	r0, r1
   1807c:	bne	18094 <table_set@@Base+0xd20>
   18080:	ldr	r0, [fp, #-16]
   18084:	ldr	r1, [sp, #16]
   18088:	str	r0, [r1]
   1808c:	movw	r0, #0
   18090:	str	r0, [sp, #20]
   18094:	b	18098 <table_set@@Base+0xd24>
   18098:	ldr	r0, [sp, #20]
   1809c:	movw	r1, #0
   180a0:	cmp	r1, r0
   180a4:	bne	180bc <table_set@@Base+0xd48>
   180a8:	ldr	r0, [fp, #-4]
   180ac:	ldr	r1, [fp, #-8]
   180b0:	ldr	r2, [fp, #-12]
   180b4:	movw	r3, #1
   180b8:	bl	13544 <table_notify@@Base>
   180bc:	ldr	r0, [sp, #20]
   180c0:	mov	sp, fp
   180c4:	pop	{fp, pc}

000180c8 <table_set_bool@@Base>:
   180c8:	push	{fp, lr}
   180cc:	mov	fp, sp
   180d0:	sub	sp, sp, #24
   180d4:	str	r0, [fp, #-4]
   180d8:	str	r1, [fp, #-8]
   180dc:	str	r2, [sp, #12]
   180e0:	and	r0, r3, #1
   180e4:	strb	r0, [sp, #11]
   180e8:	ldr	r0, [fp, #-4]
   180ec:	ldr	r1, [fp, #-8]
   180f0:	ldr	r2, [sp, #12]
   180f4:	add	r3, sp, #11
   180f8:	movw	ip, #22
   180fc:	str	ip, [sp]
   18100:	bl	17374 <table_set@@Base>
   18104:	mov	sp, fp
   18108:	pop	{fp, pc}

0001810c <table_set_int@@Base>:
   1810c:	push	{fp, lr}
   18110:	mov	fp, sp
   18114:	sub	sp, sp, #24
   18118:	str	r0, [fp, #-4]
   1811c:	str	r1, [fp, #-8]
   18120:	str	r2, [sp, #12]
   18124:	str	r3, [sp, #8]
   18128:	ldr	r0, [fp, #-4]
   1812c:	ldr	r1, [fp, #-8]
   18130:	ldr	r2, [sp, #12]
   18134:	add	r3, sp, #8
   18138:	movw	ip, #0
   1813c:	str	ip, [sp]
   18140:	bl	17374 <table_set@@Base>
   18144:	mov	sp, fp
   18148:	pop	{fp, pc}

0001814c <table_set_uint@@Base>:
   1814c:	push	{fp, lr}
   18150:	mov	fp, sp
   18154:	sub	sp, sp, #24
   18158:	str	r0, [fp, #-4]
   1815c:	str	r1, [fp, #-8]
   18160:	str	r2, [sp, #12]
   18164:	str	r3, [sp, #8]
   18168:	ldr	r0, [fp, #-4]
   1816c:	ldr	r1, [fp, #-8]
   18170:	ldr	r2, [sp, #12]
   18174:	add	r3, sp, #8
   18178:	movw	ip, #1
   1817c:	str	ip, [sp]
   18180:	bl	17374 <table_set@@Base>
   18184:	mov	sp, fp
   18188:	pop	{fp, pc}

0001818c <table_set_int8@@Base>:
   1818c:	push	{fp, lr}
   18190:	mov	fp, sp
   18194:	sub	sp, sp, #24
   18198:	str	r0, [fp, #-4]
   1819c:	str	r1, [fp, #-8]
   181a0:	str	r2, [sp, #12]
   181a4:	strb	r3, [sp, #11]
   181a8:	ldr	r0, [fp, #-4]
   181ac:	ldr	r1, [fp, #-8]
   181b0:	ldr	r2, [sp, #12]
   181b4:	add	r3, sp, #11
   181b8:	movw	ip, #2
   181bc:	str	ip, [sp]
   181c0:	bl	17374 <table_set@@Base>
   181c4:	mov	sp, fp
   181c8:	pop	{fp, pc}

000181cc <table_set_uint8@@Base>:
   181cc:	push	{fp, lr}
   181d0:	mov	fp, sp
   181d4:	sub	sp, sp, #24
   181d8:	str	r0, [fp, #-4]
   181dc:	str	r1, [fp, #-8]
   181e0:	str	r2, [sp, #12]
   181e4:	strb	r3, [sp, #11]
   181e8:	ldr	r0, [fp, #-4]
   181ec:	ldr	r1, [fp, #-8]
   181f0:	ldr	r2, [sp, #12]
   181f4:	add	r3, sp, #11
   181f8:	movw	ip, #3
   181fc:	str	ip, [sp]
   18200:	bl	17374 <table_set@@Base>
   18204:	mov	sp, fp
   18208:	pop	{fp, pc}

0001820c <table_set_int16@@Base>:
   1820c:	push	{fp, lr}
   18210:	mov	fp, sp
   18214:	sub	sp, sp, #24
   18218:	str	r0, [fp, #-4]
   1821c:	str	r1, [fp, #-8]
   18220:	str	r2, [sp, #12]
   18224:	strh	r3, [sp, #10]
   18228:	ldr	r0, [fp, #-4]
   1822c:	ldr	r1, [fp, #-8]
   18230:	ldr	r2, [sp, #12]
   18234:	add	r3, sp, #10
   18238:	movw	ip, #4
   1823c:	str	ip, [sp]
   18240:	bl	17374 <table_set@@Base>
   18244:	mov	sp, fp
   18248:	pop	{fp, pc}

0001824c <table_set_uint16@@Base>:
   1824c:	push	{fp, lr}
   18250:	mov	fp, sp
   18254:	sub	sp, sp, #24
   18258:	str	r0, [fp, #-4]
   1825c:	str	r1, [fp, #-8]
   18260:	str	r2, [sp, #12]
   18264:	strh	r3, [sp, #10]
   18268:	ldr	r0, [fp, #-4]
   1826c:	ldr	r1, [fp, #-8]
   18270:	ldr	r2, [sp, #12]
   18274:	add	r3, sp, #10
   18278:	movw	ip, #5
   1827c:	str	ip, [sp]
   18280:	bl	17374 <table_set@@Base>
   18284:	mov	sp, fp
   18288:	pop	{fp, pc}

0001828c <table_set_int32@@Base>:
   1828c:	push	{fp, lr}
   18290:	mov	fp, sp
   18294:	sub	sp, sp, #24
   18298:	str	r0, [fp, #-4]
   1829c:	str	r1, [fp, #-8]
   182a0:	str	r2, [sp, #12]
   182a4:	str	r3, [sp, #8]
   182a8:	ldr	r0, [fp, #-4]
   182ac:	ldr	r1, [fp, #-8]
   182b0:	ldr	r2, [sp, #12]
   182b4:	add	r3, sp, #8
   182b8:	movw	ip, #6
   182bc:	str	ip, [sp]
   182c0:	bl	17374 <table_set@@Base>
   182c4:	mov	sp, fp
   182c8:	pop	{fp, pc}

000182cc <table_set_uint32@@Base>:
   182cc:	push	{fp, lr}
   182d0:	mov	fp, sp
   182d4:	sub	sp, sp, #24
   182d8:	str	r0, [fp, #-4]
   182dc:	str	r1, [fp, #-8]
   182e0:	str	r2, [sp, #12]
   182e4:	str	r3, [sp, #8]
   182e8:	ldr	r0, [fp, #-4]
   182ec:	ldr	r1, [fp, #-8]
   182f0:	ldr	r2, [sp, #12]
   182f4:	add	r3, sp, #8
   182f8:	movw	ip, #7
   182fc:	str	ip, [sp]
   18300:	bl	17374 <table_set@@Base>
   18304:	mov	sp, fp
   18308:	pop	{fp, pc}

0001830c <table_set_int64@@Base>:
   1830c:	push	{fp, lr}
   18310:	mov	fp, sp
   18314:	sub	sp, sp, #32
   18318:	ldr	r3, [fp, #12]
   1831c:	ldr	ip, [fp, #8]
   18320:	str	r0, [fp, #-4]
   18324:	str	r1, [fp, #-8]
   18328:	str	r2, [fp, #-12]
   1832c:	str	r3, [sp, #12]
   18330:	str	ip, [sp, #8]
   18334:	ldr	r0, [fp, #-4]
   18338:	ldr	r1, [fp, #-8]
   1833c:	ldr	r2, [fp, #-12]
   18340:	add	r3, sp, #8
   18344:	movw	ip, #8
   18348:	str	ip, [sp]
   1834c:	bl	17374 <table_set@@Base>
   18350:	mov	sp, fp
   18354:	pop	{fp, pc}

00018358 <table_set_uint64@@Base>:
   18358:	push	{fp, lr}
   1835c:	mov	fp, sp
   18360:	sub	sp, sp, #32
   18364:	ldr	r3, [fp, #12]
   18368:	ldr	ip, [fp, #8]
   1836c:	str	r0, [fp, #-4]
   18370:	str	r1, [fp, #-8]
   18374:	str	r2, [fp, #-12]
   18378:	str	r3, [sp, #12]
   1837c:	str	ip, [sp, #8]
   18380:	ldr	r0, [fp, #-4]
   18384:	ldr	r1, [fp, #-8]
   18388:	ldr	r2, [fp, #-12]
   1838c:	add	r3, sp, #8
   18390:	movw	ip, #9
   18394:	str	ip, [sp]
   18398:	bl	17374 <table_set@@Base>
   1839c:	mov	sp, fp
   183a0:	pop	{fp, pc}

000183a4 <table_set_short@@Base>:
   183a4:	push	{fp, lr}
   183a8:	mov	fp, sp
   183ac:	sub	sp, sp, #24
   183b0:	str	r0, [fp, #-4]
   183b4:	str	r1, [fp, #-8]
   183b8:	str	r2, [sp, #12]
   183bc:	strh	r3, [sp, #10]
   183c0:	ldr	r0, [fp, #-4]
   183c4:	ldr	r1, [fp, #-8]
   183c8:	ldr	r2, [sp, #12]
   183cc:	add	r3, sp, #10
   183d0:	movw	ip, #10
   183d4:	str	ip, [sp]
   183d8:	bl	17374 <table_set@@Base>
   183dc:	mov	sp, fp
   183e0:	pop	{fp, pc}

000183e4 <table_set_ushort@@Base>:
   183e4:	push	{fp, lr}
   183e8:	mov	fp, sp
   183ec:	sub	sp, sp, #24
   183f0:	str	r0, [fp, #-4]
   183f4:	str	r1, [fp, #-8]
   183f8:	str	r2, [sp, #12]
   183fc:	strh	r3, [sp, #10]
   18400:	ldr	r0, [fp, #-4]
   18404:	ldr	r1, [fp, #-8]
   18408:	ldr	r2, [sp, #12]
   1840c:	add	r3, sp, #10
   18410:	movw	ip, #11
   18414:	str	ip, [sp]
   18418:	bl	17374 <table_set@@Base>
   1841c:	mov	sp, fp
   18420:	pop	{fp, pc}

00018424 <table_set_long@@Base>:
   18424:	push	{fp, lr}
   18428:	mov	fp, sp
   1842c:	sub	sp, sp, #24
   18430:	str	r0, [fp, #-4]
   18434:	str	r1, [fp, #-8]
   18438:	str	r2, [sp, #12]
   1843c:	str	r3, [sp, #8]
   18440:	ldr	r0, [fp, #-4]
   18444:	ldr	r1, [fp, #-8]
   18448:	ldr	r2, [sp, #12]
   1844c:	add	r3, sp, #8
   18450:	movw	ip, #12
   18454:	str	ip, [sp]
   18458:	bl	17374 <table_set@@Base>
   1845c:	mov	sp, fp
   18460:	pop	{fp, pc}

00018464 <table_set_ulong@@Base>:
   18464:	push	{fp, lr}
   18468:	mov	fp, sp
   1846c:	sub	sp, sp, #24
   18470:	str	r0, [fp, #-4]
   18474:	str	r1, [fp, #-8]
   18478:	str	r2, [sp, #12]
   1847c:	str	r3, [sp, #8]
   18480:	ldr	r0, [fp, #-4]
   18484:	ldr	r1, [fp, #-8]
   18488:	ldr	r2, [sp, #12]
   1848c:	add	r3, sp, #8
   18490:	movw	ip, #13
   18494:	str	ip, [sp]
   18498:	bl	17374 <table_set@@Base>
   1849c:	mov	sp, fp
   184a0:	pop	{fp, pc}

000184a4 <table_set_llong@@Base>:
   184a4:	push	{fp, lr}
   184a8:	mov	fp, sp
   184ac:	sub	sp, sp, #32
   184b0:	ldr	r3, [fp, #12]
   184b4:	ldr	ip, [fp, #8]
   184b8:	str	r0, [fp, #-4]
   184bc:	str	r1, [fp, #-8]
   184c0:	str	r2, [fp, #-12]
   184c4:	str	r3, [sp, #12]
   184c8:	str	ip, [sp, #8]
   184cc:	ldr	r0, [fp, #-4]
   184d0:	ldr	r1, [fp, #-8]
   184d4:	ldr	r2, [fp, #-12]
   184d8:	add	r3, sp, #8
   184dc:	movw	ip, #14
   184e0:	str	ip, [sp]
   184e4:	bl	17374 <table_set@@Base>
   184e8:	mov	sp, fp
   184ec:	pop	{fp, pc}

000184f0 <table_set_ullong@@Base>:
   184f0:	push	{fp, lr}
   184f4:	mov	fp, sp
   184f8:	sub	sp, sp, #32
   184fc:	ldr	r3, [fp, #12]
   18500:	ldr	ip, [fp, #8]
   18504:	str	r0, [fp, #-4]
   18508:	str	r1, [fp, #-8]
   1850c:	str	r2, [fp, #-12]
   18510:	str	r3, [sp, #12]
   18514:	str	ip, [sp, #8]
   18518:	ldr	r0, [fp, #-4]
   1851c:	ldr	r1, [fp, #-8]
   18520:	ldr	r2, [fp, #-12]
   18524:	add	r3, sp, #8
   18528:	movw	ip, #15
   1852c:	str	ip, [sp]
   18530:	bl	17374 <table_set@@Base>
   18534:	mov	sp, fp
   18538:	pop	{fp, pc}

0001853c <table_set_float@@Base>:
   1853c:	push	{fp, lr}
   18540:	mov	fp, sp
   18544:	sub	sp, sp, #24
   18548:	str	r0, [fp, #-4]
   1854c:	str	r1, [fp, #-8]
   18550:	str	r2, [sp, #12]
   18554:	vstr	s0, [sp, #8]
   18558:	ldr	r0, [fp, #-4]
   1855c:	ldr	r1, [fp, #-8]
   18560:	ldr	r2, [sp, #12]
   18564:	add	r3, sp, #8
   18568:	movw	ip, #16
   1856c:	str	ip, [sp]
   18570:	bl	17374 <table_set@@Base>
   18574:	mov	sp, fp
   18578:	pop	{fp, pc}

0001857c <table_set_double@@Base>:
   1857c:	push	{fp, lr}
   18580:	mov	fp, sp
   18584:	sub	sp, sp, #32
   18588:	str	r0, [fp, #-4]
   1858c:	str	r1, [fp, #-8]
   18590:	str	r2, [fp, #-12]
   18594:	vstr	d0, [sp, #8]
   18598:	ldr	r0, [fp, #-4]
   1859c:	ldr	r1, [fp, #-8]
   185a0:	ldr	r2, [fp, #-12]
   185a4:	add	r3, sp, #8
   185a8:	movw	ip, #17
   185ac:	str	ip, [sp]
   185b0:	bl	17374 <table_set@@Base>
   185b4:	mov	sp, fp
   185b8:	pop	{fp, pc}

000185bc <table_set_ldouble@@Base>:
   185bc:	push	{fp, lr}
   185c0:	mov	fp, sp
   185c4:	sub	sp, sp, #32
   185c8:	str	r0, [fp, #-4]
   185cc:	str	r1, [fp, #-8]
   185d0:	str	r2, [fp, #-12]
   185d4:	vstr	d0, [sp, #8]
   185d8:	ldr	r0, [fp, #-4]
   185dc:	ldr	r1, [fp, #-8]
   185e0:	ldr	r2, [fp, #-12]
   185e4:	add	r3, sp, #8
   185e8:	movw	ip, #18
   185ec:	str	ip, [sp]
   185f0:	bl	17374 <table_set@@Base>
   185f4:	mov	sp, fp
   185f8:	pop	{fp, pc}

000185fc <table_set_string@@Base>:
   185fc:	push	{fp, lr}
   18600:	mov	fp, sp
   18604:	sub	sp, sp, #24
   18608:	str	r0, [fp, #-4]
   1860c:	str	r1, [fp, #-8]
   18610:	str	r2, [sp, #12]
   18614:	str	r3, [sp, #8]
   18618:	ldr	r0, [fp, #-4]
   1861c:	ldr	r1, [fp, #-8]
   18620:	ldr	r2, [sp, #12]
   18624:	ldr	r3, [sp, #8]
   18628:	movw	ip, #21
   1862c:	str	ip, [sp]
   18630:	bl	17374 <table_set@@Base>
   18634:	mov	sp, fp
   18638:	pop	{fp, pc}

0001863c <table_set_char@@Base>:
   1863c:	push	{fp, lr}
   18640:	mov	fp, sp
   18644:	sub	sp, sp, #24
   18648:	str	r0, [fp, #-4]
   1864c:	str	r1, [fp, #-8]
   18650:	str	r2, [sp, #12]
   18654:	strb	r3, [sp, #11]
   18658:	ldr	r0, [fp, #-4]
   1865c:	ldr	r1, [fp, #-8]
   18660:	ldr	r2, [sp, #12]
   18664:	add	r3, sp, #11
   18668:	movw	ip, #19
   1866c:	str	ip, [sp]
   18670:	bl	17374 <table_set@@Base>
   18674:	mov	sp, fp
   18678:	pop	{fp, pc}

0001867c <table_set_uchar@@Base>:
   1867c:	push	{fp, lr}
   18680:	mov	fp, sp
   18684:	sub	sp, sp, #24
   18688:	str	r0, [fp, #-4]
   1868c:	str	r1, [fp, #-8]
   18690:	str	r2, [sp, #12]
   18694:	strb	r3, [sp, #11]
   18698:	ldr	r0, [fp, #-4]
   1869c:	ldr	r1, [fp, #-8]
   186a0:	ldr	r2, [sp, #12]
   186a4:	add	r3, sp, #11
   186a8:	movw	ip, #20
   186ac:	str	ip, [sp]
   186b0:	bl	17374 <table_set@@Base>
   186b4:	mov	sp, fp
   186b8:	pop	{fp, pc}

000186bc <table_set_ptr@@Base>:
   186bc:	push	{fp, lr}
   186c0:	mov	fp, sp
   186c4:	sub	sp, sp, #24
   186c8:	str	r0, [fp, #-4]
   186cc:	str	r1, [fp, #-8]
   186d0:	str	r2, [sp, #12]
   186d4:	str	r3, [sp, #8]
   186d8:	ldr	r0, [fp, #-4]
   186dc:	ldr	r1, [fp, #-8]
   186e0:	ldr	r2, [sp, #12]
   186e4:	ldr	r3, [sp, #8]
   186e8:	movw	ip, #23
   186ec:	str	ip, [sp]
   186f0:	bl	17374 <table_set@@Base>
   186f4:	mov	sp, fp
   186f8:	pop	{fp, pc}

000186fc <table_column_sort@@Base>:
   186fc:	push	{fp, lr}
   18700:	mov	fp, sp
   18704:	sub	sp, sp, #80	; 0x50
   18708:	str	r0, [fp, #-4]
   1870c:	str	r1, [fp, #-8]
   18710:	str	r2, [fp, #-12]
   18714:	str	r3, [fp, #-16]
   18718:	movw	r0, #0
   1871c:	str	r0, [fp, #-20]	; 0xffffffec
   18720:	ldr	r0, [fp, #-20]	; 0xffffffec
   18724:	ldr	r1, [fp, #-16]
   18728:	cmp	r0, r1
   1872c:	bge	18984 <table_column_sort@@Base+0x288>
   18730:	ldr	r0, [fp, #-4]
   18734:	bl	16fc0 <table_get_row_length@@Base>
   18738:	str	r0, [fp, #-24]	; 0xffffffe8
   1873c:	ldr	r0, [fp, #-20]	; 0xffffffec
   18740:	cmp	r0, #0
   18744:	bne	18788 <table_column_sort@@Base+0x8c>
   18748:	ldr	r0, [fp, #-4]
   1874c:	ldr	r1, [fp, #-8]
   18750:	ldr	r2, [fp, #-20]	; 0xffffffec
   18754:	ldr	r1, [r1, r2, lsl #2]
   18758:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1875c:	sub	r3, r3, #1
   18760:	ldr	ip, [fp, #-12]
   18764:	add	r2, ip, r2, lsl #2
   18768:	ldr	r2, [r2]
   1876c:	movw	ip, #0
   18770:	str	r2, [sp, #28]
   18774:	mov	r2, ip
   18778:	ldr	ip, [sp, #28]
   1877c:	str	ip, [sp]
   18780:	bl	189a4 <table_column_sort@@Base+0x2a8>
   18784:	b	18970 <table_column_sort@@Base+0x274>
   18788:	mvn	r0, #0
   1878c:	str	r0, [fp, #-32]	; 0xffffffe0
   18790:	str	r0, [fp, #-36]	; 0xffffffdc
   18794:	ldr	r0, [fp, #-4]
   18798:	ldr	r1, [fp, #-8]
   1879c:	ldr	r2, [fp, #-20]	; 0xffffffec
   187a0:	sub	r2, r2, #1
   187a4:	add	r1, r1, r2, lsl #2
   187a8:	ldr	r1, [r1]
   187ac:	bl	152a0 <table_get_column_compare_function@@Base>
   187b0:	str	r0, [sp, #40]	; 0x28
   187b4:	movw	r0, #0
   187b8:	str	r0, [fp, #-28]	; 0xffffffe4
   187bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   187c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187c4:	cmp	r0, r1
   187c8:	bge	1896c <table_column_sort@@Base+0x270>
   187cc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   187d0:	cmp	r0, #0
   187d4:	beq	188e0 <table_column_sort@@Base+0x1e4>
   187d8:	movw	r0, #0
   187dc:	strb	r0, [sp, #35]	; 0x23
   187e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   187e4:	sub	r0, r0, #1
   187e8:	str	r0, [sp, #36]	; 0x24
   187ec:	ldr	r0, [sp, #36]	; 0x24
   187f0:	cmp	r0, #0
   187f4:	blt	188b0 <table_column_sort@@Base+0x1b4>
   187f8:	ldr	r0, [sp, #40]	; 0x28
   187fc:	ldr	r1, [fp, #-4]
   18800:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18804:	ldr	r3, [fp, #-8]
   18808:	ldr	ip, [sp, #36]	; 0x24
   1880c:	ldr	r3, [r3, ip, lsl #2]
   18810:	str	r0, [sp, #24]
   18814:	mov	r0, r1
   18818:	mov	r1, r2
   1881c:	mov	r2, r3
   18820:	bl	16978 <table_get@@Base>
   18824:	ldr	r1, [fp, #-4]
   18828:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1882c:	sub	r2, r2, #1
   18830:	ldr	r3, [fp, #-8]
   18834:	ldr	ip, [sp, #36]	; 0x24
   18838:	add	r3, r3, ip, lsl #2
   1883c:	ldr	r3, [r3]
   18840:	str	r0, [sp, #20]
   18844:	mov	r0, r1
   18848:	mov	r1, r2
   1884c:	mov	r2, r3
   18850:	bl	16978 <table_get@@Base>
   18854:	ldr	r1, [sp, #20]
   18858:	str	r0, [sp, #16]
   1885c:	mov	r0, r1
   18860:	ldr	r1, [sp, #16]
   18864:	ldr	r2, [sp, #24]
   18868:	blx	r2
   1886c:	cmp	r0, #0
   18870:	movw	r0, #0
   18874:	movne	r0, #1
   18878:	mvn	r1, #0
   1887c:	eor	r0, r0, r1
   18880:	and	r0, r0, #1
   18884:	strb	r0, [sp, #35]	; 0x23
   18888:	ldrb	r0, [sp, #35]	; 0x23
   1888c:	tst	r0, #1
   18890:	bne	18898 <table_column_sort@@Base+0x19c>
   18894:	b	188b0 <table_column_sort@@Base+0x1b4>
   18898:	b	1889c <table_column_sort@@Base+0x1a0>
   1889c:	ldr	r0, [sp, #36]	; 0x24
   188a0:	mvn	r1, #0
   188a4:	add	r0, r0, r1
   188a8:	str	r0, [sp, #36]	; 0x24
   188ac:	b	187ec <table_column_sort@@Base+0xf0>
   188b0:	ldrb	r0, [sp, #35]	; 0x23
   188b4:	tst	r0, #1
   188b8:	beq	188dc <table_column_sort@@Base+0x1e0>
   188bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   188c0:	cmn	r0, #1
   188c4:	bne	188d4 <table_column_sort@@Base+0x1d8>
   188c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   188cc:	sub	r0, r0, #1
   188d0:	str	r0, [fp, #-32]	; 0xffffffe0
   188d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   188d8:	str	r0, [fp, #-36]	; 0xffffffdc
   188dc:	b	188e0 <table_column_sort@@Base+0x1e4>
   188e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   188e4:	cmn	r0, #1
   188e8:	beq	18958 <table_column_sort@@Base+0x25c>
   188ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   188f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   188f4:	cmp	r0, r1
   188f8:	bne	18910 <table_column_sort@@Base+0x214>
   188fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18900:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18904:	sub	r1, r1, #1
   18908:	cmp	r0, r1
   1890c:	bne	18958 <table_column_sort@@Base+0x25c>
   18910:	ldr	r0, [fp, #-4]
   18914:	ldr	r1, [fp, #-8]
   18918:	ldr	r2, [fp, #-20]	; 0xffffffec
   1891c:	ldr	r1, [r1, r2, lsl #2]
   18920:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18924:	ldr	ip, [fp, #-36]	; 0xffffffdc
   18928:	ldr	lr, [fp, #-12]
   1892c:	add	r2, lr, r2, lsl #2
   18930:	ldr	r2, [r2]
   18934:	str	r2, [sp, #12]
   18938:	mov	r2, r3
   1893c:	mov	r3, ip
   18940:	ldr	ip, [sp, #12]
   18944:	str	ip, [sp]
   18948:	bl	189a4 <table_column_sort@@Base+0x2a8>
   1894c:	mvn	r0, #0
   18950:	str	r0, [fp, #-32]	; 0xffffffe0
   18954:	str	r0, [fp, #-36]	; 0xffffffdc
   18958:	b	1895c <table_column_sort@@Base+0x260>
   1895c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18960:	add	r0, r0, #1
   18964:	str	r0, [fp, #-28]	; 0xffffffe4
   18968:	b	187bc <table_column_sort@@Base+0xc0>
   1896c:	b	18970 <table_column_sort@@Base+0x274>
   18970:	b	18974 <table_column_sort@@Base+0x278>
   18974:	ldr	r0, [fp, #-20]	; 0xffffffec
   18978:	add	r0, r0, #1
   1897c:	str	r0, [fp, #-20]	; 0xffffffec
   18980:	b	18720 <table_column_sort@@Base+0x24>
   18984:	ldr	r0, [fp, #-4]
   18988:	mvn	r1, #0
   1898c:	str	r1, [sp, #8]
   18990:	ldr	r2, [sp, #8]
   18994:	movw	r3, #32
   18998:	bl	13544 <table_notify@@Base>
   1899c:	mov	sp, fp
   189a0:	pop	{fp, pc}
   189a4:	push	{fp, lr}
   189a8:	mov	fp, sp
   189ac:	sub	sp, sp, #32
   189b0:	ldr	ip, [fp, #8]
   189b4:	str	r0, [fp, #-4]
   189b8:	str	r1, [fp, #-8]
   189bc:	str	r2, [fp, #-12]
   189c0:	str	r3, [sp, #16]
   189c4:	ldr	r0, [sp, #16]
   189c8:	ldr	r1, [fp, #-12]
   189cc:	sub	r0, r0, r1
   189d0:	add	r0, r0, #1
   189d4:	movw	r1, #4
   189d8:	str	ip, [sp, #8]
   189dc:	bl	11f7c <calloc@plt>
   189e0:	str	r0, [sp, #12]
   189e4:	ldr	r0, [fp, #-4]
   189e8:	ldr	r1, [sp, #12]
   189ec:	ldr	r2, [fp, #-8]
   189f0:	ldr	r3, [fp, #-12]
   189f4:	ldr	ip, [sp, #16]
   189f8:	ldr	lr, [fp, #8]
   189fc:	str	ip, [sp]
   18a00:	str	lr, [sp, #4]
   18a04:	bl	18a18 <table_column_sort@@Base+0x31c>
   18a08:	ldr	r0, [sp, #12]
   18a0c:	bl	11fa0 <free@plt>
   18a10:	mov	sp, fp
   18a14:	pop	{fp, pc}
   18a18:	push	{r4, sl, fp, lr}
   18a1c:	add	fp, sp, #8
   18a20:	sub	sp, sp, #32
   18a24:	ldr	ip, [fp, #12]
   18a28:	ldr	lr, [fp, #8]
   18a2c:	str	r0, [fp, #-12]
   18a30:	str	r1, [fp, #-16]
   18a34:	str	r2, [sp, #20]
   18a38:	str	r3, [sp, #16]
   18a3c:	ldr	r0, [fp, #8]
   18a40:	ldr	r1, [sp, #16]
   18a44:	sub	r0, r0, r1
   18a48:	add	r0, r0, #1
   18a4c:	cmp	r0, #2
   18a50:	bge	18a58 <table_column_sort@@Base+0x35c>
   18a54:	b	18afc <table_column_sort@@Base+0x400>
   18a58:	ldr	r0, [sp, #16]
   18a5c:	ldr	r1, [fp, #8]
   18a60:	add	r0, r0, r1
   18a64:	movw	r1, #2
   18a68:	sdiv	r0, r0, r1
   18a6c:	str	r0, [sp, #12]
   18a70:	ldr	r0, [fp, #-12]
   18a74:	ldr	r1, [fp, #-16]
   18a78:	ldr	r2, [sp, #20]
   18a7c:	ldr	r3, [sp, #16]
   18a80:	ldr	ip, [sp, #12]
   18a84:	ldr	lr, [fp, #12]
   18a88:	str	ip, [sp]
   18a8c:	str	lr, [sp, #4]
   18a90:	bl	18a18 <table_column_sort@@Base+0x31c>
   18a94:	ldr	r0, [fp, #-12]
   18a98:	ldr	r1, [fp, #-16]
   18a9c:	ldr	r2, [sp, #20]
   18aa0:	ldr	r3, [sp, #12]
   18aa4:	add	r3, r3, #1
   18aa8:	ldr	ip, [fp, #8]
   18aac:	ldr	lr, [fp, #12]
   18ab0:	str	ip, [sp]
   18ab4:	str	lr, [sp, #4]
   18ab8:	bl	18a18 <table_column_sort@@Base+0x31c>
   18abc:	ldr	r0, [fp, #-12]
   18ac0:	ldr	r1, [fp, #-16]
   18ac4:	ldr	r2, [sp, #20]
   18ac8:	ldr	r3, [sp, #16]
   18acc:	ldr	ip, [sp, #12]
   18ad0:	ldr	lr, [fp, #8]
   18ad4:	ldr	r4, [fp, #12]
   18ad8:	str	ip, [sp]
   18adc:	str	lr, [sp, #4]
   18ae0:	str	r4, [sp, #8]
   18ae4:	bl	18b04 <table_column_sort@@Base+0x408>
   18ae8:	ldr	r0, [fp, #-12]
   18aec:	ldr	r1, [sp, #16]
   18af0:	ldr	r2, [fp, #8]
   18af4:	ldr	r3, [fp, #-16]
   18af8:	bl	18db0 <table_column_sort@@Base+0x6b4>
   18afc:	sub	sp, fp, #8
   18b00:	pop	{r4, sl, fp, pc}
   18b04:	push	{r4, sl, fp, lr}
   18b08:	add	fp, sp, #8
   18b0c:	sub	sp, sp, #88	; 0x58
   18b10:	ldr	ip, [fp, #16]
   18b14:	ldr	lr, [fp, #12]
   18b18:	ldr	r4, [fp, #8]
   18b1c:	str	r0, [fp, #-12]
   18b20:	str	r1, [fp, #-16]
   18b24:	str	r2, [fp, #-20]	; 0xffffffec
   18b28:	str	r3, [fp, #-24]	; 0xffffffe8
   18b2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b30:	str	r0, [fp, #-28]	; 0xffffffe4
   18b34:	ldr	r0, [fp, #8]
   18b38:	add	r0, r0, #1
   18b3c:	str	r0, [fp, #-32]	; 0xffffffe0
   18b40:	ldr	r0, [fp, #-12]
   18b44:	ldr	r1, [fp, #-20]	; 0xffffffec
   18b48:	str	ip, [fp, #-44]	; 0xffffffd4
   18b4c:	str	lr, [sp, #48]	; 0x30
   18b50:	str	r4, [sp, #44]	; 0x2c
   18b54:	bl	152a0 <table_get_column_compare_function@@Base>
   18b58:	str	r0, [fp, #-40]	; 0xffffffd8
   18b5c:	movw	r0, #0
   18b60:	str	r0, [fp, #-36]	; 0xffffffdc
   18b64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18b68:	ldr	r1, [fp, #12]
   18b6c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18b70:	sub	r1, r1, r2
   18b74:	add	r1, r1, #1
   18b78:	cmp	r0, r1
   18b7c:	bge	18da8 <table_column_sort@@Base+0x6ac>
   18b80:	ldr	r0, [fp, #16]
   18b84:	cmp	r0, #0
   18b88:	bne	18c90 <table_column_sort@@Base+0x594>
   18b8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18b90:	ldr	r1, [fp, #8]
   18b94:	cmp	r0, r1
   18b98:	bgt	18c50 <table_column_sort@@Base+0x554>
   18b9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18ba0:	ldr	r1, [fp, #12]
   18ba4:	cmp	r0, r1
   18ba8:	bgt	18c10 <table_column_sort@@Base+0x514>
   18bac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18bb0:	ldr	r1, [fp, #-12]
   18bb4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18bb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bbc:	str	r0, [sp, #40]	; 0x28
   18bc0:	mov	r0, r1
   18bc4:	mov	r1, r2
   18bc8:	mov	r2, r3
   18bcc:	bl	16978 <table_get@@Base>
   18bd0:	ldr	r1, [fp, #-12]
   18bd4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18bd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bdc:	str	r0, [sp, #36]	; 0x24
   18be0:	mov	r0, r1
   18be4:	mov	r1, r2
   18be8:	mov	r2, r3
   18bec:	bl	16978 <table_get@@Base>
   18bf0:	ldr	r1, [sp, #36]	; 0x24
   18bf4:	str	r0, [sp, #32]
   18bf8:	mov	r0, r1
   18bfc:	ldr	r1, [sp, #32]
   18c00:	ldr	r2, [sp, #40]	; 0x28
   18c04:	blx	r2
   18c08:	cmp	r0, #0
   18c0c:	bge	18c50 <table_column_sort@@Base+0x554>
   18c10:	ldr	r0, [fp, #-16]
   18c14:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18c18:	add	r0, r0, r1, lsl #2
   18c1c:	ldr	r1, [fp, #-12]
   18c20:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18c24:	str	r0, [sp, #28]
   18c28:	mov	r0, r1
   18c2c:	mov	r1, r2
   18c30:	bl	16f0c <table_get_row_ptr@@Base>
   18c34:	ldr	r0, [r0]
   18c38:	ldr	r1, [sp, #28]
   18c3c:	str	r0, [r1]
   18c40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18c44:	add	r0, r0, #1
   18c48:	str	r0, [fp, #-28]	; 0xffffffe4
   18c4c:	b	18c8c <table_column_sort@@Base+0x590>
   18c50:	ldr	r0, [fp, #-16]
   18c54:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18c58:	add	r0, r0, r1, lsl #2
   18c5c:	ldr	r1, [fp, #-12]
   18c60:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18c64:	str	r0, [sp, #24]
   18c68:	mov	r0, r1
   18c6c:	mov	r1, r2
   18c70:	bl	16f0c <table_get_row_ptr@@Base>
   18c74:	ldr	r0, [r0]
   18c78:	ldr	r1, [sp, #24]
   18c7c:	str	r0, [r1]
   18c80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18c84:	add	r0, r0, #1
   18c88:	str	r0, [fp, #-32]	; 0xffffffe0
   18c8c:	b	18d94 <table_column_sort@@Base+0x698>
   18c90:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18c94:	ldr	r1, [fp, #8]
   18c98:	cmp	r0, r1
   18c9c:	bgt	18d54 <table_column_sort@@Base+0x658>
   18ca0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18ca4:	ldr	r1, [fp, #12]
   18ca8:	cmp	r0, r1
   18cac:	bgt	18d14 <table_column_sort@@Base+0x618>
   18cb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18cb4:	ldr	r1, [fp, #-12]
   18cb8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18cbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   18cc0:	str	r0, [sp, #20]
   18cc4:	mov	r0, r1
   18cc8:	mov	r1, r2
   18ccc:	mov	r2, r3
   18cd0:	bl	16978 <table_get@@Base>
   18cd4:	ldr	r1, [fp, #-12]
   18cd8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18cdc:	ldr	r3, [fp, #-20]	; 0xffffffec
   18ce0:	str	r0, [sp, #16]
   18ce4:	mov	r0, r1
   18ce8:	mov	r1, r2
   18cec:	mov	r2, r3
   18cf0:	bl	16978 <table_get@@Base>
   18cf4:	ldr	r1, [sp, #16]
   18cf8:	str	r0, [sp, #12]
   18cfc:	mov	r0, r1
   18d00:	ldr	r1, [sp, #12]
   18d04:	ldr	r2, [sp, #20]
   18d08:	blx	r2
   18d0c:	cmp	r0, #0
   18d10:	ble	18d54 <table_column_sort@@Base+0x658>
   18d14:	ldr	r0, [fp, #-16]
   18d18:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18d1c:	add	r0, r0, r1, lsl #2
   18d20:	ldr	r1, [fp, #-12]
   18d24:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18d28:	str	r0, [sp, #8]
   18d2c:	mov	r0, r1
   18d30:	mov	r1, r2
   18d34:	bl	16f0c <table_get_row_ptr@@Base>
   18d38:	ldr	r0, [r0]
   18d3c:	ldr	r1, [sp, #8]
   18d40:	str	r0, [r1]
   18d44:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18d48:	add	r0, r0, #1
   18d4c:	str	r0, [fp, #-28]	; 0xffffffe4
   18d50:	b	18d90 <table_column_sort@@Base+0x694>
   18d54:	ldr	r0, [fp, #-16]
   18d58:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18d5c:	add	r0, r0, r1, lsl #2
   18d60:	ldr	r1, [fp, #-12]
   18d64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18d68:	str	r0, [sp, #4]
   18d6c:	mov	r0, r1
   18d70:	mov	r1, r2
   18d74:	bl	16f0c <table_get_row_ptr@@Base>
   18d78:	ldr	r0, [r0]
   18d7c:	ldr	r1, [sp, #4]
   18d80:	str	r0, [r1]
   18d84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18d88:	add	r0, r0, #1
   18d8c:	str	r0, [fp, #-32]	; 0xffffffe0
   18d90:	b	18d94 <table_column_sort@@Base+0x698>
   18d94:	b	18d98 <table_column_sort@@Base+0x69c>
   18d98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d9c:	add	r0, r0, #1
   18da0:	str	r0, [fp, #-36]	; 0xffffffdc
   18da4:	b	18b64 <table_column_sort@@Base+0x468>
   18da8:	sub	sp, fp, #8
   18dac:	pop	{r4, sl, fp, pc}
   18db0:	push	{fp, lr}
   18db4:	mov	fp, sp
   18db8:	sub	sp, sp, #24
   18dbc:	str	r0, [fp, #-4]
   18dc0:	str	r1, [fp, #-8]
   18dc4:	str	r2, [sp, #12]
   18dc8:	str	r3, [sp, #8]
   18dcc:	movw	r0, #0
   18dd0:	str	r0, [sp, #4]
   18dd4:	str	r0, [sp, #4]
   18dd8:	ldr	r0, [sp, #4]
   18ddc:	ldr	r1, [sp, #12]
   18de0:	ldr	r2, [fp, #-8]
   18de4:	sub	r1, r1, r2
   18de8:	add	r1, r1, #1
   18dec:	cmp	r0, r1
   18df0:	bge	18e20 <table_column_sort@@Base+0x724>
   18df4:	ldr	r0, [fp, #-4]
   18df8:	ldr	r1, [fp, #-8]
   18dfc:	ldr	r2, [sp, #4]
   18e00:	add	r1, r1, r2
   18e04:	ldr	r3, [sp, #8]
   18e08:	add	r2, r3, r2, lsl #2
   18e0c:	bl	17340 <table_set_row_ptr@@Base>
   18e10:	ldr	r0, [sp, #4]
   18e14:	add	r0, r0, #1
   18e18:	str	r0, [sp, #4]
   18e1c:	b	18dd8 <table_column_sort@@Base+0x6dc>
   18e20:	mov	sp, fp
   18e24:	pop	{fp, pc}

00018e28 <__libc_csu_init@@Base>:
   18e28:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18e2c:	mov	r7, r0
   18e30:	ldr	r6, [pc, #72]	; 18e80 <__libc_csu_init@@Base+0x58>
   18e34:	ldr	r5, [pc, #72]	; 18e84 <__libc_csu_init@@Base+0x5c>
   18e38:	add	r6, pc, r6
   18e3c:	add	r5, pc, r5
   18e40:	sub	r6, r6, r5
   18e44:	mov	r8, r1
   18e48:	mov	r9, r2
   18e4c:	bl	11f5c <calloc@plt-0x20>
   18e50:	asrs	r6, r6, #2
   18e54:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18e58:	mov	r4, #0
   18e5c:	add	r4, r4, #1
   18e60:	ldr	r3, [r5], #4
   18e64:	mov	r2, r9
   18e68:	mov	r1, r8
   18e6c:	mov	r0, r7
   18e70:	blx	r3
   18e74:	cmp	r6, r4
   18e78:	bne	18e5c <__libc_csu_init@@Base+0x34>
   18e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18e80:	andeq	r1, r1, ip, asr #1
   18e84:	andeq	r1, r1, r4, asr #1

00018e88 <__libc_csu_fini@@Base>:
   18e88:	bx	lr

Disassembly of section .fini:

00018e8c <.fini>:
   18e8c:	push	{r3, lr}
   18e90:	pop	{r3, pc}
