// Generated by CIRCT unknown git version
module translation_layer_32(	// file.cleaned.mlir:2:3
  input         CLK,	// file.cleaned.mlir:2:38
                RST_IN,	// file.cleaned.mlir:2:52
  input  [31:0] M_AXIS_RX_TDATA,	// file.cleaned.mlir:2:69
  input  [3:0]  M_AXIS_RX_TKEEP,	// file.cleaned.mlir:2:96
  input         M_AXIS_RX_TLAST,	// file.cleaned.mlir:2:122
                M_AXIS_RX_TVALID,	// file.cleaned.mlir:2:148
  input  [1:0]  IS_SOF,	// file.cleaned.mlir:2:175
                IS_EOF,	// file.cleaned.mlir:2:192
  input         RERR_FWD,	// file.cleaned.mlir:2:209
                S_AXIS_TX_TREADY,	// file.cleaned.mlir:2:228
  input  [15:0] COMPLETER_ID,	// file.cleaned.mlir:2:255
  input         CFG_BUS_MSTR_ENABLE,	// file.cleaned.mlir:2:279
  input  [5:0]  CFG_LINK_WIDTH,	// file.cleaned.mlir:2:309
  input  [1:0]  CFG_LINK_RATE,	// file.cleaned.mlir:2:334
  input  [2:0]  CFG_MAX_READ_REQUEST_SIZE,	// file.cleaned.mlir:2:358
                CFG_MAX_PAYLOAD_SIZE,	// file.cleaned.mlir:2:394
  input         CFG_INTERRUPT_MSIEN,	// file.cleaned.mlir:2:425
                CFG_INTERRUPT_RDY,	// file.cleaned.mlir:2:455
                RCB,	// file.cleaned.mlir:2:483
  input  [11:0] MAX_RC_CPLD,	// file.cleaned.mlir:2:497
  input  [7:0]  MAX_RC_CPLH,	// file.cleaned.mlir:2:520
  input  [31:0] RX_ST_DATA,	// file.cleaned.mlir:2:542
  input         RX_ST_EOP,	// file.cleaned.mlir:2:564
                RX_ST_VALID,	// file.cleaned.mlir:2:584
                RX_ST_SOP,	// file.cleaned.mlir:2:606
                RX_ST_EMPTY,	// file.cleaned.mlir:2:626
                TX_ST_READY,	// file.cleaned.mlir:2:648
  input  [31:0] TL_CFG_CTL,	// file.cleaned.mlir:2:670
  input  [3:0]  TL_CFG_ADD,	// file.cleaned.mlir:2:692
  input  [52:0] TL_CFG_STS,	// file.cleaned.mlir:2:713
  input  [7:0]  KO_CPL_SPC_HEADER,	// file.cleaned.mlir:2:735
  input  [11:0] KO_CPL_SPC_DATA,	// file.cleaned.mlir:2:763
  input         APP_MSI_ACK,	// file.cleaned.mlir:2:790
                RX_DATA_READY,	// file.cleaned.mlir:2:812
  input  [31:0] TX_DATA,	// file.cleaned.mlir:2:836
  input  [3:0]  TX_DATA_BYTE_ENABLE,	// file.cleaned.mlir:2:855
  input         TX_TLP_END_FLAG,	// file.cleaned.mlir:2:885
                TX_DATA_VALID,	// file.cleaned.mlir:2:911
                TX_TLP_ERROR_POISON,	// file.cleaned.mlir:2:935
                INTR_MSI_REQUEST,	// file.cleaned.mlir:2:965
  output        M_AXIS_RX_TREADY,	// file.cleaned.mlir:2:993
  output [31:0] S_AXIS_TX_TDATA,	// file.cleaned.mlir:2:1020
  output [3:0]  S_AXIS_TX_TKEEP,	// file.cleaned.mlir:2:1047
  output        S_AXIS_TX_TLAST,	// file.cleaned.mlir:2:1073
                S_AXIS_TX_TVALID,	// file.cleaned.mlir:2:1099
                S_AXIS_SRC_DSC,	// file.cleaned.mlir:2:1126
                CFG_INTERRUPT,	// file.cleaned.mlir:2:1151
                RX_ST_READY,	// file.cleaned.mlir:2:1175
  output [31:0] TX_ST_DATA,	// file.cleaned.mlir:2:1197
  output        TX_ST_VALID,	// file.cleaned.mlir:2:1219
                TX_ST_EOP,	// file.cleaned.mlir:2:1241
                TX_ST_SOP,	// file.cleaned.mlir:2:1261
                TX_ST_EMPTY,	// file.cleaned.mlir:2:1281
                APP_MSI_REQ,	// file.cleaned.mlir:2:1303
  output [31:0] RX_DATA,	// file.cleaned.mlir:2:1325
  output        RX_DATA_VALID,	// file.cleaned.mlir:2:1344
  output [3:0]  RX_DATA_BYTE_ENABLE,	// file.cleaned.mlir:2:1368
  output        RX_TLP_END_FLAG,	// file.cleaned.mlir:2:1398
  output [3:0]  RX_TLP_END_OFFSET,	// file.cleaned.mlir:2:1424
  output        RX_TLP_START_FLAG,	// file.cleaned.mlir:2:1452
  output [3:0]  RX_TLP_START_OFFSET,	// file.cleaned.mlir:2:1480
  output        RX_TLP_ERROR_POISON,	// file.cleaned.mlir:2:1510
                TX_DATA_READY,	// file.cleaned.mlir:2:1540
  output [15:0] CONFIG_COMPLETER_ID,	// file.cleaned.mlir:2:1564
  output        CONFIG_BUS_MASTER_ENABLE,	// file.cleaned.mlir:2:1595
  output [5:0]  CONFIG_LINK_WIDTH,	// file.cleaned.mlir:2:1630
  output [1:0]  CONFIG_LINK_RATE,	// file.cleaned.mlir:2:1658
  output [2:0]  CONFIG_MAX_READ_REQUEST_SIZE,	// file.cleaned.mlir:2:1685
                CONFIG_MAX_PAYLOAD_SIZE,	// file.cleaned.mlir:2:1724
  output        CONFIG_INTERRUPT_MSIENABLE,	// file.cleaned.mlir:2:1758
  output [11:0] CONFIG_MAX_CPL_DATA,	// file.cleaned.mlir:2:1795
  output [7:0]  CONFIG_MAX_CPL_HDR,	// file.cleaned.mlir:2:1826
  output        CONFIG_CPL_BOUNDARY_SEL,	// file.cleaned.mlir:2:1855
                INTR_MSI_RDY	// file.cleaned.mlir:2:1889
);

  assign M_AXIS_RX_TREADY = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign S_AXIS_TX_TDATA = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign S_AXIS_TX_TKEEP = 4'h0;	// file.cleaned.mlir:5:14, :12:5
  assign S_AXIS_TX_TLAST = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign S_AXIS_TX_TVALID = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign S_AXIS_SRC_DSC = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign CFG_INTERRUPT = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign RX_ST_READY = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign TX_ST_DATA = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign TX_ST_VALID = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign TX_ST_EOP = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign TX_ST_SOP = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign TX_ST_EMPTY = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign APP_MSI_REQ = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign RX_DATA = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign RX_DATA_VALID = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign RX_DATA_BYTE_ENABLE = 4'h0;	// file.cleaned.mlir:5:14, :12:5
  assign RX_TLP_END_FLAG = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign RX_TLP_END_OFFSET = 4'h0;	// file.cleaned.mlir:5:14, :12:5
  assign RX_TLP_START_FLAG = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign RX_TLP_START_OFFSET = 4'h0;	// file.cleaned.mlir:5:14, :12:5
  assign RX_TLP_ERROR_POISON = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign TX_DATA_READY = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign CONFIG_COMPLETER_ID = 16'h0;	// file.cleaned.mlir:6:15, :12:5
  assign CONFIG_BUS_MASTER_ENABLE = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign CONFIG_LINK_WIDTH = 6'h0;	// file.cleaned.mlir:7:14, :12:5
  assign CONFIG_LINK_RATE = 2'h0;	// file.cleaned.mlir:8:14, :12:5
  assign CONFIG_MAX_READ_REQUEST_SIZE = 3'h0;	// file.cleaned.mlir:9:14, :12:5
  assign CONFIG_MAX_PAYLOAD_SIZE = 3'h0;	// file.cleaned.mlir:9:14, :12:5
  assign CONFIG_INTERRUPT_MSIENABLE = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign CONFIG_MAX_CPL_DATA = 12'h0;	// file.cleaned.mlir:10:15, :12:5
  assign CONFIG_MAX_CPL_HDR = 8'h0;	// file.cleaned.mlir:11:14, :12:5
  assign CONFIG_CPL_BOUNDARY_SEL = 1'h0;	// file.cleaned.mlir:3:14, :12:5
  assign INTR_MSI_RDY = 1'h0;	// file.cleaned.mlir:3:14, :12:5
endmodule

