<dec f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='727' type='llvm::Register llvm::MachineFunction::addLiveIn(llvm::MCRegister PReg, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='725'>/// addLiveIn - Add the specified physical register as a live-in value and
  /// create a corresponding virtual register for it.</doc>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='260' u='c' c='_ZN4llvm7CCState33analyzeMustTailForwardedRegistersERNS_15SmallVectorImplINS_17ForwardedRegisterEEENS_8ArrayRefINS_3MVTEEEPFbjS6_S6_NS_11CCValAssign7L9693002'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='537' u='c' c='_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE'/>
<def f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='634' ll='654' type='llvm::Register llvm::MachineFunction::addLiveIn(llvm::MCRegister PReg, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='632'>/// Add the specified physical register as a live-in value and
/// create a corresponding virtual register for it.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3047' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4637' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4788' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4872' u='c' c='_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4904' u='c' c='_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7277' u='c' c='_ZNK4llvm21AArch64TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='423' u='c' c='_ZL32handleMustTailForwardedRegistersRN4llvm16MachineIRBuilderEPFbjNS_3MVTES2_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='559' u='c' c='_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='616' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='622' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='628' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='645' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='651' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='876' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='884' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1583' u='c' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1799' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1807' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1815' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1846' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1864' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1954' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1961' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1967' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1973' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1982' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1988' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1994' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2010' u='c' c='_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2016' u='c' c='_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2022' u='c' c='_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2028' u='c' c='_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2049' u='c' c='_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2358' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5008' u='c' c='_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='3063' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3854' u='c' c='_ZNK4llvm17ARMTargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4108' u='c' c='_ZNK4llvm17ARMTargetLowering20GetF64FormalArgumentERNS_11CCValAssignES2_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4122' u='c' c='_ZNK4llvm17ARMTargetLowering20GetF64FormalArgumentERNS_11CCValAssignES2_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4178' u='c' c='_ZNK4llvm17ARMTargetLowering14StoreByValRegsERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEPKNS_5ValueEjij'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4363' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5831' u='c' c='_ZNK4llvm17ARMTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1115' u='c' c='_ZNK4llvm17AVRTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1168' u='c' c='_ZNK4llvm21HexagonTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='1071' u='c' c='_ZNK4llvm19LanaiTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1466' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='2525' u='c' c='_ZNK4llvm18MipsTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3830' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3831' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3839' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3933' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3952' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4136' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4171' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4195' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4208' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4236' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4241' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4254' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4295' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4354' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6609' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6656' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6722' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6723' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1110' u='c' c='_ZNK4llvm19RISCVTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='432' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='598' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_64ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='669' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_64ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2681' u='c' c='_ZL15LowerRETURNADDRN4llvm7SDValueERNS_12SelectionDAGERKNS_19SparcTargetLoweringEPKNS_14SparcSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1498' u='c' c='_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='3303' u='c' c='_ZNK4llvm21SystemZTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3169' u='c' c='_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2966' u='c' c='_ZL16getv64i1ArgumentRN4llvm11CCValAssignES1_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocERKNS_12X86SubtargetEPS2_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2968' u='c' c='_ZL16getv64i1ArgumentRN4llvm11CCValAssignES1_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocERKNS_12X86SubtargetEPS2_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3496' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper33createVarArgAreaAndStoreRegistersERN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3501' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper33createVarArgAreaAndStoreRegistersERN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3504' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper33createVarArgAreaAndStoreRegistersERN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3575' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper25forwardMustTailParametersERN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3700' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
