

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 04:32:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    283|    -|
|Register         |        -|    -|     692|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     692|    682|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U33  |mux_8_3_32_1_1  |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_269_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln134_fu_279_p2     |         +|   0|  0|  19|          12|          12|
    |and_ln136_fu_356_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_263_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln136_1_fu_346_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln136_fu_340_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln136_fu_352_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 100|          62|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_2                                              |   9|          2|    8|         16|
    |bw_fu_80                                                           |   9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  14|          3|   32|         96|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 283|         61|  372|       1097|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_reg_436                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                          |   2|   0|    2|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                   |   1|   0|    1|          0|
    |bw_fu_80                                                           |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24_reg_383  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25_reg_389  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_395  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_401  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28_reg_407  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29_reg_413  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30_reg_419  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31_reg_425  |  12|   0|   12|          0|
    |icmp_ln131_reg_379                                                 |   1|   0|    1|          0|
    |icmp_ln136_1_reg_455                                               |   1|   0|    1|          0|
    |icmp_ln136_reg_450                                                 |   1|   0|    1|          0|
    |tmp_reg_431                                                        |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24_reg_383  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25_reg_389  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_395  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_401  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28_reg_407  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29_reg_413  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30_reg_419  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31_reg_425  |  64|  32|   12|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 692| 256|  276|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_993_p_din0                                                  |  out|   32|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_993_p_din1                                                  |  out|   32|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_993_p_opcode                                                |  out|    2|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_993_p_dout0                                                 |   in|   32|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_993_p_ce                                                    |  out|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_997_p_din0                                                  |  out|   32|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_997_p_din1                                                  |  out|   32|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_997_p_opcode                                                |  out|    5|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_997_p_dout0                                                 |   in|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|grp_fu_997_p_ce                                                    |  out|    1|  ap_ctrl_hs|                     export_output_buffer_c1_Pipeline_RELU|  return value|
|sub_ln134                                                          |   in|   12|     ap_none|                                                 sub_ln134|        scalar|
|trunc_ln127_1                                                      |   in|    3|     ap_none|                                             trunc_ln127_1|        scalar|
|empty                                                              |   in|   32|     ap_none|                                                     empty|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln127_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln127_1"   --->   Operation 13 'read' 'trunc_ln127_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln134_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln134"   --->   Operation 14 'read' 'sub_ln134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw_2 = load i8 %bw" [src/conv1.cpp:131]   --->   Operation 17 'load' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln131 = icmp_eq  i8 %bw_2, i8 255" [src/conv1.cpp:131]   --->   Operation 18 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln131 = add i8 %bw_2, i8 1" [src/conv1.cpp:131]   --->   Operation 19 'add' 'add_ln131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body8.0.split, void %for.end.0.exitStub" [src/conv1.cpp:131]   --->   Operation 20 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %bw_2" [src/conv1.cpp:134]   --->   Operation 21 'zext' 'zext_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln134 = add i12 %sub_ln134_read, i12 %zext_ln134" [src/conv1.cpp:134]   --->   Operation 22 'add' 'add_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i12 %add_ln134" [src/conv1.cpp:134]   --->   Operation 23 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 28 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 29 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 30 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln134_2" [src/conv1.cpp:134]   --->   Operation 31 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:134]   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:134]   --->   Operation 33 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:134]   --->   Operation 34 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:134]   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28" [src/conv1.cpp:134]   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29" [src/conv1.cpp:134]   --->   Operation 37 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30" [src/conv1.cpp:134]   --->   Operation 38 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31" [src/conv1.cpp:134]   --->   Operation 39 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 40 [1/1] (0.73ns)   --->   "%switch_ln134 = switch i3 %trunc_ln127_1_read, void %arrayidx12412.0.case.7, i3 0, void %arrayidx12412.0.case.0, i3 1, void %arrayidx12412.0.case.1, i3 2, void %arrayidx12412.0.case.2, i3 3, void %arrayidx12412.0.case.3, i3 4, void %arrayidx12412.0.case.4, i3 5, void %arrayidx12412.0.case.5, i3 6, void %arrayidx12412.0.case.6" [src/conv1.cpp:134]   --->   Operation 40 'switch' 'switch_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.73>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln131 = store i8 %add_ln131, i8 %bw" [src/conv1.cpp:131]   --->   Operation 41 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body8.0" [src/conv1.cpp:131]   --->   Operation 42 'br' 'br_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:134]   --->   Operation 43 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:134]   --->   Operation 44 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:134]   --->   Operation 45 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:134]   --->   Operation 46 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28" [src/conv1.cpp:134]   --->   Operation 47 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29" [src/conv1.cpp:134]   --->   Operation 48 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30" [src/conv1.cpp:134]   --->   Operation 49 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31" [src/conv1.cpp:134]   --->   Operation 50 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 51 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39, i3 %trunc_ln127_1_read" [src/conv1.cpp:134]   --->   Operation 51 'mux' 'tmp' <Predicate = (!icmp_ln131)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 52 '%add = fadd i32 %tmp, i32 %tmp_1'
ST_3 : Operation 52 [4/4] (5.66ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:134]   --->   Operation 52 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 53 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:134]   --->   Operation 53 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:134]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [src/conv1.cpp:132]   --->   Operation 55 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:131]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:131]   --->   Operation 57 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:134]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 59 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 6)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 60 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 5)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 61 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 4)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 62 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 3)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 63 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 2)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 64 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 65 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 0)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx12412.0.exit" [src/conv1.cpp:134]   --->   Operation 66 'br' 'br_ln134' <Predicate = (trunc_ln127_1_read == 7)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30" [src/conv1.cpp:134]   --->   Operation 67 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29" [src/conv1.cpp:134]   --->   Operation 68 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28" [src/conv1.cpp:134]   --->   Operation 69 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:134]   --->   Operation 70 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:134]   --->   Operation 71 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:134]   --->   Operation 72 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:134]   --->   Operation 73 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31" [src/conv1.cpp:134]   --->   Operation 74 'store' 'store_ln134' <Predicate = (trunc_ln127_1_read == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %add" [src/conv1.cpp:136]   --->   Operation 75 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [src/conv1.cpp:136]   --->   Operation 76 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [src/conv1.cpp:136]   --->   Operation 77 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp_4, i8 255" [src/conv1.cpp:136]   --->   Operation 78 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.92ns)   --->   "%icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0" [src/conv1.cpp:136]   --->   Operation 79 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 80 '%tmp_5 = fcmp_olt  i32 %add, i32 0'
ST_7 : Operation 80 [2/2] (2.15ns)   --->   "%tmp_5 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:136]   --->   Operation 80 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136" [src/conv1.cpp:136]   --->   Operation 81 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:136]   --->   Operation 82 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %or_ln136, i1 %tmp_5" [src/conv1.cpp:136]   --->   Operation 83 'and' 'and_ln136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %and_ln136, void %for.inc.0, void %if.then.0" [src/conv1.cpp:136]   --->   Operation 84 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.73ns)   --->   "%switch_ln137 = switch i3 %trunc_ln127_1_read, void %arrayidx12412.0.case.750, i3 0, void %arrayidx12412.0.case.043, i3 1, void %arrayidx12412.0.case.144, i3 2, void %arrayidx12412.0.case.245, i3 3, void %arrayidx12412.0.case.346, i3 4, void %arrayidx12412.0.case.447, i3 5, void %arrayidx12412.0.case.548, i3 6, void %arrayidx12412.0.case.649" [src/conv1.cpp:137]   --->   Operation 85 'switch' 'switch_ln137' <Predicate = (and_ln136)> <Delay = 0.73>
ST_8 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30" [src/conv1.cpp:137]   --->   Operation 86 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 6 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 87 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 6 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29" [src/conv1.cpp:137]   --->   Operation 88 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 5 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 89 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 5 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28" [src/conv1.cpp:137]   --->   Operation 90 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 4 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 91 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 4 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:137]   --->   Operation 92 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 3 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 93 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 3 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:137]   --->   Operation 94 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 2 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 95 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 2 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:137]   --->   Operation 96 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 1 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 97 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 1 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:137]   --->   Operation 98 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 0 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 99 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 0 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln137 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31" [src/conv1.cpp:137]   --->   Operation 100 'store' 'store_ln137' <Predicate = (trunc_ln127_1_read == 7 & and_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln137 = br void %arrayidx12412.0.exit42" [src/conv1.cpp:137]   --->   Operation 101 'br' 'br_ln137' <Predicate = (trunc_ln127_1_read == 7 & and_ln136)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc.0" [src/conv1.cpp:138]   --->   Operation 102 'br' 'br_ln138' <Predicate = (and_ln136)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln134]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln127_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                        (alloca           ) [ 010000000]
tmp_1                                                     (read             ) [ 011111100]
trunc_ln127_1_read                                        (read             ) [ 011111111]
sub_ln134_read                                            (read             ) [ 000000000]
store_ln0                                                 (store            ) [ 000000000]
br_ln0                                                    (br               ) [ 000000000]
bw_2                                                      (load             ) [ 000000000]
icmp_ln131                                                (icmp             ) [ 011111100]
add_ln131                                                 (add              ) [ 000000000]
br_ln131                                                  (br               ) [ 000000000]
zext_ln134                                                (zext             ) [ 000000000]
add_ln134                                                 (add              ) [ 000000000]
zext_ln134_2                                              (zext             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 (getelementptr    ) [ 011111111]
switch_ln134                                              (switch           ) [ 000000000]
store_ln131                                               (store            ) [ 000000000]
br_ln131                                                  (br               ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 (load             ) [ 000000000]
tmp                                                       (mux              ) [ 011111100]
specpipeline_ln132                                        (specpipeline     ) [ 000000000]
speclooptripcount_ln131                                   (speclooptripcount) [ 000000000]
specloopname_ln131                                        (specloopname     ) [ 000000000]
add                                                       (fadd             ) [ 011000011]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
br_ln134                                                  (br               ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
store_ln134                                               (store            ) [ 000000000]
bitcast_ln136                                             (bitcast          ) [ 000000000]
tmp_4                                                     (partselect       ) [ 000000000]
trunc_ln136                                               (trunc            ) [ 000000000]
icmp_ln136                                                (icmp             ) [ 001000001]
icmp_ln136_1                                              (icmp             ) [ 001000001]
or_ln136                                                  (or               ) [ 000000000]
tmp_5                                                     (fcmp             ) [ 000000000]
and_ln136                                                 (and              ) [ 001000001]
br_ln136                                                  (br               ) [ 000000000]
switch_ln137                                              (switch           ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
store_ln137                                               (store            ) [ 000000000]
br_ln137                                                  (br               ) [ 000000000]
br_ln138                                                  (br               ) [ 000000000]
ret_ln0                                                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln134">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln127_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln127_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="bw_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln127_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln127_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sub_ln134_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="12" slack="0"/>
<pin id="99" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln134_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="6"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="6"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="6"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="6"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="0"/>
<pin id="193" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="196" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="6"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="6"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="6"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="6"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39/1 store_ln134/7 store_ln137/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="2"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="bw_2_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln131_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln131_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln134_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln134_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln134_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln131_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="0" index="3" bw="32" slack="0"/>
<pin id="307" dir="0" index="4" bw="32" slack="0"/>
<pin id="308" dir="0" index="5" bw="32" slack="0"/>
<pin id="309" dir="0" index="6" bw="32" slack="0"/>
<pin id="310" dir="0" index="7" bw="32" slack="0"/>
<pin id="311" dir="0" index="8" bw="32" slack="0"/>
<pin id="312" dir="0" index="9" bw="3" slack="1"/>
<pin id="313" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="bitcast_ln136_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln136_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln136_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln136_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="23" slack="0"/>
<pin id="348" dir="0" index="1" bw="23" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_ln136_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="1" slack="1"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln136_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/8 "/>
</bind>
</comp>

<comp id="362" class="1005" name="bw_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln127_1_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln127_1_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln131_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="383" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="1"/>
<pin id="385" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 "/>
</bind>
</comp>

<comp id="389" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="1"/>
<pin id="391" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 "/>
</bind>
</comp>

<comp id="395" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 "/>
</bind>
</comp>

<comp id="401" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="1"/>
<pin id="403" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 "/>
</bind>
</comp>

<comp id="407" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="1"/>
<pin id="409" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 "/>
</bind>
</comp>

<comp id="413" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="1"/>
<pin id="415" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 "/>
</bind>
</comp>

<comp id="419" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="1"/>
<pin id="421" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 "/>
</bind>
</comp>

<comp id="425" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="1"/>
<pin id="427" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="436" class="1005" name="add_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln136_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="455" class="1005" name="icmp_ln136_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="102" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="177"><net_src comp="109" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="187"><net_src comp="116" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="197"><net_src comp="123" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="207"><net_src comp="130" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="217"><net_src comp="137" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="227"><net_src comp="144" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="237"><net_src comp="151" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="243"><net_src comp="78" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="245"><net_src comp="78" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="260" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="96" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="296"><net_src comp="285" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="301"><net_src comp="269" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="315"><net_src comp="158" pin="7"/><net_sink comp="302" pin=1"/></net>

<net id="316"><net_src comp="168" pin="7"/><net_sink comp="302" pin=2"/></net>

<net id="317"><net_src comp="178" pin="7"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="188" pin="7"/><net_sink comp="302" pin=4"/></net>

<net id="319"><net_src comp="198" pin="7"/><net_sink comp="302" pin=5"/></net>

<net id="320"><net_src comp="208" pin="7"/><net_sink comp="302" pin=6"/></net>

<net id="321"><net_src comp="218" pin="7"/><net_sink comp="302" pin=7"/></net>

<net id="322"><net_src comp="228" pin="7"/><net_sink comp="302" pin=8"/></net>

<net id="332"><net_src comp="70" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="326" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="336" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="76" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="250" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="80" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="372"><net_src comp="84" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="377"><net_src comp="90" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="302" pin=9"/></net>

<net id="382"><net_src comp="263" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="102" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="392"><net_src comp="109" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="398"><net_src comp="116" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="404"><net_src comp="123" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="410"><net_src comp="130" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="416"><net_src comp="137" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="422"><net_src comp="144" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="428"><net_src comp="151" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="434"><net_src comp="302" pin="10"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="439"><net_src comp="246" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="447"><net_src comp="436" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="449"><net_src comp="436" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="453"><net_src comp="340" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="458"><net_src comp="346" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="352" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {7 8 }
 - Input state : 
	Port: export_output_buffer_c1_Pipeline_RELU : sub_ln134 | {1 }
	Port: export_output_buffer_c1_Pipeline_RELU : trunc_ln127_1 | {1 }
	Port: export_output_buffer_c1_Pipeline_RELU : empty | {1 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_2 : 1
		icmp_ln131 : 2
		add_ln131 : 2
		br_ln131 : 3
		zext_ln134 : 2
		add_ln134 : 3
		zext_ln134_2 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 : 6
		store_ln131 : 3
	State 2
		tmp : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_4 : 1
		trunc_ln136 : 1
		icmp_ln136 : 2
		icmp_ln136_1 : 2
	State 8
		and_ln136 : 1
		br_ln136 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_246          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln131_fu_263       |    0    |    0    |    15   |
|   icmp   |       icmp_ln136_fu_340       |    0    |    0    |    15   |
|          |      icmp_ln136_1_fu_346      |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|
|    mux   |           tmp_fu_302          |    0    |    0    |    43   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln131_fu_269       |    0    |    0    |    15   |
|          |        add_ln134_fu_279       |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln136_fu_352        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln136_fu_356       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_1_read_fu_84       |    0    |    0    |    0    |
|   read   | trunc_ln127_1_read_read_fu_90 |    0    |    0    |    0    |
|          |   sub_ln134_read_read_fu_96   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_250          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln134_fu_275       |    0    |    0    |    0    |
|          |      zext_ln134_2_fu_285      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_4_fu_326         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln136_fu_336      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |   227   |   355   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                           add_reg_436                           |   32   |
|                            bw_reg_362                           |    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24_reg_383|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25_reg_389|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_395|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_401|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28_reg_407|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29_reg_413|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30_reg_419|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31_reg_425|   12   |
|                        icmp_ln131_reg_379                       |    1   |
|                       icmp_ln136_1_reg_455                      |    1   |
|                        icmp_ln136_reg_450                       |    1   |
|                          tmp_1_reg_369                          |   32   |
|                           tmp_reg_431                           |   32   |
|                    trunc_ln127_1_read_reg_374                   |    3   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   206  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_168 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_168 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_178 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_178 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_188 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_188 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_198 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_208 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_208 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_218 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_218 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_228 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_228 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  ||  6.832  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   355  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   144  |
|  Register |    -   |    -   |   206  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   433  |   499  |
+-----------+--------+--------+--------+--------+
