#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555725c96b70 .scope module, "tb_freq_div" "tb_freq_div" 2 2;
 .timescale -9 -9;
P_0x555725c8ddf0 .param/l "n" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x555725c8de30 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x555725cbcc80_0 .var "clk", 0 0;
v0x555725cbcd70_0 .net "div3", 0 0, L_0x555725cce0e0;  1 drivers
v0x555725cbce80_0 .net "div5", 0 0, L_0x555725c8cb60;  1 drivers
v0x555725cbcf70_0 .net "div7", 0 0, L_0x555725c8d070;  1 drivers
v0x555725cbd060_0 .var "rst", 0 0;
S_0x555725c96da0 .scope module, "DUT" "freq_div" 2 19, 3 2 0, S_0x555725c96b70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "div3";
    .port_info 1 /OUTPUT 1 "div5";
    .port_info 2 /OUTPUT 1 "div7";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0x555725c96f30 .param/l "n" 0 3 2, +C4<00000000000000000000000000001000>;
v0x555725cbc8b0_0 .net "clk", 0 0, v0x555725cbcc80_0;  1 drivers
v0x555725cbc970_0 .net "div3", 0 0, L_0x555725cce0e0;  alias, 1 drivers
v0x555725cbca10_0 .net "div5", 0 0, L_0x555725c8cb60;  alias, 1 drivers
v0x555725cbcae0_0 .net "div7", 0 0, L_0x555725c8d070;  alias, 1 drivers
v0x555725cbcbb0_0 .net "rst", 0 0, v0x555725cbd060_0;  1 drivers
S_0x555725c59cf0 .scope module, "ODD_DIV" "freq_div_odd" 3 17, 4 2 0, S_0x555725c96da0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "div3";
    .port_info 1 /OUTPUT 1 "div5";
    .port_info 2 /OUTPUT 1 "div7";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0x555725c59ed0 .param/l "n" 0 4 2, +C4<00000000000000000000000000001000>;
L_0x555725cce0e0 .functor OR 1, L_0x555725ccea60, v0x555725cbbd90_0, C4<0>, C4<0>;
L_0x555725c8cb60 .functor OR 1, L_0x555725cceb50, v0x555725cbbe50_0, C4<0>, C4<0>;
L_0x555725c8d070 .functor OR 1, L_0x555725cce9c0, v0x555725cbbf10_0, C4<0>, C4<0>;
v0x555725c5a460_0 .net *"_ivl_0", 31 0, L_0x555725cbd1a0;  1 drivers
v0x555725c8cd00_0 .net *"_ivl_10", 3 0, L_0x555725ccd3e0;  1 drivers
L_0x7fac96b860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555725c8d210_0 .net *"_ivl_13", 0 0, L_0x7fac96b860f0;  1 drivers
L_0x7fac96b86138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555725cba090_0 .net/2u *"_ivl_14", 3 0, L_0x7fac96b86138;  1 drivers
v0x555725cba170_0 .net *"_ivl_16", 3 0, L_0x555725ccd570;  1 drivers
v0x555725cba2a0_0 .net *"_ivl_18", 3 0, L_0x555725ccd6e0;  1 drivers
v0x555725cba380_0 .net *"_ivl_22", 31 0, L_0x555725ccd9a0;  1 drivers
L_0x7fac96b86180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555725cba460_0 .net *"_ivl_25", 28 0, L_0x7fac96b86180;  1 drivers
L_0x7fac96b861c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555725cba540_0 .net/2u *"_ivl_26", 31 0, L_0x7fac96b861c8;  1 drivers
v0x555725cba620_0 .net *"_ivl_28", 0 0, L_0x555725ccda90;  1 drivers
L_0x7fac96b86018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555725cba6e0_0 .net *"_ivl_3", 28 0, L_0x7fac96b86018;  1 drivers
L_0x7fac96b86210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555725cba7c0_0 .net/2u *"_ivl_30", 3 0, L_0x7fac96b86210;  1 drivers
v0x555725cba8a0_0 .net *"_ivl_32", 3 0, L_0x555725ccdc20;  1 drivers
L_0x7fac96b86258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555725cba980_0 .net *"_ivl_35", 0 0, L_0x7fac96b86258;  1 drivers
L_0x7fac96b862a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555725cbaa60_0 .net/2u *"_ivl_36", 3 0, L_0x7fac96b862a0;  1 drivers
v0x555725cbab40_0 .net *"_ivl_38", 3 0, L_0x555725ccdd60;  1 drivers
L_0x7fac96b86060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555725cbac20_0 .net/2u *"_ivl_4", 31 0, L_0x7fac96b86060;  1 drivers
v0x555725cbad00_0 .net *"_ivl_40", 3 0, L_0x555725ccdeb0;  1 drivers
v0x555725cbade0_0 .net *"_ivl_44", 31 0, L_0x555725cce150;  1 drivers
L_0x7fac96b862e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555725cbaec0_0 .net *"_ivl_47", 28 0, L_0x7fac96b862e8;  1 drivers
L_0x7fac96b86330 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x555725cbafa0_0 .net/2u *"_ivl_48", 31 0, L_0x7fac96b86330;  1 drivers
v0x555725cbb080_0 .net *"_ivl_50", 0 0, L_0x555725cce240;  1 drivers
L_0x7fac96b86378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555725cbb140_0 .net/2u *"_ivl_52", 3 0, L_0x7fac96b86378;  1 drivers
v0x555725cbb220_0 .net *"_ivl_54", 3 0, L_0x555725cce400;  1 drivers
L_0x7fac96b863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555725cbb300_0 .net *"_ivl_57", 0 0, L_0x7fac96b863c0;  1 drivers
L_0x7fac96b86408 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555725cbb3e0_0 .net/2u *"_ivl_58", 3 0, L_0x7fac96b86408;  1 drivers
v0x555725cbb4c0_0 .net *"_ivl_6", 0 0, L_0x555725ccd2a0;  1 drivers
v0x555725cbb580_0 .net *"_ivl_60", 3 0, L_0x555725cce540;  1 drivers
v0x555725cbb660_0 .net *"_ivl_62", 3 0, L_0x555725cce740;  1 drivers
v0x555725cbb740_0 .net *"_ivl_67", 0 0, L_0x555725ccea60;  1 drivers
v0x555725cbb820_0 .net *"_ivl_71", 0 0, L_0x555725cceb50;  1 drivers
v0x555725cbb900_0 .net *"_ivl_75", 0 0, L_0x555725cce9c0;  1 drivers
L_0x7fac96b860a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555725cbb9e0_0 .net/2u *"_ivl_8", 3 0, L_0x7fac96b860a8;  1 drivers
v0x555725cbbcd0_0 .net "clk", 0 0, v0x555725cbcc80_0;  alias, 1 drivers
v0x555725cbbd90_0 .var "cnt3_q1", 0 0;
v0x555725cbbe50_0 .var "cnt5_q1", 0 0;
v0x555725cbbf10_0 .var "cnt7_q2", 0 0;
v0x555725cbbfd0_0 .net "cnt_nxt3", 2 0, L_0x555725ccd870;  1 drivers
v0x555725cbc0b0_0 .net "cnt_nxt5", 2 0, L_0x555725ccdff0;  1 drivers
v0x555725cbc190_0 .net "cnt_nxt7", 2 0, L_0x555725cce8d0;  1 drivers
v0x555725cbc270_0 .var "cnt_reg3", 2 0;
v0x555725cbc350_0 .var "cnt_reg5", 2 0;
v0x555725cbc430_0 .var "cnt_reg7", 2 0;
v0x555725cbc510_0 .net "div3", 0 0, L_0x555725cce0e0;  alias, 1 drivers
v0x555725cbc5d0_0 .net "div5", 0 0, L_0x555725c8cb60;  alias, 1 drivers
v0x555725cbc690_0 .net "div7", 0 0, L_0x555725c8d070;  alias, 1 drivers
v0x555725cbc750_0 .net "rst", 0 0, v0x555725cbd060_0;  alias, 1 drivers
E_0x555725c961c0 .event negedge, v0x555725cbbcd0_0;
E_0x555725c96320 .event posedge, v0x555725cbbcd0_0;
L_0x555725cbd1a0 .concat [ 3 29 0 0], v0x555725cbc270_0, L_0x7fac96b86018;
L_0x555725ccd2a0 .cmp/eq 32, L_0x555725cbd1a0, L_0x7fac96b86060;
L_0x555725ccd3e0 .concat [ 3 1 0 0], v0x555725cbc270_0, L_0x7fac96b860f0;
L_0x555725ccd570 .arith/sum 4, L_0x555725ccd3e0, L_0x7fac96b86138;
L_0x555725ccd6e0 .functor MUXZ 4, L_0x555725ccd570, L_0x7fac96b860a8, L_0x555725ccd2a0, C4<>;
L_0x555725ccd870 .part L_0x555725ccd6e0, 0, 3;
L_0x555725ccd9a0 .concat [ 3 29 0 0], v0x555725cbc350_0, L_0x7fac96b86180;
L_0x555725ccda90 .cmp/eq 32, L_0x555725ccd9a0, L_0x7fac96b861c8;
L_0x555725ccdc20 .concat [ 3 1 0 0], v0x555725cbc350_0, L_0x7fac96b86258;
L_0x555725ccdd60 .arith/sum 4, L_0x555725ccdc20, L_0x7fac96b862a0;
L_0x555725ccdeb0 .functor MUXZ 4, L_0x555725ccdd60, L_0x7fac96b86210, L_0x555725ccda90, C4<>;
L_0x555725ccdff0 .part L_0x555725ccdeb0, 0, 3;
L_0x555725cce150 .concat [ 3 29 0 0], v0x555725cbc430_0, L_0x7fac96b862e8;
L_0x555725cce240 .cmp/eq 32, L_0x555725cce150, L_0x7fac96b86330;
L_0x555725cce400 .concat [ 3 1 0 0], v0x555725cbc430_0, L_0x7fac96b863c0;
L_0x555725cce540 .arith/sum 4, L_0x555725cce400, L_0x7fac96b86408;
L_0x555725cce740 .functor MUXZ 4, L_0x555725cce540, L_0x7fac96b86378, L_0x555725cce240, C4<>;
L_0x555725cce8d0 .part L_0x555725cce740, 0, 3;
L_0x555725ccea60 .part v0x555725cbc270_0, 1, 1;
L_0x555725cceb50 .part v0x555725cbc350_0, 1, 1;
L_0x555725cce9c0 .part v0x555725cbc430_0, 2, 1;
    .scope S_0x555725c59cf0;
T_0 ;
    %wait E_0x555725c96320;
    %load/vec4 v0x555725cbc750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555725cbc270_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555725cbc350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555725cbc430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555725cbbfd0_0;
    %assign/vec4 v0x555725cbc270_0, 0;
    %load/vec4 v0x555725cbc0b0_0;
    %assign/vec4 v0x555725cbc350_0, 0;
    %load/vec4 v0x555725cbc190_0;
    %assign/vec4 v0x555725cbc430_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555725c59cf0;
T_1 ;
    %wait E_0x555725c961c0;
    %load/vec4 v0x555725cbc270_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x555725cbbd90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555725c59cf0;
T_2 ;
    %wait E_0x555725c961c0;
    %load/vec4 v0x555725cbc350_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x555725cbbe50_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555725c59cf0;
T_3 ;
    %wait E_0x555725c961c0;
    %load/vec4 v0x555725cbc430_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x555725cbbf10_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555725c96b70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555725cbcc80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x555725c96b70;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x555725cbcc80_0;
    %inv;
    %store/vec4 v0x555725cbcc80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555725c96b70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555725cbd060_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555725cbd060_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555725c96b70;
T_7 ;
    %delay 500, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x555725c96b70;
T_8 ;
    %vpi_call 2 43 "$dumpfile", "tb_freq_div.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555725c96b70 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_freq_div.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/freq_div/freq_div.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/freq_div/freq_div_odd.v";
