/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [4:0] _03_;
  reg [8:0] _04_;
  reg [4:0] _05_;
  wire [7:0] _06_;
  reg [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [12:0] celloutsig_0_44z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [6:0] celloutsig_0_65z;
  wire [7:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_7z[3] ? celloutsig_0_2z[2] : celloutsig_0_7z[3];
  assign celloutsig_0_14z = celloutsig_0_7z[2] ? celloutsig_0_8z[4] : celloutsig_0_12z[4];
  assign celloutsig_0_28z = celloutsig_0_18z ? celloutsig_0_12z[0] : celloutsig_0_22z[3];
  assign celloutsig_0_5z = ~(_00_ & celloutsig_0_1z[5]);
  assign celloutsig_0_15z = ~(celloutsig_0_7z[3] & celloutsig_0_14z);
  assign celloutsig_0_26z = ~(celloutsig_0_16z[5] & celloutsig_0_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[0] | celloutsig_0_8z[7]) & celloutsig_0_9z);
  assign celloutsig_0_36z = celloutsig_0_34z | celloutsig_0_30z;
  assign celloutsig_1_5z = celloutsig_1_2z[2] | celloutsig_1_1z[10];
  assign celloutsig_0_6z = in_data[28] ^ celloutsig_0_5z;
  assign celloutsig_1_16z = celloutsig_1_5z ^ celloutsig_1_0z;
  assign celloutsig_0_18z = celloutsig_0_12z[6] ^ celloutsig_0_7z[0];
  assign celloutsig_0_7z = { celloutsig_0_1z[5:3], celloutsig_0_0z } + { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z };
  reg [4:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 5'h00;
    else _21_ <= in_data[4:0];
  assign { _03_[4], _01_, _03_[2:1], _00_ } = _21_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_44z[7:1], celloutsig_0_26z, celloutsig_0_36z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_1_2z[2:1], celloutsig_1_2z };
  reg [7:0] _24_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _24_ <= 8'h00;
    else _24_ <= { celloutsig_1_2z, _05_ };
  assign { _06_[7], _02_[6:2], _06_[1:0] } = _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _07_ <= 5'h00;
    else _07_ <= { celloutsig_1_12z[4:3], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_65z = celloutsig_0_12z[7:1] & { in_data[70:66], celloutsig_0_31z, celloutsig_0_42z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_4z, _07_, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_16z } & { _05_[3:2], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_16z };
  assign celloutsig_0_20z = { celloutsig_0_1z[3], celloutsig_0_1z } & { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z } / { 1'h1, _02_[5:2] };
  assign celloutsig_0_21z = celloutsig_0_1z[8:1] / { 1'h1, celloutsig_0_12z[7:1] };
  assign celloutsig_0_34z = { celloutsig_0_8z[3:0], celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_13z } >= { celloutsig_0_12z[4:0], celloutsig_0_26z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_1z[7:6], celloutsig_0_11z } >= { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[36:23] <= in_data[29:16];
  assign celloutsig_1_0z = in_data[156:152] <= in_data[179:175];
  assign celloutsig_1_4z = { in_data[150:143], celloutsig_1_2z } <= { celloutsig_1_1z[8], _05_, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = _05_ <= _05_;
  assign celloutsig_0_60z = celloutsig_0_31z & ~(celloutsig_0_26z);
  assign celloutsig_0_17z = { celloutsig_0_12z[2], celloutsig_0_0z, _03_[4], _01_, _03_[2:1], _00_, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z } % { 1'h1, in_data[10:2] };
  assign celloutsig_1_1z = { in_data[116:108], celloutsig_1_0z, celloutsig_1_0z } * { in_data[170:161], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[84:76] * { in_data[78:71], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_8z[10:7], celloutsig_0_5z } * celloutsig_0_21z[5:1];
  assign celloutsig_0_66z = - { _04_[5:0], celloutsig_0_60z, celloutsig_0_24z };
  assign celloutsig_0_8z = - { in_data[22:19], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_12z = - { celloutsig_0_1z[8:2], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_22z = - celloutsig_0_20z[8:5];
  assign celloutsig_0_2z = - celloutsig_0_1z[6:2];
  assign celloutsig_0_42z = | { _01_, _03_[2:1], _00_ };
  assign celloutsig_1_10z = | { celloutsig_1_1z[9:3], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_11z = | { in_data[138:131], celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_11z = | { celloutsig_0_1z[4], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_13z = | { in_data[29:25], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_7z = celloutsig_1_5z & celloutsig_1_0z;
  assign celloutsig_0_3z = in_data[77] & celloutsig_0_0z;
  assign celloutsig_0_24z = ~^ { celloutsig_0_17z[9:1], celloutsig_0_15z };
  assign celloutsig_0_30z = ~^ in_data[36:21];
  assign celloutsig_0_44z = { celloutsig_0_23z[3], celloutsig_0_15z, celloutsig_0_8z } - in_data[63:51];
  assign celloutsig_1_2z = in_data[177:175] - { in_data[99:98], celloutsig_1_0z };
  assign celloutsig_0_16z = { in_data[54:50], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z } - { in_data[40:36], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~((celloutsig_1_8z & celloutsig_1_0z) | celloutsig_1_1z[10]);
  assign celloutsig_1_18z = ~((in_data[135] & _07_[1]) | celloutsig_1_9z);
  assign celloutsig_0_31z = ~((celloutsig_0_12z[7] & celloutsig_0_17z[9]) | celloutsig_0_14z);
  assign _02_[0] = celloutsig_1_0z;
  assign { _03_[3], _03_[0] } = { _01_, _00_ };
  assign _06_[6:2] = _02_[6:2];
  assign { out_data[128], out_data[114:96], out_data[38:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
