 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_fe_top
Version: M-2016.12-SP5-3
Date   : Fri Mar 15 11:51:26 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 38.74%

  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)         0.1542    0.0000     0.3440 r
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/QN (DFFX1)          0.0700    0.1621     0.5061 f
  icache_1/lce/lce_tr_resp_in_fifo/n2 (net)     1      12.4695              0.0000     0.5061 f
  icache_1/lce/lce_tr_resp_in_fifo/U15/IN3 (OA221X1)              0.0700   -0.0163 &   0.4898 f
  icache_1/lce/lce_tr_resp_in_fifo/U15/Q (OA221X1)                0.0630    0.1059     0.5957 f
  icache_1/lce/lce_tr_resp_in_fifo/n8 (net)     1      12.6075              0.0000     0.5957 f
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/D (DFFX1)           0.0630   -0.0087 &   0.5870 f
  data arrival time                                                                    0.5870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                            -0.0058     0.3459
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)                   0.0000     0.3459 r
  library hold time                                                         0.0084     0.3543
  data required time                                                                   0.3543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3543
  data arrival time                                                                   -0.5870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2327


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/CLK (DFFX1)   0.0977   0.0000   0.3467 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/Q (DFFX1)   0.0356   0.1968   0.5435 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[508] (net)     2   4.8392   0.0000   0.5435 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1232/IN1 (MUX21X1)   0.0356  -0.0005 &   0.5430 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1232/Q (MUX21X1)   0.0354   0.0667   0.6097 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n512 (net)     1   3.4806   0.0000   0.6097 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/D (DFFX1)   0.0354  -0.0012 &   0.6085 f
  data arrival time                                                                    0.6085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0055     0.3488
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/CLK (DFFX1)   0.0000   0.3488 r
  library hold time                                                         0.0088     0.3577
  data required time                                                                   0.3577
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3577
  data arrival time                                                                   -0.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__190_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__190_/Q (DFFX1)   0.0347   0.1941   0.5045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[730] (net)     2   4.4817   0.0000   0.5045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U984/IN1 (MUX21X1)   0.0347   0.0000 &   0.5045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U984/Q (MUX21X1)   0.0377   0.0663   0.5709 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n734 (net)     1   3.3945   0.0000   0.5709 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__190_/D (DFFX1)   0.0377  -0.0013 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  clock reconvergence pessimism                                            -0.0058     0.3117
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__190_/CLK (DFFX1)   0.0000   0.3117 r
  library hold time                                                         0.0066     0.3183
  data required time                                                                   0.3183
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3183
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3034     0.3034
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0480   0.0000   0.3034 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/Q (DFFX1)   0.0385   0.1905   0.4940 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1058] (net)     2   6.1796   0.0000   0.4940 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U616/IN1 (MUX21X1)   0.0385  -0.0017 &   0.4922 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U616/Q (MUX21X1)   0.0360   0.0657   0.5579 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1062 (net)     1   2.7754   0.0000   0.5579 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/D (DFFX1)   0.0360   0.0000 &   0.5580 f
  data arrival time                                                                    0.5580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3099     0.3099
  clock reconvergence pessimism                                            -0.0055     0.3044
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0000   0.3044 r
  library hold time                                                         0.0015     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.5580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/Q (DFFX1)   0.0357   0.1998   0.5188 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[18] (net)     2   4.9250   0.0000   0.5188 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U236/IN2 (MUX21X1)   0.0357   0.0000 &   0.5188 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U236/Q (MUX21X1)   0.0362   0.0668   0.5856 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n122 (net)     1   3.1994   0.0000   0.5856 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/D (DFFX1)   0.0362  -0.0009 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0113     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/CLK (DFFX1)   0.0849   0.0000   0.3103 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/Q (DFFX1)   0.0359   0.1950   0.5053 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1029] (net)     2   4.9750   0.0000   0.5053 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U652/IN1 (MUX21X1)   0.0359   0.0000 &   0.5054 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U652/Q (MUX21X1)   0.0362   0.0653   0.5707 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1033 (net)     1   2.8675   0.0000   0.5707 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/D (DFFX1)   0.0362   0.0000 &   0.5707 f
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3173     0.3173
  clock reconvergence pessimism                                            -0.0058     0.3116
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/CLK (DFFX1)   0.0000   0.3116 r
  library hold time                                                         0.0069     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3468     0.3468
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0977   0.0000   0.3468 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/Q (DFFX1)   0.0378   0.1985   0.5453 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[519] (net)     2   5.7810   0.0000   0.5453 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1220/IN1 (MUX21X1)   0.0378   0.0000 &   0.5454 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1220/Q (MUX21X1)   0.0331   0.0651   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n523 (net)     1   2.6141   0.0000   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/D (DFFX1)   0.0331   0.0000 &   0.6105 f
  data arrival time                                                                    0.6105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  clock reconvergence pessimism                                            -0.0055     0.3489
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0000   0.3489 r
  library hold time                                                         0.0093     0.3582
  data required time                                                                   0.3582
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3582
  data arrival time                                                                   -0.6105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/Q (DFFX1)   0.0367   0.1957   0.5061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[583] (net)     2   5.3342   0.0000   0.5061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1147/IN1 (MUX21X1)   0.0367   0.0000 &   0.5061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1147/Q (MUX21X1)   0.0356   0.0650   0.5712 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n587 (net)     1   2.6616   0.0000   0.5712 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/D (DFFX1)   0.0356   0.0000 &   0.5712 f
  data arrival time                                                                    0.5712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  clock reconvergence pessimism                                            -0.0058     0.3116
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/CLK (DFFX1)   0.0000   0.3116 r
  library hold time                                                         0.0070     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.5712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2525


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3466     0.3466
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/CLK (DFFX1)   0.0977   0.0000   0.3466 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/Q (DFFX1)   0.0360   0.1971   0.5437 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[504] (net)     2   5.0275   0.0000   0.5437 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1236/IN1 (MUX21X1)   0.0360   0.0000 &   0.5438 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1236/Q (MUX21X1)   0.0352   0.0666   0.6104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n508 (net)     1   3.3847   0.0000   0.6104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/D (DFFX1)   0.0352   0.0000 &   0.6104 f
  data arrival time                                                                    0.6104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0055     0.3487
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/CLK (DFFX1)   0.0000   0.3487 r
  library hold time                                                         0.0089     0.3576
  data required time                                                                   0.3576
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3576
  data arrival time                                                                   -0.6104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.0977   0.0000   0.3410 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/Q (DFFX1)   0.0358   0.1970   0.5380 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[29] (net)     2   4.9604   0.0000   0.5380 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U90/IN1 (MUX21X1)   0.0358  -0.0002 &   0.5378 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U90/Q (MUX21X1)   0.0375   0.0665   0.6042 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n33 (net)     1   3.3480   0.0000   0.6042 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/D (DFFX1)   0.0375   0.0000 &   0.6043 f
  data arrival time                                                                    0.6043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0055     0.3430
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.0000   0.3430 r
  library hold time                                                         0.0084     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.6043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/CLK (DFFX1)   0.0977   0.0000     0.3463 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/Q (DFFX1)    0.0393    0.1998     0.5460 f
  icache_1/metadata_mem/notmacro_synth/mem[7] (net)     2   6.4321          0.0000     0.5460 f
  icache_1/metadata_mem/notmacro_synth/U31/IN1 (MUX21X1)          0.0393   -0.0020 &   0.5440 f
  icache_1/metadata_mem/notmacro_synth/U31/Q (MUX21X1)            0.0348    0.0679     0.6119 f
  icache_1/metadata_mem/notmacro_synth/n66 (net)     1   3.6496             0.0000     0.6119 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/D (DFFX1)    0.0348   -0.0013 &   0.6106 f
  data arrival time                                                                    0.6106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0055     0.3484
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/CLK (DFFX1)            0.0000     0.3484 r
  library hold time                                                         0.0090     0.3573
  data required time                                                                   0.3573
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3573
  data arrival time                                                                   -0.6106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0917   0.0000   0.3170 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/Q (DFFX1)   0.0385   0.1982   0.5152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[775] (net)     2   6.0783   0.0000   0.5152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U934/IN1 (MUX21X1)   0.0385   0.0001 &   0.5152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U934/Q (MUX21X1)   0.0363   0.0660   0.5812 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n779 (net)     1   2.8988   0.0000   0.5812 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/D (DFFX1)   0.0363  -0.0017 &   0.5796 f
  data arrival time                                                                    0.5796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  clock reconvergence pessimism                                            -0.0058     0.3184
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0000   0.3184 r
  library hold time                                                         0.0078     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.5796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/CLK (DFFX1)   0.0977   0.0000   0.3397 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/Q (DFFX1)   0.0366   0.1976   0.5373 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[7] (net)     2   5.2812   0.0000   0.5373 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U114/IN1 (MUX21X1)   0.0366  -0.0005 &   0.5367 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U114/Q (MUX21X1)   0.0376   0.0667   0.6034 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n11 (net)     1   3.3754   0.0000   0.6034 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/D (DFFX1)   0.0376   0.0000 &   0.6035 f
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  clock reconvergence pessimism                                            -0.0055     0.3417
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/CLK (DFFX1)   0.0000   0.3417 r
  library hold time                                                         0.0084     0.3501
  data required time                                                                   0.3501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3501
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/CLK (DFFX1)   0.0917   0.0000   0.3139 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/Q (DFFX1)   0.0358   0.1960   0.5100 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[506] (net)     2   4.9495   0.0000   0.5100 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1234/IN1 (MUX21X1)   0.0358   0.0000 &   0.5100 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1234/Q (MUX21X1)   0.0373   0.0663   0.5763 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n510 (net)     1   3.2684   0.0000   0.5763 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/D (DFFX1)   0.0373   0.0000 &   0.5763 f
  data arrival time                                                                    0.5763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3210     0.3210
  clock reconvergence pessimism                                            -0.0058     0.3152
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/CLK (DFFX1)   0.0000   0.3152 r
  library hold time                                                         0.0076     0.3229
  data required time                                                                   0.3229
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3229
  data arrival time                                                                   -0.5763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_req/tr_received_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/tr_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  icache_1/lce/lce_req/tr_received_r_reg/CLK (DFFX1)              0.0977    0.0000     0.3428 r
  icache_1/lce/lce_req/tr_received_r_reg/Q (DFFX1)                0.0385    0.1992     0.5420 f
  icache_1/lce/lce_req/tr_received_r (net)      2       6.1191              0.0000     0.5420 f
  icache_1/lce/lce_req/U84/IN3 (AO22X1)                           0.0385    0.0001 &   0.5421 f
  icache_1/lce/lce_req/U84/Q (AO22X1)                             0.0331    0.0657     0.6077 f
  icache_1/lce/lce_req/n31 (net)                1       2.9207              0.0000     0.6077 f
  icache_1/lce/lce_req/tr_received_r_reg/D (DFFX1)                0.0331    0.0000 &   0.6077 f
  data arrival time                                                                    0.6077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  clock reconvergence pessimism                                            -0.0055     0.3448
  icache_1/lce/lce_req/tr_received_r_reg/CLK (DFFX1)                        0.0000     0.3448 r
  library hold time                                                         0.0093     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.6077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3034     0.3034
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0480   0.0000   0.3034 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/Q (DFFX1)   0.0394   0.1912   0.4947 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[519] (net)     2   6.5429   0.0000   0.4947 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1217/IN1 (MUX21X1)   0.0394  -0.0010 &   0.4936 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1217/Q (MUX21X1)   0.0360   0.0659   0.5595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n523 (net)     1   2.7957   0.0000   0.5595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/D (DFFX1)   0.0360   0.0000 &   0.5596 f
  data arrival time                                                                    0.5596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3099     0.3099
  clock reconvergence pessimism                                            -0.0055     0.3044
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0000   0.3044 r
  library hold time                                                         0.0015     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.5596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/CLK (DFFX1)   0.0917   0.0000   0.3170 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/Q (DFFX1)   0.0380   0.1978   0.5148 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[718] (net)     2   5.8879   0.0000   0.5148 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U998/IN1 (MUX21X1)   0.0380   0.0000 &   0.5149 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U998/Q (MUX21X1)   0.0355   0.0652   0.5801 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n722 (net)     1   2.6236   0.0000   0.5801 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/D (DFFX1)   0.0355   0.0000 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  clock reconvergence pessimism                                            -0.0058     0.3184
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/CLK (DFFX1)   0.0000   0.3184 r
  library hold time                                                         0.0080     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/CLK (DFFX1)   0.0977   0.0000    0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/Q (DFFX1)   0.0389    0.1995     0.5457 f
  icache_1/metadata_mem/notmacro_synth/mem[15] (net)     2   6.2752         0.0000     0.5457 f
  icache_1/metadata_mem/notmacro_synth/U5/IN1 (MUX21X1)           0.0389   -0.0022 &   0.5435 f
  icache_1/metadata_mem/notmacro_synth/U5/Q (MUX21X1)             0.0401    0.0728     0.6163 f
  icache_1/metadata_mem/notmacro_synth/n74 (net)     1   5.7720             0.0000     0.6163 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/D (DFFX1)   0.0401   -0.0061 &   0.6102 f
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3483
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/CLK (DFFX1)           0.0000     0.3483 r
  library hold time                                                         0.0079     0.3562
  data required time                                                                   0.3562
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3562
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/CLK (DFFX1)   0.0977   0.0000     0.3463 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/Q (DFFX1)    0.0392    0.1997     0.5460 f
  icache_1/metadata_mem/notmacro_synth/mem[1] (net)     2   6.3980          0.0000     0.5460 f
  icache_1/metadata_mem/notmacro_synth/U45/IN1 (MUX21X1)          0.0392   -0.0004 &   0.5455 f
  icache_1/metadata_mem/notmacro_synth/U45/Q (MUX21X1)            0.0336    0.0668     0.6123 f
  icache_1/metadata_mem/notmacro_synth/n60 (net)     1   3.1803             0.0000     0.6123 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/D (DFFX1)    0.0336   -0.0006 &   0.6117 f
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0055     0.3484
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/CLK (DFFX1)            0.0000     0.3484 r
  library hold time                                                         0.0092     0.3576
  data required time                                                                   0.3576
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3576
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__381_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__381_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__381_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__381_/Q (DFFX1)   0.0390   0.1975   0.5079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[381] (net)     2   6.2913   0.0000   0.5079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1374/IN1 (MUX21X1)   0.0390   0.0001 &   0.5080 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1374/Q (MUX21X1)   0.0360   0.0658   0.5738 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n385 (net)     1   2.7969   0.0000   0.5738 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__381_/D (DFFX1)   0.0360  -0.0010 &   0.5728 f
  data arrival time                                                                    0.5728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  clock reconvergence pessimism                                            -0.0058     0.3116
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__381_/CLK (DFFX1)   0.0000   0.3116 r
  library hold time                                                         0.0069     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.5728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3465     0.3465
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/CLK (DFFX1)   0.0977   0.0000   0.3465 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/Q (DFFX1)   0.0375   0.1983   0.5448 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[521] (net)     2   5.6634   0.0000   0.5448 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1218/IN1 (MUX21X1)   0.0375   0.0001 &   0.5449 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1218/Q (MUX21X1)   0.0351   0.0668   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n525 (net)     1   3.3611   0.0000   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/D (DFFX1)   0.0351   0.0000 &   0.6118 f
  data arrival time                                                                    0.6118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0055     0.3486
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/CLK (DFFX1)   0.0000   0.3486 r
  library hold time                                                         0.0089     0.3575
  data required time                                                                   0.3575
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3575
  data arrival time                                                                   -0.6118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0977   0.0000   0.3424 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/Q (DFFX1)   0.0389   0.1994   0.5418 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[518] (net)     2   6.2544   0.0000   0.5418 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1221/IN1 (MUX21X1)   0.0389   0.0001 &   0.5419 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1221/Q (MUX21X1)   0.0357   0.0656   0.6074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n522 (net)     1   2.6904   0.0000   0.6074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/D (DFFX1)   0.0357   0.0000 &   0.6075 f
  data arrival time                                                                    0.6075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  clock reconvergence pessimism                                            -0.0055     0.3444
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0000   0.3444 r
  library hold time                                                         0.0088     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3352     0.3352
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/CLK (DFFX1)   0.1326   0.0000   0.3352 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/Q (DFFX1)   0.0356   0.2018   0.5371 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[38] (net)     2   4.8592   0.0000   0.5371 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U78/IN2 (MUX21X1)   0.0356   0.0000 &   0.5371 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U78/Q (MUX21X1)   0.0375   0.0675   0.6046 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n42 (net)     1   3.4936   0.0000   0.6046 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/D (DFFX1)   0.0375  -0.0006 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0055     0.3368
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                         0.0129     0.3498
  data required time                                                                   0.3498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3498
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/CLK (DFFX1)   0.1164   0.0000   0.3172 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/Q (DFFX1)   0.0355   0.1996   0.5168 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[0] (net)     2   4.8326   0.0000   0.5168 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U246/IN2 (MUX21X1)   0.0355   0.0000 &   0.5168 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U246/Q (MUX21X1)   0.0377   0.0679   0.5847 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n104 (net)     1   3.6393   0.0000   0.5847 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/D (DFFX1)   0.0377   0.0000 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  clock reconvergence pessimism                                            -0.0045     0.3194
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/CLK (DFFX1)   0.0000   0.3194 r
  library hold time                                                         0.0110     0.3304
  data required time                                                                   0.3304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3304
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/CLK (DFFX1)   0.0977   0.0000   0.3467 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/Q (DFFX1)   0.0396   0.2000   0.5468 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1048] (net)     2   6.5842   0.0000   0.5468 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U630/IN1 (MUX21X1)   0.0396  -0.0010 &   0.5458 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U630/Q (MUX21X1)   0.0343   0.0664   0.6122 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1052 (net)     1   2.9955   0.0000   0.6122 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/D (DFFX1)   0.0343   0.0000 &   0.6123 f
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0055     0.3488
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/CLK (DFFX1)   0.0000   0.3488 r
  library hold time                                                         0.0091     0.3579
  data required time                                                                   0.3579
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3579
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3468     0.3468
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0977   0.0000   0.3468 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/Q (DFFX1)   0.0389   0.1995   0.5463 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   6.2793   0.0000   0.5463 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U618/IN1 (MUX21X1)   0.0389   0.0000 &   0.5463 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U618/Q (MUX21X1)   0.0341   0.0661   0.6124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   2.9029   0.0000   0.6124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/D (DFFX1)   0.0341   0.0000 &   0.6124 f
  data arrival time                                                                    0.6124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  clock reconvergence pessimism                                            -0.0055     0.3489
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0000   0.3489 r
  library hold time                                                         0.0091     0.3580
  data required time                                                                   0.3580
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3580
  data arrival time                                                                   -0.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3408     0.3408
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.0977   0.0000   0.3408 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/Q (DFFX1)   0.0380   0.1987   0.5395 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[70] (net)     2   5.8971   0.0000   0.5395 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U44/IN2 (MUX21X1)   0.0380  -0.0013 &   0.5382 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U44/Q (MUX21X1)   0.0378   0.0683   0.6065 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n74 (net)     1   3.6058   0.0000   0.6065 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/D (DFFX1)   0.0378  -0.0009 &   0.6056 f
  data arrival time                                                                    0.6056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  clock reconvergence pessimism                                            -0.0055     0.3427
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.0000   0.3427 r
  library hold time                                                         0.0084     0.3511
  data required time                                                                   0.3511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3511
  data arrival time                                                                   -0.6056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/CLK (DFFX1)   0.0977   0.0000    0.3463 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/Q (DFFX1)   0.0386    0.1992     0.5455 f
  icache_1/metadata_mem/notmacro_synth/mem[11] (net)     2   6.1527         0.0000     0.5455 f
  icache_1/metadata_mem/notmacro_synth/U20/IN1 (MUX21X1)          0.0386   -0.0010 &   0.5445 f
  icache_1/metadata_mem/notmacro_synth/U20/Q (MUX21X1)            0.0358    0.0684     0.6129 f
  icache_1/metadata_mem/notmacro_synth/n70 (net)     1   3.9049             0.0000     0.6129 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/D (DFFX1)   0.0358   -0.0008 &   0.6121 f
  data arrival time                                                                    0.6121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0055     0.3484
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/CLK (DFFX1)           0.0000     0.3484 r
  library hold time                                                         0.0088     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.6121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.0977   0.0000   0.3425 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/Q (DFFX1)   0.0388   0.1993   0.5418 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1058] (net)     2   6.2112   0.0000   0.5418 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U619/IN1 (MUX21X1)   0.0388  -0.0005 &   0.5413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U619/Q (MUX21X1)   0.0373   0.0668   0.6081 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1062 (net)     1   3.2217   0.0000   0.6081 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/D (DFFX1)   0.0373   0.0000 &   0.6081 f
  data arrival time                                                                    0.6081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  clock reconvergence pessimism                                            -0.0055     0.3445
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.0000   0.3445 r
  library hold time                                                         0.0085     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/CLK (DFFX1)   0.0917   0.0000   0.3170 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/Q (DFFX1)   0.0420   0.2010   0.5181 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[178] (net)     2   7.6266   0.0000   0.5181 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1600/IN1 (MUX21X1)   0.0420  -0.0028 &   0.5153 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1600/Q (MUX21X1)   0.0360   0.0664   0.5817 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n182 (net)     1   2.7578   0.0000   0.5817 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/D (DFFX1)   0.0360   0.0000 &   0.5817 f
  data arrival time                                                                    0.5817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  clock reconvergence pessimism                                            -0.0058     0.3184
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/CLK (DFFX1)   0.0000   0.3184 r
  library hold time                                                         0.0079     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.5817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.1326   0.0000   0.3353 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/Q (DFFX1)   0.0369   0.2029   0.5382 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[2] (net)     2   5.4396   0.0000   0.5382 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/IN1 (MUX21X1)   0.0369   0.0000 &   0.5382 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/Q (MUX21X1)   0.0378   0.0669   0.6051 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n6 (net)     1   3.4251   0.0000   0.6051 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/D (DFFX1)   0.0378   0.0000 &   0.6051 f
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0055     0.3368
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                         0.0129     0.3497
  data required time                                                                   0.3497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3497
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3464     0.3464
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.0977   0.0000   0.3464 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/Q (DFFX1)   0.0419   0.2019   0.5483 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1061] (net)     2   7.5847   0.0000   0.5483 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U616/IN1 (MUX21X1)   0.0419  -0.0018 &   0.5465 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U616/Q (MUX21X1)   0.0339   0.0666   0.6131 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1065 (net)     1   2.8459   0.0000   0.6131 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/D (DFFX1)   0.0339   0.0000 &   0.6131 f
  data arrival time                                                                    0.6131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0055     0.3485
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.0000   0.3485 r
  library hold time                                                         0.0091     0.3577
  data required time                                                                   0.3577
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3577
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/CLK (DFFX1)   0.0917   0.0000   0.3170 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/Q (DFFX1)   0.0400   0.1994   0.5164 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[235] (net)     2   6.7244   0.0000   0.5164 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1536/IN1 (MUX21X1)   0.0400  -0.0013 &   0.5151 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1536/Q (MUX21X1)   0.0384   0.0679   0.5831 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n239 (net)     1   3.6037   0.0000   0.5831 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/D (DFFX1)   0.0384  -0.0015 &   0.5816 f
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  clock reconvergence pessimism                                            -0.0058     0.3184
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/CLK (DFFX1)   0.0000   0.3184 r
  library hold time                                                         0.0074     0.3259
  data required time                                                                   0.3259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3259
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3140     0.3140
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.0917   0.0000   0.3140 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/Q (DFFX1)   0.0391   0.1987   0.5127 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[511] (net)     2   6.3698   0.0000   0.5127 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1229/IN1 (MUX21X1)   0.0391   0.0000 &   0.5127 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1229/Q (MUX21X1)   0.0363   0.0661   0.5788 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n515 (net)     1   2.8870   0.0000   0.5788 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/D (DFFX1)   0.0363   0.0000 &   0.5788 f
  data arrival time                                                                    0.5788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3211     0.3211
  clock reconvergence pessimism                                            -0.0058     0.3153
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.0000   0.3153 r
  library hold time                                                         0.0078     0.3231
  data required time                                                                   0.3231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3231
  data arrival time                                                                   -0.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.0977   0.0000   0.3410 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/Q (DFFX1)   0.0381   0.1988   0.5398 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[46] (net)     2   5.9504   0.0000   0.5398 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U69/IN2 (MUX21X1)   0.0381  -0.0005 &   0.5393 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U69/Q (MUX21X1)   0.0379   0.0684   0.6077 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n50 (net)     1   3.6360   0.0000   0.6077 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/D (DFFX1)   0.0379  -0.0006 &   0.6071 f
  data arrival time                                                                    0.6071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0055     0.3430
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.0000   0.3430 r
  library hold time                                                         0.0084     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/CLK (DFFX1)   0.0849   0.0000   0.3103 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/Q (DFFX1)   0.0409   0.1991   0.5094 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[248] (net)     2   7.1446   0.0000   0.5094 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1522/IN1 (MUX21X1)   0.0409  -0.0006 &   0.5088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1522/Q (MUX21X1)   0.0362   0.0664   0.5752 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n252 (net)     1   2.8476   0.0000   0.5752 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/D (DFFX1)   0.0362  -0.0008 &   0.5744 f
  data arrival time                                                                    0.5744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  clock reconvergence pessimism                                            -0.0058     0.3116
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/CLK (DFFX1)   0.0000   0.3116 r
  library hold time                                                         0.0069     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/Q (DFFX1)   0.0380   0.2038   0.5377 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[64] (net)     2   5.8917   0.0000   0.5377 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U50/IN2 (MUX21X1)   0.0380   0.0001 &   0.5378 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U50/Q (MUX21X1)   0.0397   0.0700   0.6077 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n68 (net)     1   4.2993   0.0000   0.6077 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/D (DFFX1)   0.0397  -0.0039 &   0.6038 f
  data arrival time                                                                    0.6038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3355
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/CLK (DFFX1)   0.0000   0.3355 r
  library hold time                                                         0.0124     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.6038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_req/cce_data_received_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/cce_data_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)        0.0977    0.0000     0.3457 r
  icache_1/lce/lce_req/cce_data_received_r_reg/Q (DFFX1)          0.0377    0.1985     0.5443 f
  icache_1/lce/lce_req/cce_data_received_r (net)     2   5.7755             0.0000     0.5443 f
  icache_1/lce/lce_req/U85/IN3 (AO22X1)                           0.0377    0.0001 &   0.5443 f
  icache_1/lce/lce_req/U85/Q (AO22X1)                             0.0365    0.0681     0.6124 f
  icache_1/lce/lce_req/n29 (net)                1       4.1400              0.0000     0.6124 f
  icache_1/lce/lce_req/cce_data_received_r_reg/D (DFFX1)          0.0365    0.0001 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                            -0.0055     0.3478
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)                  0.0000     0.3478 r
  library hold time                                                         0.0086     0.3564
  data required time                                                                   0.3564
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3564
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/CLK (DFFX1)   0.0977   0.0000    0.3461 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/Q (DFFX1)   0.0460    0.2047     0.5508 f
  icache_1/metadata_mem/notmacro_synth/mem[13] (net)     2   9.3987         0.0000     0.5508 f
  icache_1/metadata_mem/notmacro_synth/U14/IN1 (MUX21X1)          0.0460   -0.0068 &   0.5440 f
  icache_1/metadata_mem/notmacro_synth/U14/Q (MUX21X1)            0.0354    0.0702     0.6141 f
  icache_1/metadata_mem/notmacro_synth/n72 (net)     1   4.0133             0.0000     0.6141 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/D (DFFX1)   0.0354   -0.0010 &   0.6131 f
  data arrival time                                                                    0.6131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0055     0.3482
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/CLK (DFFX1)           0.0000     0.3482 r
  library hold time                                                         0.0089     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2561


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__506_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__506_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3140     0.3140
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__506_/CLK (DFFX1)   0.0917   0.0000   0.3140 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__506_/Q (DFFX1)   0.0397   0.1992   0.5132 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1046] (net)     2   6.6284   0.0000   0.5132 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U632/IN1 (MUX21X1)   0.0397   0.0001 &   0.5132 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U632/Q (MUX21X1)   0.0362   0.0661   0.5794 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1050 (net)     1   2.8579   0.0000   0.5794 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__506_/D (DFFX1)   0.0362   0.0000 &   0.5794 f
  data arrival time                                                                    0.5794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3211     0.3211
  clock reconvergence pessimism                                            -0.0058     0.3153
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__506_/CLK (DFFX1)   0.0000   0.3153 r
  library hold time                                                         0.0078     0.3231
  data required time                                                                   0.3231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3231
  data arrival time                                                                   -0.5794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__381_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__381_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__381_/CLK (DFFX1)   0.0849   0.0000   0.3101 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__381_/Q (DFFX1)   0.0417   0.1997   0.5098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[921] (net)     2   7.4500   0.0000   0.5098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U772/IN1 (MUX21X1)   0.0417  -0.0018 &   0.5080 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U772/Q (MUX21X1)   0.0383   0.0682   0.5762 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n925 (net)     1   3.5535   0.0000   0.5762 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__381_/D (DFFX1)   0.0383  -0.0018 &   0.5743 f
  data arrival time                                                                    0.5743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  clock reconvergence pessimism                                            -0.0058     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__381_/CLK (DFFX1)   0.0000   0.3113 r
  library hold time                                                         0.0065     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.1326   0.0000   0.3342 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/Q (DFFX1)   0.0373   0.2032   0.5374 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[48] (net)     2   5.6071   0.0000   0.5374 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U67/IN2 (MUX21X1)   0.0373  -0.0003 &   0.5371 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U67/Q (MUX21X1)   0.0376   0.0680   0.6051 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n52 (net)     1   3.5452   0.0000   0.6051 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/D (DFFX1)   0.0376   0.0000 &   0.6052 f
  data arrival time                                                                    0.6052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0055     0.3357
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.0000   0.3357 r
  library hold time                                                         0.0129     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.6052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3140     0.3140
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0917   0.0000   0.3140 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/Q (DFFX1)   0.0404   0.1997   0.5137 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1051] (net)     2   6.9181   0.0000   0.5137 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U627/IN1 (MUX21X1)   0.0404   0.0001 &   0.5138 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U627/Q (MUX21X1)   0.0359   0.0660   0.5798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1055 (net)     1   2.7522   0.0000   0.5798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/D (DFFX1)   0.0359   0.0000 &   0.5798 f
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3211     0.3211
  clock reconvergence pessimism                                            -0.0058     0.3153
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0000   0.3153 r
  library hold time                                                         0.0079     0.3232
  data required time                                                                   0.3232
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3232
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3222     0.3222
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.1312   0.0000   0.3222 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/Q (DFFX1)   0.0393   0.2048   0.5270 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[33] (net)     1   6.4642   0.0000   0.5270 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U86/IN1 (MUX21X1)   0.0393  -0.0034 &   0.5235 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U86/Q (MUX21X1)   0.0445   0.0727   0.5963 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n37 (net)     1   5.7017   0.0000   0.5963 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/D (DFFX1)   0.0445  -0.0044 &   0.5919 f
  data arrival time                                                                    0.5919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3293     0.3293
  clock reconvergence pessimism                                            -0.0055     0.3238
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.0000   0.3238 r
  library hold time                                                         0.0111     0.3350
  data required time                                                                   0.3350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3350
  data arrival time                                                                   -0.5919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/CLK (DFFX1)   0.0849   0.0000   0.3105 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/Q (DFFX1)   0.0387   0.1973   0.5078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[594] (net)     2   6.1637   0.0000   0.5078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1135/IN1 (MUX21X1)   0.0387  -0.0012 &   0.5066 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1135/Q (MUX21X1)   0.0419   0.0705   0.5771 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n598 (net)     1   4.8151   0.0000   0.5771 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/D (DFFX1)   0.0419  -0.0025 &   0.5746 f
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  clock reconvergence pessimism                                            -0.0058     0.3118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/CLK (DFFX1)   0.0000   0.3118 r
  library hold time                                                         0.0059     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/CLK (DFFX1)   0.0977   0.0000     0.3461 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/Q (DFFX1)    0.0404    0.2007     0.5467 f
  icache_1/metadata_mem/notmacro_synth/mem[2] (net)     2   6.9163          0.0000     0.5467 f
  icache_1/metadata_mem/notmacro_synth/U43/IN1 (MUX21X1)          0.0404   -0.0005 &   0.5462 f
  icache_1/metadata_mem/notmacro_synth/U43/Q (MUX21X1)            0.0346    0.0681     0.6143 f
  icache_1/metadata_mem/notmacro_synth/n61 (net)     1   3.6215             0.0000     0.6143 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/D (DFFX1)    0.0346    0.0000 &   0.6143 f
  data arrival time                                                                    0.6143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0055     0.3481
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/CLK (DFFX1)            0.0000     0.3481 r
  library hold time                                                         0.0090     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/CLK (DFFX1)   0.0849   0.0000   0.3103 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/Q (DFFX1)   0.0408   0.1990   0.5093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[788] (net)     2   7.0913   0.0000   0.5093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U920/IN1 (MUX21X1)   0.0408   0.0001 &   0.5094 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U920/Q (MUX21X1)   0.0384   0.0681   0.5775 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n792 (net)     1   3.5869   0.0000   0.5775 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/D (DFFX1)   0.0384  -0.0021 &   0.5753 f
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3173     0.3173
  clock reconvergence pessimism                                            -0.0058     0.3115
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/CLK (DFFX1)   0.0000   0.3115 r
  library hold time                                                         0.0065     0.3181
  data required time                                                                   0.3181
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3181
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/CLK (DFFX1)   0.0977   0.0000   0.3467 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/Q (DFFX1)   0.0396   0.2000   0.5467 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1044] (net)     2   6.5845   0.0000   0.5467 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U634/IN1 (MUX21X1)   0.0396   0.0001 &   0.5468 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U634/Q (MUX21X1)   0.0360   0.0679   0.6147 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1048 (net)     1   3.6256   0.0000   0.6147 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/D (DFFX1)   0.0360   0.0000 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0055     0.3488
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/CLK (DFFX1)   0.0000   0.3488 r
  library hold time                                                         0.0087     0.3575
  data required time                                                                   0.3575
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3575
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/Q (DFFX1)   0.0402   0.1985   0.5089 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[43] (net)     2   6.8166   0.0000   0.5089 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1749/IN1 (MUX21X1)   0.0402   0.0001 &   0.5090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1749/Q (MUX21X1)   0.0374   0.0672   0.5762 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n47 (net)     1   3.2688   0.0000   0.5762 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/D (DFFX1)   0.0374  -0.0005 &   0.5757 f
  data arrival time                                                                    0.5757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  clock reconvergence pessimism                                            -0.0058     0.3117
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/CLK (DFFX1)   0.0000   0.3117 r
  library hold time                                                         0.0067     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/CLK (DFFX1)   0.0977   0.0000    0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/Q (DFFX1)   0.0399    0.2003     0.5464 f
  icache_1/metadata_mem/notmacro_synth/mem[10] (net)     2   6.7117         0.0000     0.5464 f
  icache_1/metadata_mem/notmacro_synth/U22/IN1 (MUX21X1)          0.0399   -0.0004 &   0.5460 f
  icache_1/metadata_mem/notmacro_synth/U22/Q (MUX21X1)            0.0354    0.0685     0.6145 f
  icache_1/metadata_mem/notmacro_synth/n69 (net)     1   3.8357             0.0000     0.6145 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/D (DFFX1)   0.0354    0.0001 &   0.6145 f
  data arrival time                                                                    0.6145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0055     0.3482
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/CLK (DFFX1)           0.0000     0.3482 r
  library hold time                                                         0.0088     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  bp_fe_pc_gen_1/last_pc_reg_54_/CLK (DFFX1)                      0.0480    0.0000     0.3003 r
  bp_fe_pc_gen_1/last_pc_reg_54_/Q (DFFX1)                        0.0693    0.2112     0.5115 f
  bp_fe_pc_gen_1/last_pc[54] (net)              2      19.8051              0.0000     0.5115 f
  bp_fe_pc_gen_1/U901/IN1 (MUX21X1)                               0.0693   -0.0095 &   0.5020 f
  bp_fe_pc_gen_1/U901/Q (MUX21X1)                                 0.0744    0.1001     0.6021 f
  bp_fe_pc_gen_1/n650 (net)                     1      16.7943              0.0000     0.6021 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_54_/D (DFFX1)                 0.0744   -0.0148 &   0.5873 f
  data arrival time                                                                    0.5873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  clock reconvergence pessimism                                            -0.0055     0.3269
  bp_fe_pc_gen_1/icache_miss_pc_reg_54_/CLK (DFFX1)                         0.0000     0.3269 r
  library hold time                                                         0.0030     0.3299
  data required time                                                                   0.3299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3299
  data arrival time                                                                   -0.5873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/Q (DFFX1)   0.0463   0.2100   0.5439 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[55] (net)     2   9.5651   0.0000   0.5439 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U60/IN2 (MUX21X1)   0.0463  -0.0037 &   0.5402 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U60/Q (MUX21X1)   0.0416   0.0734   0.6135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n59 (net)     1   4.9901   0.0000   0.6135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/D (DFFX1)   0.0416  -0.0085 &   0.6050 f
  data arrival time                                                                    0.6050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0119     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/Q (DFFX1)   0.0407   0.1989   0.5093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[190] (net)     2   7.0446   0.0000   0.5093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1586/IN1 (MUX21X1)   0.0407  -0.0026 &   0.5067 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1586/Q (MUX21X1)   0.0398   0.0692   0.5759 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n194 (net)     1   4.0858   0.0000   0.5759 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/D (DFFX1)   0.0398   0.0001 &   0.5760 f
  data arrival time                                                                    0.5760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  clock reconvergence pessimism                                            -0.0058     0.3117
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/CLK (DFFX1)   0.0000   0.3117 r
  library hold time                                                         0.0063     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/vaddr_tl_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_1_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_1_/Q (DFFX1)                            0.0399    0.2054     0.5407 f
  icache_1/vaddr_tl_r[1] (net)                  2       6.7298              0.0000     0.5407 f
  icache_1/U1001/IN4 (AO22X1)                                     0.0399   -0.0009 &   0.5398 f
  icache_1/U1001/Q (AO22X1)                                       0.0344    0.0703     0.6101 f
  icache_1/n115 (net)                           1       3.0022              0.0000     0.6101 f
  icache_1/vaddr_tl_r_reg_1_/D (DFFX1)                            0.0344   -0.0014 &   0.6087 f
  data arrival time                                                                    0.6087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/vaddr_tl_r_reg_1_/CLK (DFFX1)                                    0.0000     0.3370 r
  library hold time                                                         0.0137     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.6087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/Q (DFFX1)   0.0376   0.2035   0.5374 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[4] (net)     2   5.7371   0.0000   0.5374 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U117/IN1 (MUX21X1)   0.0376   0.0001 &   0.5375 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U117/Q (MUX21X1)   0.0410   0.0696   0.6070 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n8 (net)     1   4.5107   0.0000   0.6070 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/D (DFFX1)   0.0410  -0.0014 &   0.6057 f
  data arrival time                                                                    0.6057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0121     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.6057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3100     0.3100
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/CLK (DFFX1)   0.0849   0.0000   0.3100 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/Q (DFFX1)   0.0443   0.2015   0.5115 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[109] (net)     2   8.6454   0.0000   0.5115 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1675/IN1 (MUX21X1)   0.0443  -0.0042 &   0.5073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1675/Q (MUX21X1)   0.0480   0.0765   0.5838 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n113 (net)     1   6.8886   0.0000   0.5838 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/D (DFFX1)   0.0480  -0.0096 &   0.5742 f
  data arrival time                                                                    0.5742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  clock reconvergence pessimism                                            -0.0058     0.3112
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/CLK (DFFX1)   0.0000   0.3112 r
  library hold time                                                         0.0048     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/CLK (DFFX1)   0.0977   0.0000   0.3397 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/Q (DFFX1)   0.0398   0.2002   0.5399 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[43] (net)     2   6.6613   0.0000   0.5399 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U73/IN2 (MUX21X1)   0.0398   0.0001 &   0.5400 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U73/Q (MUX21X1)   0.0379   0.0688   0.6088 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n47 (net)     1   3.6496   0.0000   0.6088 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/D (DFFX1)   0.0379  -0.0006 &   0.6082 f
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  clock reconvergence pessimism                                            -0.0055     0.3417
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/CLK (DFFX1)   0.0000   0.3417 r
  library hold time                                                         0.0084     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_5__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_5__0_/CLK (DFFX1)   0.0977   0.0000     0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_5__0_/Q (DFFX1)    0.0427    0.2024     0.5487 f
  icache_1/metadata_mem/notmacro_synth/mem[5] (net)     2   7.9328          0.0000     0.5487 f
  icache_1/metadata_mem/notmacro_synth/U37/IN1 (MUX21X1)          0.0427   -0.0015 &   0.5472 f
  icache_1/metadata_mem/notmacro_synth/U37/Q (MUX21X1)            0.0349    0.0690     0.6162 f
  icache_1/metadata_mem/notmacro_synth/n64 (net)     1   3.8000             0.0000     0.6162 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_5__0_/D (DFFX1)    0.0349   -0.0007 &   0.6154 f
  data arrival time                                                                    0.6154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3483
  icache_1/metadata_mem/notmacro_synth/mem_reg_5__0_/CLK (DFFX1)            0.0000     0.3483 r
  library hold time                                                         0.0089     0.3573
  data required time                                                                   0.3573
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3573
  data arrival time                                                                   -0.6154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/CLK (DFFX1)   0.1325   0.0000   0.3340 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/Q (DFFX1)   0.0438   0.2082   0.5422 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[53] (net)     2   8.4224   0.0000   0.5422 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U62/IN2 (MUX21X1)   0.0438  -0.0028 &   0.5394 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U62/Q (MUX21X1)   0.0358   0.0678   0.6072 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n57 (net)     1   2.8922   0.0000   0.6072 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/D (DFFX1)   0.0358   0.0000 &   0.6072 f
  data arrival time                                                                    0.6072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3355
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/CLK (DFFX1)   0.0000   0.3355 r
  library hold time                                                         0.0133     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.6072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/Q (DFFX1)   0.0426   0.2053   0.5243 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[20] (net)     2   7.9007   0.0000   0.5243 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U235/IN2 (MUX21X1)   0.0426  -0.0008 &   0.5235 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U235/Q (MUX21X1)   0.0354   0.0677   0.5911 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n124 (net)     1   2.9387   0.0000   0.5911 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/D (DFFX1)   0.0354   0.0000 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0115     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/CLK (DFFX1)   0.0849   0.0000   0.3106 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/Q (DFFX1)   0.0386   0.1972   0.5078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[489] (net)     2   6.1284   0.0000   0.5078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1254/IN1 (MUX21X1)   0.0386   0.0000 &   0.5078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1254/Q (MUX21X1)   0.0408   0.0696   0.5774 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n493 (net)     1   4.4376   0.0000   0.5774 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/D (DFFX1)   0.0408  -0.0011 &   0.5763 f
  data arrival time                                                                    0.5763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  clock reconvergence pessimism                                            -0.0058     0.3118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/CLK (DFFX1)   0.0000   0.3118 r
  library hold time                                                         0.0061     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.0977   0.0000   0.3410 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/Q (DFFX1)   0.0420   0.2019   0.5430 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[65] (net)     2   7.6127   0.0000   0.5430 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U49/IN2 (MUX21X1)   0.0420   0.0001 &   0.5431 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U49/Q (MUX21X1)   0.0369   0.0683   0.6114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n69 (net)     1   3.2609   0.0000   0.6114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/D (DFFX1)   0.0369  -0.0013 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0055     0.3430
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.0000   0.3430 r
  library hold time                                                         0.0086     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/CLK (DFFX1)   0.0977   0.0000     0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/Q (DFFX1)    0.0403    0.2006     0.5467 f
  icache_1/metadata_mem/notmacro_synth/mem[6] (net)     2   6.8664          0.0000     0.5467 f
  icache_1/metadata_mem/notmacro_synth/U35/IN1 (MUX21X1)          0.0403   -0.0024 &   0.5443 f
  icache_1/metadata_mem/notmacro_synth/U35/Q (MUX21X1)            0.0393    0.0717     0.6161 f
  icache_1/metadata_mem/notmacro_synth/n65 (net)     1   5.1997             0.0000     0.6161 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/D (DFFX1)    0.0393   -0.0012 &   0.6149 f
  data arrival time                                                                    0.6149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0055     0.3482
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/CLK (DFFX1)            0.0000     0.3482 r
  library hold time                                                         0.0081     0.3563
  data required time                                                                   0.3563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3563
  data arrival time                                                                   -0.6149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2586


  Startpoint: icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/CLK (DFFX1)           0.0977    0.0000     0.3456 r
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/Q (DFFX1)             0.0682    0.1970     0.5425 r
  icache_1/lce/lce_cmd/syn_ack_cnt_r[2] (net)     4    15.7796              0.0000     0.5425 r
  icache_1/lce/lce_cmd/U69/S (MUX21X1)                            0.0682    0.0002 &   0.5428 r
  icache_1/lce/lce_cmd/U69/Q (MUX21X1)                            0.0380    0.0738     0.6166 f
  icache_1/lce/lce_cmd/n1108 (net)              1       5.0449              0.0000     0.6166 f
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/D (DFFX1)             0.0380   -0.0020 &   0.6146 f
  data arrival time                                                                    0.6146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                            -0.0055     0.3476
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/CLK (DFFX1)                     0.0000     0.3476 r
  library hold time                                                         0.0083     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.6146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2587


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__11_/CLK (DFFX1)   0.0977   0.0000   0.3410 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__11_/Q (DFFX1)   0.0394   0.1998   0.5408 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[47] (net)     2   6.4764   0.0000   0.5408 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U68/IN2 (MUX21X1)   0.0394   0.0001 &   0.5409 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U68/Q (MUX21X1)   0.0400   0.0706   0.6114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n51 (net)     1   4.4279   0.0000   0.6114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__11_/D (DFFX1)   0.0400  -0.0018 &   0.6097 f
  data arrival time                                                                    0.6097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  clock reconvergence pessimism                                            -0.0055     0.3429
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__11_/CLK (DFFX1)   0.0000   0.3429 r
  library hold time                                                         0.0079     0.3509
  data required time                                                                   0.3509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3509
  data arrival time                                                                   -0.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2588


  Startpoint: icache_1/tag_tv_r_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3402     0.3402
  icache_1/tag_tv_r_reg_1__4_/CLK (DFFX1)                         0.0977    0.0000     0.3402 r
  icache_1/tag_tv_r_reg_1__4_/Q (DFFX1)                           0.0328    0.1945     0.5347 f
  icache_1/tag_tv_r[16] (net)                   1       3.6355              0.0000     0.5347 f
  icache_1/U357/IN2 (AO22X1)                                      0.0328   -0.0012 &   0.5336 f
  icache_1/U357/Q (AO22X1)                                        0.0355    0.0810     0.6146 f
  icache_1/n2089 (net)                          1       3.7581              0.0000     0.6146 f
  icache_1/tag_tv_r_reg_1__4_/D (DFFX1)                           0.0355   -0.0046 &   0.6100 f
  data arrival time                                                                    0.6100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  clock reconvergence pessimism                                            -0.0055     0.3422
  icache_1/tag_tv_r_reg_1__4_/CLK (DFFX1)                                   0.0000     0.3422 r
  library hold time                                                         0.0088     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2589


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/CLK (DFFX1)   0.0977   0.0000    0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/Q (DFFX1)   0.0432    0.2027     0.5490 f
  icache_1/metadata_mem/notmacro_synth/mem[12] (net)     2   8.1273         0.0000     0.5490 f
  icache_1/metadata_mem/notmacro_synth/U16/IN1 (MUX21X1)          0.0432    0.0001 &   0.5491 f
  icache_1/metadata_mem/notmacro_synth/U16/Q (MUX21X1)            0.0329    0.0675     0.6166 f
  icache_1/metadata_mem/notmacro_synth/n71 (net)     1   3.1468             0.0000     0.6166 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/D (DFFX1)   0.0329    0.0000 &   0.6166 f
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3483
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/CLK (DFFX1)           0.0000     0.3483 r
  library hold time                                                         0.0093     0.3577
  data required time                                                                   0.3577
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3577
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2590


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/CLK (DFFX1)   0.1325   0.0000   0.3340 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/Q (DFFX1)   0.0415   0.2067   0.5406 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[17] (net)     2   7.4150   0.0000   0.5406 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U103/IN1 (MUX21X1)   0.0415   0.0000 &   0.5407 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U103/Q (MUX21X1)   0.0368   0.0669   0.6076 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n21 (net)     1   3.0349   0.0000   0.6076 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/D (DFFX1)   0.0368   0.0000 &   0.6076 f
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0055     0.3355
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/CLK (DFFX1)   0.0000   0.3355 r
  library hold time                                                         0.0131     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2590


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/Q (DFFX1)   0.0382   0.2040   0.5379 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[40] (net)     2   6.0031   0.0000   0.5379 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U76/IN2 (MUX21X1)   0.0382   0.0001 &   0.5380 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U76/Q (MUX21X1)   0.0398   0.0701   0.6081 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n44 (net)     1   4.3540   0.0000   0.6081 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/D (DFFX1)   0.0398  -0.0013 &   0.6068 f
  data arrival time                                                                    0.6068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0124     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.6068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2590


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/Q (DFFX1)   0.0438   0.2060   0.5307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[485] (net)     2   8.4403   0.0000   0.5307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1255/IN1 (MUX21X1)   0.0438  -0.0034 &   0.5273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1255/Q (MUX21X1)   0.0414   0.0711   0.5984 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n489 (net)     1   4.6257   0.0000   0.5984 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/D (DFFX1)   0.0414  -0.0030 &   0.5955 f
  data arrival time                                                                    0.5955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0100     0.3364
  data required time                                                                   0.3364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3364
  data arrival time                                                                   -0.5955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2591


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/Q (DFFX1)   0.0389   0.1975   0.5079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[712] (net)     2   6.2661   0.0000   0.5079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1004/IN1 (MUX21X1)   0.0389  -0.0008 &   0.5071 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1004/Q (MUX21X1)   0.0433   0.0717   0.5788 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n716 (net)     1   5.2945   0.0000   0.5788 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/D (DFFX1)   0.0433  -0.0022 &   0.5766 f
  data arrival time                                                                    0.5766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  clock reconvergence pessimism                                            -0.0058     0.3117
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/CLK (DFFX1)   0.0000   0.3117 r
  library hold time                                                         0.0057     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.5766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2593


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0849   0.0000   0.3105 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/Q (DFFX1)   0.0382   0.1969   0.5074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2   5.9488   0.0000   0.5074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1737/IN1 (MUX21X1)   0.0382  -0.0007 &   0.5067 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1737/Q (MUX21X1)   0.0425   0.0709   0.5776 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   5.0311   0.0000   0.5776 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/D (DFFX1)   0.0425  -0.0007 &   0.5769 f
  data arrival time                                                                    0.5769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  clock reconvergence pessimism                                            -0.0058     0.3118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0000   0.3118 r
  library hold time                                                         0.0058     0.3176
  data required time                                                                   0.3176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3176
  data arrival time                                                                   -0.5769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2593


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3222     0.3222
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/CLK (DFFX1)   0.1312   0.0000   0.3222 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/Q (DFFX1)   0.0391   0.2046   0.5268 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[69] (net)     1   6.3710   0.0000   0.5268 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U45/IN2 (MUX21X1)   0.0391  -0.0031 &   0.5237 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U45/Q (MUX21X1)   0.0461   0.0741   0.5978 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n73 (net)     1   5.9185   0.0000   0.5978 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/D (DFFX1)   0.0461  -0.0037 &   0.5940 f
  data arrival time                                                                    0.5940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3293     0.3293
  clock reconvergence pessimism                                            -0.0055     0.3238
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/CLK (DFFX1)   0.0000   0.3238 r
  library hold time                                                         0.0107     0.3346
  data required time                                                                   0.3346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3346
  data arrival time                                                                   -0.5940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2595


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__238_/CLK (DFFX1)   0.0917   0.0000   0.3137 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__238_/Q (DFFX1)   0.0430   0.2017   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[777] (net)     2   8.0576   0.0000   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U929/IN1 (MUX21X1)   0.0430  -0.0053 &   0.5101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U929/Q (MUX21X1)   0.0472   0.0756   0.5857 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n781 (net)     1   6.6156   0.0000   0.5857 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__238_/D (DFFX1)   0.0472  -0.0052 &   0.5805 f
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3208     0.3208
  clock reconvergence pessimism                                            -0.0058     0.3150
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__238_/CLK (DFFX1)   0.0000   0.3150 r
  library hold time                                                         0.0058     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/CLK (DFFX1)   0.0917   0.0000   0.3137 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/Q (DFFX1)   0.0454   0.2034   0.5171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[191] (net)     2   9.1515   0.0000   0.5171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1581/IN1 (MUX21X1)   0.0454  -0.0053 &   0.5118 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1581/Q (MUX21X1)   0.0494   0.0778   0.5896 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n195 (net)     1   7.3484   0.0000   0.5896 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/D (DFFX1)   0.0494  -0.0095 &   0.5802 f
  data arrival time                                                                    0.5802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3208     0.3208
  clock reconvergence pessimism                                            -0.0058     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/CLK (DFFX1)   0.0000   0.3151 r
  library hold time                                                         0.0054     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/CLK (DFFX1)   0.1312   0.0000   0.3244 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/Q (DFFX1)   0.0443   0.2085   0.5328 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[9] (net)     2   8.6540   0.0000   0.5328 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U111/IN1 (MUX21X1)   0.0443  -0.0032 &   0.5296 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U111/Q (MUX21X1)   0.0427   0.0722   0.6019 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n13 (net)     1   5.0566   0.0000   0.6019 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/D (DFFX1)   0.0427  -0.0046 &   0.5973 f
  data arrival time                                                                    0.5973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                            -0.0055     0.3260
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/CLK (DFFX1)   0.0000   0.3260 r
  library hold time                                                         0.0116     0.3376
  data required time                                                                   0.3376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3376
  data arrival time                                                                   -0.5973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/CLK (DFFX1)   0.0977   0.0000   0.3410 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/Q (DFFX1)   0.0419   0.2019   0.5429 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[10] (net)     2   7.5699   0.0000   0.5429 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U110/IN1 (MUX21X1)   0.0419  -0.0013 &   0.5416 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U110/Q (MUX21X1)   0.0434   0.0723   0.6140 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n14 (net)     1   5.3162   0.0000   0.6140 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/D (DFFX1)   0.0434  -0.0039 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0055     0.3430
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/CLK (DFFX1)   0.0000   0.3430 r
  library hold time                                                         0.0073     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2598


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/CLK (DFFX1)   0.1158   0.0000   0.3249 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/Q (DFFX1)   0.0448   0.2067   0.5316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[174] (net)     2   8.8713   0.0000   0.5316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1601/IN1 (MUX21X1)   0.0448  -0.0061 &   0.5255 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1601/Q (MUX21X1)   0.0471   0.0759   0.6014 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n178 (net)     1   6.5674   0.0000   0.6014 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/D (DFFX1)   0.0471  -0.0062 &   0.5952 f
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/CLK (DFFX1)   0.0000   0.3266 r
  library hold time                                                         0.0088     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2599


  Startpoint: icache_1/addr_tv_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3396     0.3396
  icache_1/addr_tv_r_reg_13_/CLK (DFFX1)                          0.0977    0.0000     0.3396 r
  icache_1/addr_tv_r_reg_13_/Q (DFFX1)                            0.0390    0.1996     0.5392 f
  icache_1/addr_tv_r[13] (net)                  2       6.3288              0.0000     0.5392 f
  icache_1/U321/IN4 (AO22X1)                                      0.0390   -0.0009 &   0.5383 f
  icache_1/U321/Q (AO22X1)                                        0.0379    0.0728     0.6111 f
  icache_1/n2185 (net)                          1       4.2510              0.0000     0.6111 f
  icache_1/addr_tv_r_reg_13_/D (DFFX1)                            0.0379   -0.0008 &   0.6103 f
  data arrival time                                                                    0.6103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  clock reconvergence pessimism                                            -0.0055     0.3416
  icache_1/addr_tv_r_reg_13_/CLK (DFFX1)                                    0.0000     0.3416 r
  library hold time                                                         0.0084     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.6103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2603


  Startpoint: icache_1/tag_tv_r_reg_1__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  icache_1/tag_tv_r_reg_1__5_/CLK (DFFX1)                         0.0977    0.0000     0.3415 r
  icache_1/tag_tv_r_reg_1__5_/Q (DFFX1)                           0.0311    0.1931     0.5346 f
  icache_1/tag_tv_r[17] (net)                   1       2.9032              0.0000     0.5346 f
  icache_1/U355/IN2 (AO22X1)                                      0.0311   -0.0016 &   0.5329 f
  icache_1/U355/Q (AO22X1)                                        0.0363    0.0813     0.6143 f
  icache_1/n2092 (net)                          1       4.0267              0.0000     0.6143 f
  icache_1/tag_tv_r_reg_1__5_/D (DFFX1)                           0.0363   -0.0018 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  clock reconvergence pessimism                                            -0.0055     0.3434
  icache_1/tag_tv_r_reg_1__5_/CLK (DFFX1)                                   0.0000     0.3434 r
  library hold time                                                         0.0087     0.3521
  data required time                                                                   0.3521
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3521
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2604


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/CLK (DFFX1)   0.0849   0.0000   0.3102 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/Q (DFFX1)   0.0395   0.1979   0.5082 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1028] (net)     2   6.5206   0.0000   0.5082 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U650/IN1 (MUX21X1)   0.0395   0.0001 &   0.5082 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U650/Q (MUX21X1)   0.0408   0.0698   0.5781 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1032 (net)     1   4.4465   0.0000   0.5781 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/D (DFFX1)   0.0408   0.0001 &   0.5781 f
  data arrival time                                                                    0.5781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  clock reconvergence pessimism                                            -0.0058     0.3115
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__489_/CLK (DFFX1)   0.0000   0.3115 r
  library hold time                                                         0.0061     0.3175
  data required time                                                                   0.3175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3175
  data arrival time                                                                   -0.5781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2606


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/CLK (DFFX1)   0.0849   0.0000   0.3103 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/Q (DFFX1)   0.0410   0.1992   0.5094 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[489] (net)     2   7.1766   0.0000   0.5094 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1251/IN1 (MUX21X1)   0.0410  -0.0006 &   0.5089 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1251/Q (MUX21X1)   0.0400   0.0694   0.5783 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n493 (net)     1   4.1557   0.0000   0.5783 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/D (DFFX1)   0.0400   0.0001 &   0.5784 f
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3173     0.3173
  clock reconvergence pessimism                                            -0.0058     0.3115
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__489_/CLK (DFFX1)   0.0000   0.3115 r
  library hold time                                                         0.0062     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2607


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/CLK (DFFX1)   0.0917   0.0000   0.3139 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/Q (DFFX1)   0.0399   0.1993   0.5133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[169] (net)     2   6.7004   0.0000   0.5133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1606/IN1 (MUX21X1)   0.0399  -0.0016 &   0.5117 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1606/Q (MUX21X1)   0.0436   0.0721   0.5838 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n173 (net)     1   5.4103   0.0000   0.5838 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/D (DFFX1)   0.0436  -0.0014 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3210     0.3210
  clock reconvergence pessimism                                            -0.0058     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/CLK (DFFX1)   0.0000   0.3152 r
  library hold time                                                         0.0065     0.3217
  data required time                                                                   0.3217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3217
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2608


  Startpoint: icache_1/vaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                          0.1326    0.0000     0.3355 r
  icache_1/vaddr_tl_r_reg_6_/Q (DFFX1)                            0.0405    0.2058     0.5413 f
  icache_1/vaddr_tl_r[6] (net)                  2       6.9733              0.0000     0.5413 f
  icache_1/U1000/IN4 (AO22X1)                                     0.0405    0.0000 &   0.5414 f
  icache_1/U1000/Q (AO22X1)                                       0.0359    0.0716     0.6130 f
  icache_1/n145 (net)                           1       3.5477              0.0000     0.6130 f
  icache_1/vaddr_tl_r_reg_6_/D (DFFX1)                            0.0359   -0.0017 &   0.6112 f
  data arrival time                                                                    0.6112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0055     0.3371
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                                    0.0000     0.3371 r
  library hold time                                                         0.0133     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2608


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/CLK (DFFX1)   0.1159   0.0000   0.3270 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/Q (DFFX1)   0.0417   0.2046   0.5316 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[16] (net)     2   7.5017   0.0000   0.5316 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U104/IN1 (MUX21X1)   0.0417  -0.0008 &   0.5308 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U104/Q (MUX21X1)   0.0395   0.0692   0.6000 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n20 (net)     1   3.9856   0.0000   0.6000 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/D (DFFX1)   0.0395   0.0001 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3287
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/CLK (DFFX1)   0.0000   0.3287 r
  library hold time                                                         0.0105     0.3392
  data required time                                                                   0.3392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3392
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2609


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/Q (DFFX1)   0.0420   0.2070   0.5409 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[28] (net)     2   7.6176   0.0000   0.5409 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U91/IN1 (MUX21X1)   0.0420  -0.0027 &   0.5382 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U91/Q (MUX21X1)   0.0421   0.0713   0.6094 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n32 (net)     1   4.8531   0.0000   0.6094 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/D (DFFX1)   0.0421  -0.0011 &   0.6083 f
  data arrival time                                                                    0.6083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3355
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.0000   0.3355 r
  library hold time                                                         0.0118     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.6083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2610


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/CLK (DFFX1)   0.0977   0.0000     0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/Q (DFFX1)    0.0440    0.2033     0.5496 f
  icache_1/metadata_mem/notmacro_synth/mem[4] (net)     2   8.5290          0.0000     0.5496 f
  icache_1/metadata_mem/notmacro_synth/U39/IN1 (MUX21X1)          0.0440    0.0001 &   0.5497 f
  icache_1/metadata_mem/notmacro_synth/U39/Q (MUX21X1)            0.0350    0.0690     0.6187 f
  icache_1/metadata_mem/notmacro_synth/n63 (net)     1   3.7062             0.0000     0.6187 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/D (DFFX1)    0.0350   -0.0004 &   0.6183 f
  data arrival time                                                                    0.6183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3483
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/CLK (DFFX1)            0.0000     0.3483 r
  library hold time                                                         0.0089     0.3572
  data required time                                                                   0.3572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3572
  data arrival time                                                                   -0.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2610


  Startpoint: icache_1/lce/lce_req/tag_set_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/tag_set_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  icache_1/lce/lce_req/tag_set_r_reg/CLK (DFFX1)                  0.0977    0.0000     0.3455 r
  icache_1/lce/lce_req/tag_set_r_reg/Q (DFFX1)                    0.0398    0.2002     0.5457 f
  icache_1/lce/lce_req/tag_set_r (net)          2       6.6499              0.0000     0.5457 f
  icache_1/lce/lce_req/U86/IN3 (AO22X1)                           0.0398    0.0001 &   0.5458 f
  icache_1/lce/lce_req/U86/Q (AO22X1)                             0.0395    0.0708     0.6166 f
  icache_1/lce/lce_req/n27 (net)                1       5.1802              0.0000     0.6166 f
  icache_1/lce/lce_req/tag_set_r_reg/D (DFFX1)                    0.0395    0.0001 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                            -0.0055     0.3476
  icache_1/lce/lce_req/tag_set_r_reg/CLK (DFFX1)                            0.0000     0.3476 r
  library hold time                                                         0.0080     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__357_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__357_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3132     0.3132
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__357_/CLK (DFFX1)   0.1458   0.0000   0.3132 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__357_/Q (DFFX1)   0.0465   0.2112   0.5244 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[896] (net)     2   9.6449   0.0000   0.5244 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U797/IN1 (MUX21X1)   0.0465  -0.0020 &   0.5224 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U797/Q (MUX21X1)   0.0366   0.0677   0.5901 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n900 (net)     1   2.9215   0.0000   0.5901 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__357_/D (DFFX1)   0.0366   0.0000 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0055     0.3149
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__357_/CLK (DFFX1)   0.0000   0.3149 r
  library hold time                                                         0.0141     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/CLK (DFFX1)   0.1312   0.0000   0.3190 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/Q (DFFX1)   0.0440   0.2083   0.5273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[165] (net)     2   8.5196   0.0000   0.5273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1614/IN1 (MUX21X1)   0.0440  -0.0047 &   0.5226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1614/Q (MUX21X1)   0.0439   0.0732   0.5958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n169 (net)     1   5.4783   0.0000   0.5958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/D (DFFX1)   0.0439  -0.0028 &   0.5930 f
  data arrival time                                                                    0.5930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                            -0.0055     0.3206
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/CLK (DFFX1)   0.0000   0.3206 r
  library hold time                                                         0.0113     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.5930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__284_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__284_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__284_/CLK (DFFX1)   0.1158   0.0000   0.3249 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__284_/Q (DFFX1)   0.0418   0.2046   0.5295 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[823] (net)     2   7.5335   0.0000   0.5295 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U878/IN1 (MUX21X1)   0.0418  -0.0009 &   0.5286 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U878/Q (MUX21X1)   0.0449   0.0735   0.6021 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n827 (net)     1   5.8215   0.0000   0.6021 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__284_/D (DFFX1)   0.0449  -0.0052 &   0.5969 f
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3320     0.3320
  clock reconvergence pessimism                                            -0.0055     0.3265
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__284_/CLK (DFFX1)   0.0000   0.3265 r
  library hold time                                                         0.0093     0.3358
  data required time                                                                   0.3358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3358
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/CLK (DFFX1)   0.1158   0.0000   0.3249 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/Q (DFFX1)   0.0437   0.2059   0.5308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[852] (net)     2   8.3758   0.0000   0.5308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U845/IN1 (MUX21X1)   0.0437  -0.0021 &   0.5287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U845/Q (MUX21X1)   0.0441   0.0733   0.6020 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n856 (net)     1   5.5454   0.0000   0.6020 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/D (DFFX1)   0.0441  -0.0048 &   0.5972 f
  data arrival time                                                                    0.5972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/CLK (DFFX1)   0.0000   0.3266 r
  library hold time                                                         0.0094     0.3360
  data required time                                                                   0.3360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3360
  data arrival time                                                                   -0.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_306_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  icache_1/lce/lce_cmd/data_r_reg_306_/CLK (DFFX1)                0.0672    0.0000     0.2925 r
  icache_1/lce/lce_cmd/data_r_reg_306_/Q (DFFX1)                  0.0366    0.1929     0.4854 f
  icache_1/lce/lce_cmd/data_r[306] (net)        2       5.2715              0.0000     0.4854 f
  icache_1/lce/lce_cmd/U457/IN2 (AO22X1)                          0.0366   -0.0045 &   0.4809 f
  icache_1/lce/lce_cmd/U457/Q (AO22X1)                            0.0361    0.0806     0.5615 f
  icache_1/lce/lce_cmd/n482 (net)               1       3.2677              0.0000     0.5615 f
  icache_1/lce/lce_cmd/data_r_reg_306_/D (DFFX1)                  0.0361   -0.0024 &   0.5592 f
  data arrival time                                                                    0.5592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0061     0.2935
  icache_1/lce/lce_cmd/data_r_reg_306_/CLK (DFFX1)                          0.0000     0.2935 r
  library hold time                                                         0.0044     0.2980
  data required time                                                                   0.2980
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2980
  data arrival time                                                                   -0.5592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/CLK (DFFX1)   0.1698   0.0000   0.3263 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/Q (DFFX1)   0.0463   0.2131   0.5394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[482] (net)     2   9.5977   0.0000   0.5394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1261/IN1 (MUX21X1)   0.0463  -0.0059 &   0.5335 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1261/Q (MUX21X1)   0.0469   0.0760   0.6096 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n486 (net)     1   6.4994   0.0000   0.6096 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/D (DFFX1)   0.0469  -0.0066 &   0.6029 f
  data arrival time                                                                    0.6029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  clock reconvergence pessimism                                            -0.0055     0.3283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/CLK (DFFX1)   0.0000   0.3283 r
  library hold time                                                         0.0134     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2613


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.1325   0.0000   0.3335 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/Q (DFFX1)   0.0439   0.2083   0.5418 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[1] (net)     2   8.4865   0.0000   0.5418 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U120/IN1 (MUX21X1)   0.0439  -0.0014 &   0.5405 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U120/Q (MUX21X1)   0.0383   0.0686   0.6091 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n5 (net)     1   3.5270   0.0000   0.6091 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/D (DFFX1)   0.0383   0.0000 &   0.6091 f
  data arrival time                                                                    0.6091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0055     0.3351
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                         0.0127     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.6091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2613


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/CLK (DFFX1)   0.1312   0.0000   0.3244 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/Q (DFFX1)   0.0452   0.2091   0.5335 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[45] (net)     2   9.0769   0.0000   0.5335 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U70/IN2 (MUX21X1)   0.0452  -0.0032 &   0.5303 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U70/Q (MUX21X1)   0.0411   0.0718   0.6021 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n49 (net)     1   4.4215   0.0000   0.6021 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/D (DFFX1)   0.0411  -0.0027 &   0.5994 f
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                            -0.0055     0.3260
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/CLK (DFFX1)   0.0000   0.3260 r
  library hold time                                                         0.0120     0.3380
  data required time                                                                   0.3380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3380
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2614


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__355_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__355_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__355_/CLK (DFFX1)   0.1699   0.0000   0.3263 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__355_/Q (DFFX1)   0.0441   0.2117   0.5379 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[894] (net)     2   8.6247   0.0000   0.5379 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U799/IN1 (MUX21X1)   0.0441  -0.0029 &   0.5350 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U799/Q (MUX21X1)   0.0478   0.0763   0.6113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n898 (net)     1   6.8151   0.0000   0.6113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__355_/D (DFFX1)   0.0478  -0.0083 &   0.6030 f
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  clock reconvergence pessimism                                            -0.0055     0.3282
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__355_/CLK (DFFX1)   0.0000   0.3282 r
  library hold time                                                         0.0132     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2616


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0917   0.0000   0.3135 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/Q (DFFX1)   0.0432   0.2018   0.5153 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   8.1358   0.0000   0.5153 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U615/IN1 (MUX21X1)   0.0432  -0.0024 &   0.5130 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U615/Q (MUX21X1)   0.0486   0.0767   0.5897 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   7.0848   0.0000   0.5897 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/D (DFFX1)   0.0486  -0.0077 &   0.5820 f
  data arrival time                                                                    0.5820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3206     0.3206
  clock reconvergence pessimism                                            -0.0058     0.3148
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0000   0.3148 r
  library hold time                                                         0.0055     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2616


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.1698   0.0000   0.3263 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/Q (DFFX1)   0.0462   0.2130   0.5394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1034] (net)     2   9.5297   0.0000   0.5394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U646/IN1 (MUX21X1)   0.0462  -0.0033 &   0.5360 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U646/Q (MUX21X1)   0.0459   0.0752   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1038 (net)     1   6.1514   0.0000   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/D (DFFX1)   0.0459  -0.0077 &   0.6035 f
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  clock reconvergence pessimism                                            -0.0055     0.3283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.0000   0.3283 r
  library hold time                                                         0.0136     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2616


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/CLK (DFFX1)   0.0849   0.0000   0.3103 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/Q (DFFX1)   0.0423   0.2001   0.5104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1042] (net)     2   7.7200   0.0000   0.5104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U638/IN1 (MUX21X1)   0.0423  -0.0011 &   0.5094 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U638/Q (MUX21X1)   0.0444   0.0732   0.5826 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1046 (net)     1   5.6574   0.0000   0.5826 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/D (DFFX1)   0.0444  -0.0038 &   0.5788 f
  data arrival time                                                                    0.5788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3173     0.3173
  clock reconvergence pessimism                                            -0.0058     0.3115
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/CLK (DFFX1)   0.0000   0.3115 r
  library hold time                                                         0.0055     0.3170
  data required time                                                                   0.3170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3170
  data arrival time                                                                   -0.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2618


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/CLK (DFFX1)   0.1158   0.0000   0.3249 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/Q (DFFX1)   0.0440   0.2061   0.5310 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[313] (net)     2   8.5147   0.0000   0.5310 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1446/IN1 (MUX21X1)   0.0440  -0.0039 &   0.5271 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1446/Q (MUX21X1)   0.0468   0.0755   0.6026 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n317 (net)     1   6.4623   0.0000   0.6026 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/D (DFFX1)   0.0468  -0.0053 &   0.5972 f
  data arrival time                                                                    0.5972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3265
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/CLK (DFFX1)   0.0000   0.3265 r
  library hold time                                                         0.0088     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2618


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__298_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__298_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__298_/Q (DFFX1)   0.0427   0.2053   0.5299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[837] (net)     2   7.9537   0.0000   0.5299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U862/IN1 (MUX21X1)   0.0427  -0.0037 &   0.5263 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U862/Q (MUX21X1)   0.0450   0.0738   0.6000 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n841 (net)     1   5.8485   0.0000   0.6000 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__298_/D (DFFX1)   0.0450  -0.0026 &   0.5975 f
  data arrival time                                                                    0.5975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__298_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0092     0.3356
  data required time                                                                   0.3356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3356
  data arrival time                                                                   -0.5975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2619


  Startpoint: icache_1/vaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                          0.1326    0.0000     0.3355 r
  icache_1/vaddr_tl_r_reg_9_/Q (DFFX1)                            0.0418    0.2069     0.5424 f
  icache_1/vaddr_tl_r[9] (net)                  2       7.5510              0.0000     0.5424 f
  icache_1/U997/IN4 (AO22X1)                                      0.0418    0.0001 &   0.5424 f
  icache_1/U997/Q (AO22X1)                                        0.0339    0.0703     0.6127 f
  icache_1/n163 (net)                           1       2.8217              0.0000     0.6127 f
  icache_1/vaddr_tl_r_reg_9_/D (DFFX1)                            0.0339    0.0000 &   0.6128 f
  data arrival time                                                                    0.6128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                                    0.0000     0.3370 r
  library hold time                                                         0.0138     0.3509
  data required time                                                                   0.3509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3509
  data arrival time                                                                   -0.6128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2619


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3100     0.3100
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__109_/CLK (DFFX1)   0.0849   0.0000   0.3100 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__109_/Q (DFFX1)   0.0425   0.2003   0.5103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[649] (net)     2   7.8086   0.0000   0.5103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1073/IN1 (MUX21X1)   0.0425  -0.0042 &   0.5060 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1073/Q (MUX21X1)   0.0462   0.0747   0.5807 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n653 (net)     1   6.2779   0.0000   0.5807 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__109_/D (DFFX1)   0.0462  -0.0024 &   0.5784 f
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  clock reconvergence pessimism                                            -0.0058     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__109_/CLK (DFFX1)   0.0000   0.3113 r
  library hold time                                                         0.0051     0.3164
  data required time                                                                   0.3164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3164
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2620


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/CLK (DFFX1)   0.1326   0.0000   0.3342 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/Q (DFFX1)   0.0423   0.2072   0.5414 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[12] (net)     2   7.7635   0.0000   0.5414 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U108/IN1 (MUX21X1)   0.0423  -0.0007 &   0.5407 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U108/Q (MUX21X1)   0.0396   0.0694   0.6101 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n16 (net)     1   4.0133   0.0000   0.6101 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/D (DFFX1)   0.0396   0.0001 &   0.6102 f
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0055     0.3357
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/CLK (DFFX1)   0.0000   0.3357 r
  library hold time                                                         0.0124     0.3481
  data required time                                                                   0.3481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3481
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2620


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/CLK (DFFX1)   0.0849   0.0000   0.3101 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/Q (DFFX1)   0.0484   0.2043   0.5144 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[723] (net)     2  10.4707   0.0000   0.5144 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U991/IN1 (MUX21X1)   0.0484  -0.0042 &   0.5102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U991/Q (MUX21X1)   0.0393   0.0702   0.5804 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n727 (net)     1   3.8291   0.0000   0.5804 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/D (DFFX1)   0.0393  -0.0007 &   0.5797 f
  data arrival time                                                                    0.5797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  clock reconvergence pessimism                                            -0.0058     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/CLK (DFFX1)   0.0000   0.3113 r
  library hold time                                                         0.0064     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2621


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__188_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__188_/CLK (DFFX1)   0.1697   0.0000   0.3264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__188_/Q (DFFX1)   0.0426   0.2106   0.5370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[188] (net)     2   7.9462   0.0000   0.5370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1588/IN1 (MUX21X1)   0.0426  -0.0030 &   0.5340 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1588/Q (MUX21X1)   0.0462   0.0748   0.6088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n192 (net)     1   6.2928   0.0000   0.6088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__188_/D (DFFX1)   0.0462  -0.0047 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  clock reconvergence pessimism                                            -0.0055     0.3284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__188_/CLK (DFFX1)   0.0000   0.3284 r
  library hold time                                                         0.0135     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2621


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_346_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  icache_1/lce/lce_cmd/data_r_reg_346_/CLK (DFFX1)                0.0672    0.0000     0.2940 r
  icache_1/lce/lce_cmd/data_r_reg_346_/Q (DFFX1)                  0.0351    0.1917     0.4857 f
  icache_1/lce/lce_cmd/data_r[346] (net)        2       4.6392              0.0000     0.4857 f
  icache_1/lce/lce_cmd/U505/IN2 (AO22X1)                          0.0351   -0.0024 &   0.4833 f
  icache_1/lce/lce_cmd/U505/Q (AO22X1)                            0.0333    0.0787     0.5620 f
  icache_1/lce/lce_cmd/n402 (net)               1       2.5735              0.0000     0.5620 f
  icache_1/lce/lce_cmd/data_r_reg_346_/D (DFFX1)                  0.0333    0.0000 &   0.5620 f
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3012     0.3012
  clock reconvergence pessimism                                            -0.0061     0.2950
  icache_1/lce/lce_cmd/data_r_reg_346_/CLK (DFFX1)                          0.0000     0.2950 r
  library hold time                                                         0.0049     0.2999
  data required time                                                                   0.2999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2999
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2621


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/CLK (DFFX1)   0.0977   0.0000    0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/Q (DFFX1)   0.0437    0.2031     0.5493 f
  icache_1/metadata_mem/notmacro_synth/mem[14] (net)     2   8.3823         0.0000     0.5493 f
  icache_1/metadata_mem/notmacro_synth/U10/IN1 (MUX21X1)          0.0437   -0.0009 &   0.5484 f
  icache_1/metadata_mem/notmacro_synth/U10/Q (MUX21X1)            0.0382    0.0715     0.6199 f
  icache_1/metadata_mem/notmacro_synth/n73 (net)     1   4.7902             0.0000     0.6199 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/D (DFFX1)   0.0382   -0.0010 &   0.6188 f
  data arrival time                                                                    0.6188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3483
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/CLK (DFFX1)           0.0000     0.3483 r
  library hold time                                                         0.0083     0.3566
  data required time                                                                   0.3566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3566
  data arrival time                                                                   -0.6188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2623


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/Q (DFFX1)   0.0445   0.2027   0.5161 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[478] (net)     2   8.7286   0.0000   0.5161 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1263/IN1 (MUX21X1)   0.0445  -0.0020 &   0.5141 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1263/Q (MUX21X1)   0.0502   0.0783   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n482 (net)     1   7.6632   0.0000   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/D (DFFX1)   0.0502  -0.0101 &   0.5822 f
  data arrival time                                                                    0.5822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0052     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2623


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.0977   0.0000   0.3409 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/Q (DFFX1)   0.0415   0.2016   0.5425 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[34] (net)     2   7.3874   0.0000   0.5425 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U85/IN1 (MUX21X1)   0.0415  -0.0005 &   0.5419 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U85/Q (MUX21X1)   0.0433   0.0722   0.6141 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n38 (net)     1   5.2965   0.0000   0.6141 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/D (DFFX1)   0.0433  -0.0016 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  clock reconvergence pessimism                                            -0.0055     0.3429
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.0000   0.3429 r
  library hold time                                                         0.0073     0.3502
  data required time                                                                   0.3502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3502
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2624


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3204     0.3204
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/CLK (DFFX1)   0.1312   0.0000   0.3204 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/Q (DFFX1)   0.0415   0.2066   0.5270 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[998] (net)     2   7.4301   0.0000   0.5270 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U683/IN1 (MUX21X1)   0.0415  -0.0011 &   0.5259 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U683/Q (MUX21X1)   0.0430   0.0719   0.5978 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1002 (net)     1   5.1651   0.0000   0.5978 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/D (DFFX1)   0.0430  -0.0019 &   0.5959 f
  data arrival time                                                                    0.5959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0055     0.3220
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/CLK (DFFX1)   0.0000   0.3220 r
  library hold time                                                         0.0115     0.3335
  data required time                                                                   0.3335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3335
  data arrival time                                                                   -0.5959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2624


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/CLK (DFFX1)   0.0977   0.0000     0.3463 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/Q (DFFX1)    0.0460    0.2047     0.5509 f
  icache_1/metadata_mem/notmacro_synth/mem[0] (net)     2   9.3897          0.0000     0.5509 f
  icache_1/metadata_mem/notmacro_synth/U47/IN1 (MUX21X1)          0.0460   -0.0011 &   0.5499 f
  icache_1/metadata_mem/notmacro_synth/U47/Q (MUX21X1)            0.0367    0.0710     0.6208 f
  icache_1/metadata_mem/notmacro_synth/n59 (net)     1   4.3661             0.0000     0.6208 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/D (DFFX1)    0.0367   -0.0014 &   0.6194 f
  data arrival time                                                                    0.6194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0055     0.3484
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/CLK (DFFX1)            0.0000     0.3484 r
  library hold time                                                         0.0086     0.3569
  data required time                                                                   0.3569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3569
  data arrival time                                                                   -0.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2625


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.1325   0.0000   0.3338 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/Q (DFFX1)   0.0461   0.2098   0.5436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[37] (net)     2   9.4630   0.0000   0.5436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U79/IN2 (MUX21X1)   0.0461  -0.0041 &   0.5395 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U79/Q (MUX21X1)   0.0397   0.0717   0.6112 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n41 (net)     1   4.3006   0.0000   0.6112 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/D (DFFX1)   0.0397  -0.0010 &   0.6102 f
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3408     0.3408
  clock reconvergence pessimism                                            -0.0055     0.3353
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                         0.0124     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2625


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/CLK (DFFX1)   0.0480   0.0000   0.3015 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/Q (DFFX1)   0.0462   0.1962   0.4976 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[535] (net)     2   9.5449   0.0000   0.4976 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1200/IN1 (MUX21X1)   0.0462  -0.0056 &   0.4920 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1200/Q (MUX21X1)   0.0554   0.0830   0.5750 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n539 (net)     1   9.9465   0.0000   0.5750 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/D (DFFX1)   0.0554  -0.0122 &   0.5628 f
  data arrival time                                                                    0.5628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0055     0.3024
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/CLK (DFFX1)   0.0000   0.3024 r
  library hold time                                                        -0.0021     0.3002
  data required time                                                                   0.3002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3002
  data arrival time                                                                   -0.5628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2625


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/Q (DFFX1)   0.0440   0.2061   0.5308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1024] (net)     2   8.4974   0.0000   0.5308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U654/IN1 (MUX21X1)   0.0440   0.0001 &   0.5309 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U654/Q (MUX21X1)   0.0422   0.0718   0.6026 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1028 (net)     1   4.8856   0.0000   0.6026 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/D (DFFX1)   0.0422  -0.0038 &   0.5989 f
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0099     0.3362
  data required time                                                                   0.3362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3362
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/CLK (DFFX1)   0.0849   0.0000   0.3119 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/Q (DFFX1)   0.0484   0.2044   0.5162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[439] (net)     2  10.4867   0.0000   0.5162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1309/IN1 (MUX21X1)   0.0484  -0.0070 &   0.5092 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1309/Q (MUX21X1)   0.0434   0.0736   0.5828 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n443 (net)     1   5.2556   0.0000   0.5828 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/D (DFFX1)   0.0434  -0.0012 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  clock reconvergence pessimism                                            -0.0058     0.3132
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/CLK (DFFX1)   0.0000   0.3132 r
  library hold time                                                         0.0056     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/Q (DFFX1)   0.0474   0.2047   0.5181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[956] (net)     2  10.0291   0.0000   0.5181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U730/IN1 (MUX21X1)   0.0474  -0.0062 &   0.5119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U730/Q (MUX21X1)   0.0503   0.0790   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n960 (net)     1   7.7066   0.0000   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/D (DFFX1)   0.0503  -0.0082 &   0.5827 f
  data arrival time                                                                    0.5827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0052     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.5827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2628


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3138     0.3138
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.0917   0.0000   0.3138 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/Q (DFFX1)   0.0434   0.2020   0.5158 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[176] (net)     2   8.2318   0.0000   0.5158 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1599/IN1 (MUX21X1)   0.0434  -0.0022 &   0.5136 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1599/Q (MUX21X1)   0.0492   0.0773   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n180 (net)     1   7.3087   0.0000   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/D (DFFX1)   0.0492  -0.0074 &   0.5835 f
  data arrival time                                                                    0.5835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  clock reconvergence pessimism                                            -0.0058     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.0000   0.3152 r
  library hold time                                                         0.0054     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2629


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__355_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__355_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__355_/CLK (DFFX1)   0.1700   0.0000   0.3265 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__355_/Q (DFFX1)   0.0444   0.2119   0.5383 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[355] (net)     2   8.7464   0.0000   0.5383 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1400/IN1 (MUX21X1)   0.0444  -0.0039 &   0.5344 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1400/Q (MUX21X1)   0.0459   0.0748   0.6092 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n359 (net)     1   6.1491   0.0000   0.6092 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__355_/D (DFFX1)   0.0459  -0.0042 &   0.6050 f
  data arrival time                                                                    0.6050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  clock reconvergence pessimism                                            -0.0055     0.3284
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__355_/CLK (DFFX1)   0.0000   0.3284 r
  library hold time                                                         0.0136     0.3421
  data required time                                                                   0.3421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3421
  data arrival time                                                                   -0.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2629


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/Q (DFFX1)   0.0498   0.2064   0.5198 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[767] (net)     2  11.1105   0.0000   0.5198 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U939/IN1 (MUX21X1)   0.0498  -0.0062 &   0.5136 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U939/Q (MUX21X1)   0.0495   0.0789   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n771 (net)     1   7.4018   0.0000   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/D (DFFX1)   0.0495  -0.0093 &   0.5831 f
  data arrival time                                                                    0.5831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0054     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: icache_1/tag_tv_r_reg_1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3402     0.3402
  icache_1/tag_tv_r_reg_1__2_/CLK (DFFX1)                         0.0977    0.0000     0.3402 r
  icache_1/tag_tv_r_reg_1__2_/Q (DFFX1)                           0.0328    0.1945     0.5347 f
  icache_1/tag_tv_r[14] (net)                   1       3.6565              0.0000     0.5347 f
  icache_1/U349/IN2 (AO22X1)                                      0.0328   -0.0019 &   0.5328 f
  icache_1/U349/Q (AO22X1)                                        0.0396    0.0844     0.6172 f
  icache_1/n2083 (net)                          1       5.1928              0.0000     0.6172 f
  icache_1/tag_tv_r_reg_1__2_/D (DFFX1)                           0.0396   -0.0039 &   0.6133 f
  data arrival time                                                                    0.6133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  clock reconvergence pessimism                                            -0.0055     0.3422
  icache_1/tag_tv_r_reg_1__2_/CLK (DFFX1)                                   0.0000     0.3422 r
  library hold time                                                         0.0080     0.3502
  data required time                                                                   0.3502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3502
  data arrival time                                                                   -0.6133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: icache_1/vaddr_tl_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_7_/Q (DFFX1)                            0.0431    0.2078     0.5431 f
  icache_1/vaddr_tl_r[7] (net)                  2       8.1171              0.0000     0.5431 f
  icache_1/U999/IN4 (AO22X1)                                      0.0431    0.0000 &   0.5432 f
  icache_1/U999/Q (AO22X1)                                        0.0340    0.0707     0.6139 f
  icache_1/n151 (net)                           1       2.8556              0.0000     0.6139 f
  icache_1/vaddr_tl_r_reg_7_/D (DFFX1)                            0.0340    0.0000 &   0.6139 f
  data arrival time                                                                    0.6139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3369
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                                    0.0000     0.3369 r
  library hold time                                                         0.0138     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.6139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2632


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/CLK (DFFX1)   0.0917   0.0000   0.3161 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/Q (DFFX1)   0.0457   0.2036   0.5196 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[715] (net)     2   9.2697   0.0000   0.5196 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U998/IN1 (MUX21X1)   0.0457  -0.0040 &   0.5157 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U998/Q (MUX21X1)   0.0497   0.0782   0.5939 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n719 (net)     1   7.4960   0.0000   0.5939 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/D (DFFX1)   0.0497  -0.0079 &   0.5860 f
  data arrival time                                                                    0.5860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0058     0.3175
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/CLK (DFFX1)   0.0000   0.3175 r
  library hold time                                                         0.0053     0.3228
  data required time                                                                   0.3228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3228
  data arrival time                                                                   -0.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2632


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/CLK (DFFX1)   0.0917   0.0000   0.3166 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/Q (DFFX1)   0.0413   0.2005   0.5171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[178] (net)     2   7.3191   0.0000   0.5171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1597/IN1 (MUX21X1)   0.0413  -0.0023 &   0.5149 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1597/Q (MUX21X1)   0.0460   0.0743   0.5892 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n182 (net)     1   6.2183   0.0000   0.5892 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/D (DFFX1)   0.0460  -0.0017 &   0.5875 f
  data arrival time                                                                    0.5875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3180
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__178_/CLK (DFFX1)   0.0000   0.3180 r
  library hold time                                                         0.0060     0.3240
  data required time                                                                   0.3240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3240
  data arrival time                                                                   -0.5875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2634


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3254     0.3254
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/CLK (DFFX1)   0.1694   0.0000   0.3254 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/Q (DFFX1)   0.0501   0.2157   0.5411 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[474] (net)     2  11.2775   0.0000   0.5411 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1270/IN1 (MUX21X1)   0.0501  -0.0062 &   0.5349 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1270/Q (MUX21X1)   0.0513   0.0801   0.6150 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n478 (net)     1   8.0174   0.0000   0.6150 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/D (DFFX1)   0.0513  -0.0118 &   0.6032 f
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3329     0.3329
  clock reconvergence pessimism                                            -0.0055     0.3274
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/CLK (DFFX1)   0.0000   0.3274 r
  library hold time                                                         0.0123     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2635


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3138     0.3138
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__238_/CLK (DFFX1)   0.0917   0.0000   0.3138 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__238_/Q (DFFX1)   0.0448   0.2029   0.5168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[238] (net)     2   8.8696   0.0000   0.5168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1530/IN1 (MUX21X1)   0.0448  -0.0031 &   0.5136 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1530/Q (MUX21X1)   0.0507   0.0787   0.5923 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n242 (net)     1   7.8358   0.0000   0.5923 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__238_/D (DFFX1)   0.0507  -0.0085 &   0.5838 f
  data arrival time                                                                    0.5838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  clock reconvergence pessimism                                            -0.0058     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__238_/CLK (DFFX1)   0.0000   0.3151 r
  library hold time                                                         0.0051     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2635


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/Q (DFFX1)   0.0447   0.2089   0.5428 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[19] (net)     2   8.8473   0.0000   0.5428 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U101/IN1 (MUX21X1)   0.0447  -0.0012 &   0.5416 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U101/Q (MUX21X1)   0.0395   0.0697   0.6114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n23 (net)     1   3.9437   0.0000   0.6114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/D (DFFX1)   0.0395   0.0001 &   0.6114 f
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0124     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2635


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2924     0.2924
  icache_1/lce/lce_cmd/data_r_reg_232_/CLK (DFFX1)                0.0672    0.0000     0.2924 r
  icache_1/lce/lce_cmd/data_r_reg_232_/Q (DFFX1)                  0.0348    0.1914     0.4838 f
  icache_1/lce/lce_cmd/data_r[232] (net)        2       4.5007              0.0000     0.4838 f
  icache_1/lce/lce_cmd/U367/IN2 (AO22X1)                          0.0348    0.0000 &   0.4839 f
  icache_1/lce/lce_cmd/U367/Q (AO22X1)                            0.0327    0.0780     0.5619 f
  icache_1/lce/lce_cmd/n632 (net)               1       2.3031              0.0000     0.5619 f
  icache_1/lce/lce_cmd/data_r_reg_232_/D (DFFX1)                  0.0327    0.0000 &   0.5619 f
  data arrival time                                                                    0.5619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2995     0.2995
  clock reconvergence pessimism                                            -0.0061     0.2934
  icache_1/lce/lce_cmd/data_r_reg_232_/CLK (DFFX1)                          0.0000     0.2934 r
  library hold time                                                         0.0050     0.2984
  data required time                                                                   0.2984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2984
  data arrival time                                                                   -0.5619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2636


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_416_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_416_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  icache_1/lce/lce_cmd/data_r_reg_416_/CLK (DFFX1)                0.1475    0.0000     0.3301 r
  icache_1/lce/lce_cmd/data_r_reg_416_/Q (DFFX1)                  0.0331    0.2011     0.5312 f
  icache_1/lce/lce_cmd/data_r[416] (net)        2       3.8285              0.0000     0.5312 f
  icache_1/lce/lce_cmd/U590/IN2 (AO22X1)                          0.0331    0.0000 &   0.5312 f
  icache_1/lce/lce_cmd/U590/Q (AO22X1)                            0.0341    0.0791     0.6103 f
  icache_1/lce/lce_cmd/n260 (net)               1       2.8821              0.0000     0.6103 f
  icache_1/lce/lce_cmd/data_r_reg_416_/D (DFFX1)                  0.0341    0.0000 &   0.6104 f
  data arrival time                                                                    0.6104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3380     0.3380
  clock reconvergence pessimism                                            -0.0061     0.3318
  icache_1/lce/lce_cmd/data_r_reg_416_/CLK (DFFX1)                          0.0000     0.3318 r
  library hold time                                                         0.0148     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.6104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2637


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  icache_1/lce/lce_cmd/data_r_reg_89_/CLK (DFFX1)                 0.0672    0.0000     0.2937 r
  icache_1/lce/lce_cmd/data_r_reg_89_/Q (DFFX1)                   0.0327    0.1897     0.4834 f
  icache_1/lce/lce_cmd/data_r[89] (net)         2       3.5714              0.0000     0.4834 f
  icache_1/lce/lce_cmd/U194/IN2 (AO22X1)                          0.0327    0.0000 &   0.4834 f
  icache_1/lce/lce_cmd/U194/Q (AO22X1)                            0.0392    0.0832     0.5665 f
  icache_1/lce/lce_cmd/n922 (net)               1       4.6796              0.0000     0.5665 f
  icache_1/lce/lce_cmd/data_r_reg_89_/D (DFFX1)                   0.0392   -0.0041 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  clock reconvergence pessimism                                            -0.0061     0.2947
  icache_1/lce/lce_cmd/data_r_reg_89_/CLK (DFFX1)                           0.0000     0.2947 r
  library hold time                                                         0.0040     0.2987
  data required time                                                                   0.2987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2987
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2637


  Startpoint: icache_1/vaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                          0.1326    0.0000     0.3355 r
  icache_1/vaddr_tl_r_reg_9_/Q (DFFX1)                            0.0418    0.2069     0.5424 f
  icache_1/vaddr_tl_r[9] (net)                  2       7.5510              0.0000     0.5424 f
  icache_1/U325/IN2 (AO22X1)                                      0.0418    0.0001 &   0.5424 f
  icache_1/U325/Q (AO22X1)                                        0.0366    0.0826     0.6250 f
  icache_1/n160 (net)                           1       3.7235              0.0000     0.6250 f
  icache_1/addr_tv_r_reg_9_/D (DFFX1)                             0.0366   -0.0005 &   0.6246 f
  data arrival time                                                                    0.6246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                            -0.0011     0.3521
  icache_1/addr_tv_r_reg_9_/CLK (DFFX1)                                     0.0000     0.3521 r
  library hold time                                                         0.0086     0.3607
  data required time                                                                   0.3607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3607
  data arrival time                                                                   -0.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2638


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/Q (DFFX1)   0.0433   0.2019   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[476] (net)     2   8.2075   0.0000   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1265/IN1 (MUX21X1)   0.0433  -0.0029 &   0.5124 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1265/Q (MUX21X1)   0.0477   0.0761   0.5885 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n480 (net)     1   6.7949   0.0000   0.5885 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/D (DFFX1)   0.0477  -0.0042 &   0.5843 f
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3148
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0000   0.3148 r
  library hold time                                                         0.0057     0.3205
  data required time                                                                   0.3205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3205
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2639


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/Q (DFFX1)   0.0441   0.2014   0.5118 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[582] (net)     2   8.5337   0.0000   0.5118 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1145/IN1 (MUX21X1)   0.0441  -0.0007 &   0.5111 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1145/Q (MUX21X1)   0.0490   0.0773   0.5884 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n586 (net)     1   7.2440   0.0000   0.5884 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/D (DFFX1)   0.0490  -0.0082 &   0.5802 f
  data arrival time                                                                    0.5802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  clock reconvergence pessimism                                            -0.0058     0.3117
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/CLK (DFFX1)   0.0000   0.3117 r
  library hold time                                                         0.0046     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.5802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2639


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_357_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_357_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  icache_1/lce/lce_cmd/data_r_reg_357_/CLK (DFFX1)                0.0672    0.0000     0.2923 r
  icache_1/lce/lce_cmd/data_r_reg_357_/Q (DFFX1)                  0.0346    0.1913     0.4835 f
  icache_1/lce/lce_cmd/data_r[357] (net)        2       4.4139              0.0000     0.4835 f
  icache_1/lce/lce_cmd/U518/IN2 (AO22X1)                          0.0346   -0.0008 &   0.4827 f
  icache_1/lce/lce_cmd/U518/Q (AO22X1)                            0.0347    0.0798     0.5625 f
  icache_1/lce/lce_cmd/n380 (net)               1       3.0720              0.0000     0.5625 f
  icache_1/lce/lce_cmd/data_r_reg_357_/D (DFFX1)                  0.0347   -0.0007 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2994     0.2994
  clock reconvergence pessimism                                            -0.0061     0.2933
  icache_1/lce/lce_cmd/data_r_reg_357_/CLK (DFFX1)                          0.0000     0.2933 r
  library hold time                                                         0.0047     0.2979
  data required time                                                                   0.2979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2979
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2639


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/CLK (DFFX1)   0.0917   0.0000   0.3166 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/Q (DFFX1)   0.0455   0.2034   0.5200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[105] (net)     2   9.1646   0.0000   0.5200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1681/IN1 (MUX21X1)   0.0455  -0.0045 &   0.5155 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1681/Q (MUX21X1)   0.0485   0.0772   0.5927 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n109 (net)     1   7.0596   0.0000   0.5927 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/D (DFFX1)   0.0485  -0.0051 &   0.5876 f
  data arrival time                                                                    0.5876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  clock reconvergence pessimism                                            -0.0058     0.3180
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/CLK (DFFX1)   0.0000   0.3180 r
  library hold time                                                         0.0055     0.3235
  data required time                                                                   0.3235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3235
  data arrival time                                                                   -0.5876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/Q (DFFX1)   0.0481   0.2090   0.5280 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[17] (net)     3  10.3426   0.0000   0.5280 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U153/IN2 (MUX21X1)   0.0481  -0.0012 &   0.5268 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U153/Q (MUX21X1)   0.0367   0.0707   0.5975 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n121 (net)     1   3.7155   0.0000   0.5975 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/D (DFFX1)   0.0367  -0.0010 &   0.5965 f
  data arrival time                                                                    0.5965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0112     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/CLK (DFFX1)   0.0849   0.0000   0.3101 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/Q (DFFX1)   0.0454   0.2023   0.5124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[710] (net)     2   9.1366   0.0000   0.5124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1006/IN1 (MUX21X1)   0.0454  -0.0030 &   0.5094 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1006/Q (MUX21X1)   0.0419   0.0718   0.5812 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n714 (net)     1   4.7802   0.0000   0.5812 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/D (DFFX1)   0.0419   0.0001 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  clock reconvergence pessimism                                            -0.0058     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/CLK (DFFX1)   0.0000   0.3113 r
  library hold time                                                         0.0059     0.3172
  data required time                                                                   0.3172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3172
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3133     0.3133
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/CLK (DFFX1)   0.0917   0.0000   0.3133 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/Q (DFFX1)   0.0482   0.2053   0.5185 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[167] (net)     2  10.3923   0.0000   0.5185 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1608/IN1 (MUX21X1)   0.0482  -0.0052 &   0.5133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1608/Q (MUX21X1)   0.0513   0.0798   0.5931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n171 (net)     1   8.0459   0.0000   0.5931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/D (DFFX1)   0.0513  -0.0094 &   0.5837 f
  data arrival time                                                                    0.5837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3204     0.3204
  clock reconvergence pessimism                                            -0.0058     0.3146
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/CLK (DFFX1)   0.0000   0.3146 r
  library hold time                                                         0.0050     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.5837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__165_/CLK (DFFX1)   0.1312   0.0000   0.3151 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__165_/Q (DFFX1)   0.0446   0.2087   0.5238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[705] (net)     2   8.7849   0.0000   0.5238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1012/IN1 (MUX21X1)   0.0446  -0.0032 &   0.5206 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1012/Q (MUX21X1)   0.0469   0.0757   0.5963 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n709 (net)     1   6.5097   0.0000   0.5963 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__165_/D (DFFX1)   0.0469  -0.0050 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  clock reconvergence pessimism                                            -0.0055     0.3166
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__165_/CLK (DFFX1)   0.0000   0.3166 r
  library hold time                                                         0.0105     0.3271
  data required time                                                                   0.3271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3271
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2642


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3111     0.3111
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/CLK (DFFX1)   0.0849   0.0000   0.3111 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/Q (DFFX1)   0.0441   0.2014   0.5125 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[57] (net)     2   8.5318   0.0000   0.5125 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1734/IN1 (MUX21X1)   0.0441  -0.0034 &   0.5091 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1734/Q (MUX21X1)   0.0492   0.0774   0.5866 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n61 (net)     1   7.3072   0.0000   0.5866 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/D (DFFX1)   0.0492  -0.0054 &   0.5812 f
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  clock reconvergence pessimism                                            -0.0058     0.3124
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/CLK (DFFX1)   0.0000   0.3124 r
  library hold time                                                         0.0046     0.3170
  data required time                                                                   0.3170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3170
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2642


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0849   0.0000   0.3102 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/Q (DFFX1)   0.0436   0.2011   0.5112 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2   8.3215   0.0000   0.5112 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1734/IN1 (MUX21X1)   0.0436  -0.0030 &   0.5082 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1734/Q (MUX21X1)   0.0489   0.0771   0.5853 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   7.1937   0.0000   0.5853 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/D (DFFX1)   0.0489  -0.0049 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  clock reconvergence pessimism                                            -0.0058     0.3114
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0000   0.3114 r
  library hold time                                                         0.0047     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3013     0.3013
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0480   0.0000   0.3013 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/Q (DFFX1)   0.0478   0.1972   0.4985 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[518] (net)     2  10.2287   0.0000   0.4985 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1218/IN1 (MUX21X1)   0.0478  -0.0080 &   0.4905 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1218/Q (MUX21X1)   0.0556   0.0834   0.5739 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n522 (net)     1  10.0033   0.0000   0.5739 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/D (DFFX1)   0.0556  -0.0095 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  clock reconvergence pessimism                                            -0.0055     0.3022
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0000   0.3022 r
  library hold time                                                        -0.0022     0.3000
  data required time                                                                   0.3000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3000
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/addr_tv_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  icache_1/addr_tv_r_reg_12_/CLK (DFFX1)                          0.0977    0.0000     0.3397 r
  icache_1/addr_tv_r_reg_12_/Q (DFFX1)                            0.0404    0.2007     0.5404 f
  icache_1/n1023 (net)                          2       6.9282              0.0000     0.5404 f
  icache_1/U322/IN4 (AO22X1)                                      0.0404    0.0001 &   0.5405 f
  icache_1/U322/Q (AO22X1)                                        0.0386    0.0736     0.6141 f
  icache_1/n2182 (net)                          1       4.4820              0.0000     0.6141 f
  icache_1/addr_tv_r_reg_12_/D (DFFX1)                            0.0386    0.0001 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  clock reconvergence pessimism                                            -0.0055     0.3416
  icache_1/addr_tv_r_reg_12_/CLK (DFFX1)                                    0.0000     0.3416 r
  library hold time                                                         0.0082     0.3499
  data required time                                                                   0.3499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3499
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/CLK (DFFX1)   0.0849   0.0000   0.3101 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/Q (DFFX1)   0.0425   0.2003   0.5104 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[593] (net)     2   7.8459   0.0000   0.5104 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1133/IN1 (MUX21X1)   0.0425  -0.0005 &   0.5099 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1133/Q (MUX21X1)   0.0468   0.0752   0.5851 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n597 (net)     1   6.5004   0.0000   0.5851 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/D (DFFX1)   0.0468  -0.0044 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  clock reconvergence pessimism                                            -0.0058     0.3113
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__54_/CLK (DFFX1)   0.0000   0.3113 r
  library hold time                                                         0.0050     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/CLK (DFFX1)   0.1159   0.0000   0.3271 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/Q (DFFX1)   0.0464   0.2078   0.5348 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[13] (net)     2   9.5842   0.0000   0.5348 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U107/IN1 (MUX21X1)   0.0464  -0.0005 &   0.5343 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U107/Q (MUX21X1)   0.0406   0.0709   0.6052 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n17 (net)     1   4.3137   0.0000   0.6052 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/D (DFFX1)   0.0406  -0.0019 &   0.6033 f
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3343     0.3343
  clock reconvergence pessimism                                            -0.0055     0.3287
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/CLK (DFFX1)   0.0000   0.3287 r
  library hold time                                                         0.0102     0.3390
  data required time                                                                   0.3390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3390
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/CLK (DFFX1)   0.1697   0.0000   0.3264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/Q (DFFX1)   0.0430   0.2109   0.5373 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[186] (net)     2   8.1292   0.0000   0.5373 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1590/IN1 (MUX21X1)   0.0430   0.0002 &   0.5375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1590/Q (MUX21X1)   0.0459   0.0746   0.6120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n190 (net)     1   6.1688   0.0000   0.6120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/D (DFFX1)   0.0459  -0.0057 &   0.6064 f
  data arrival time                                                                    0.6064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  clock reconvergence pessimism                                            -0.0055     0.3284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/CLK (DFFX1)   0.0000   0.3284 r
  library hold time                                                         0.0136     0.3420
  data required time                                                                   0.3420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3420
  data arrival time                                                                   -0.6064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/vaddr_tl_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_7_/Q (DFFX1)                            0.0431    0.2078     0.5431 f
  icache_1/vaddr_tl_r[7] (net)                  2       8.1171              0.0000     0.5431 f
  icache_1/U327/IN2 (AO22X1)                                      0.0431    0.0001 &   0.5432 f
  icache_1/U327/Q (AO22X1)                                        0.0368    0.0829     0.6261 f
  icache_1/n148 (net)                           1       3.7600              0.0000     0.6261 f
  icache_1/addr_tv_r_reg_7_/D (DFFX1)                             0.0368   -0.0010 &   0.6251 f
  data arrival time                                                                    0.6251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                            -0.0011     0.3521
  icache_1/addr_tv_r_reg_7_/CLK (DFFX1)                                     0.0000     0.3521 r
  library hold time                                                         0.0086     0.3607
  data required time                                                                   0.3607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3607
  data arrival time                                                                   -0.6251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/vaddr_tl_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_8_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_8_/Q (DFFX1)                            0.0444    0.2086     0.5441 f
  icache_1/vaddr_tl_r[8] (net)                  2       8.6842              0.0000     0.5441 f
  icache_1/U998/IN4 (AO22X1)                                      0.0444    0.0001 &   0.5442 f
  icache_1/U998/Q (AO22X1)                                        0.0340    0.0710     0.6152 f
  icache_1/n157 (net)                           1       2.8603              0.0000     0.6152 f
  icache_1/vaddr_tl_r_reg_8_/D (DFFX1)                            0.0340    0.0000 &   0.6152 f
  data arrival time                                                                    0.6152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/vaddr_tl_r_reg_8_/CLK (DFFX1)                                    0.0000     0.3370 r
  library hold time                                                         0.0138     0.3508
  data required time                                                                   0.3508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3508
  data arrival time                                                                   -0.6152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3138     0.3138
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/CLK (DFFX1)   0.0917   0.0000   0.3138 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/Q (DFFX1)   0.0457   0.2036   0.5174 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1029] (net)     2   9.2815   0.0000   0.5174 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U649/IN1 (MUX21X1)   0.0457  -0.0023 &   0.5150 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U649/Q (MUX21X1)   0.0487   0.0774   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1033 (net)     1   7.1358   0.0000   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/D (DFFX1)   0.0487  -0.0074 &   0.5850 f
  data arrival time                                                                    0.5850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  clock reconvergence pessimism                                            -0.0058     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/CLK (DFFX1)   0.0000   0.3151 r
  library hold time                                                         0.0055     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/CLK (DFFX1)   0.0917   0.0000   0.3151 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/Q (DFFX1)   0.0478   0.2050   0.5201 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[248] (net)     2  10.2337   0.0000   0.5201 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1519/IN1 (MUX21X1)   0.0478  -0.0049 &   0.5152 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1519/Q (MUX21X1)   0.0579   0.0843   0.5995 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n252 (net)     1  10.4749   0.0000   0.5995 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/D (DFFX1)   0.0579  -0.0149 &   0.5846 f
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3222     0.3222
  clock reconvergence pessimism                                            -0.0058     0.3164
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__248_/CLK (DFFX1)   0.0000   0.3164 r
  library hold time                                                         0.0038     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__474_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__474_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3255     0.3255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__474_/CLK (DFFX1)   0.1694   0.0000   0.3255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__474_/Q (DFFX1)   0.0503   0.2158   0.5413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1014] (net)     2  11.3747   0.0000   0.5413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U668/IN1 (MUX21X1)   0.0503  -0.0062 &   0.5351 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U668/Q (MUX21X1)   0.0512   0.0801   0.6152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1018 (net)     1   7.9939   0.0000   0.6152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__474_/D (DFFX1)   0.0512  -0.0110 &   0.6042 f
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  clock reconvergence pessimism                                            -0.0055     0.3274
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__474_/CLK (DFFX1)   0.0000   0.3274 r
  library hold time                                                         0.0123     0.3398
  data required time                                                                   0.3398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3398
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3267     0.3267
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__119_/CLK (DFFX1)   0.1701   0.0000   0.3267 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__119_/Q (DFFX1)   0.0433   0.2111   0.5378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[659] (net)     2   8.2797   0.0000   0.5378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1063/IN1 (MUX21X1)   0.0433  -0.0012 &   0.5366 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1063/Q (MUX21X1)   0.0482   0.0765   0.6131 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n663 (net)     1   6.9758   0.0000   0.6131 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__119_/D (DFFX1)   0.0482  -0.0069 &   0.6062 f
  data arrival time                                                                    0.6062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__119_/CLK (DFFX1)   0.0000   0.3286 r
  library hold time                                                         0.0131     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.6062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__187_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__187_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__187_/CLK (DFFX1)   0.1699   0.0000   0.3258 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__187_/Q (DFFX1)   0.0473   0.2138   0.5396 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[187] (net)     2  10.0486   0.0000   0.5396 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1589/IN1 (MUX21X1)   0.0473  -0.0041 &   0.5355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1589/Q (MUX21X1)   0.0453   0.0749   0.6104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n191 (net)     1   5.9149   0.0000   0.6104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__187_/D (DFFX1)   0.0453  -0.0043 &   0.6060 f
  data arrival time                                                                    0.6060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  clock reconvergence pessimism                                            -0.0055     0.3278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__187_/CLK (DFFX1)   0.0000   0.3278 r
  library hold time                                                         0.0138     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.6060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2645


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/CLK (DFFX1)   0.1312   0.0000   0.3236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/Q (DFFX1)   0.0529   0.2144   0.5380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[322] (net)     2  12.5024   0.0000   0.5380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1440/IN1 (MUX21X1)   0.0529  -0.0081 &   0.5298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1440/Q (MUX21X1)   0.0524   0.0814   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n326 (net)     1   8.3880   0.0000   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/D (DFFX1)   0.0524  -0.0123 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                            -0.0055     0.3252
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/CLK (DFFX1)   0.0000   0.3252 r
  library hold time                                                         0.0092     0.3344
  data required time                                                                   0.3344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3344
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2645


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/CLK (DFFX1)   0.0977   0.0000     0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/Q (DFFX1)    0.0482    0.2062     0.5524 f
  icache_1/metadata_mem/notmacro_synth/mem[8] (net)     2  10.3711          0.0000     0.5524 f
  icache_1/metadata_mem/notmacro_synth/U27/IN1 (MUX21X1)          0.0482    0.0001 &   0.5525 f
  icache_1/metadata_mem/notmacro_synth/U27/Q (MUX21X1)            0.0359    0.0710     0.6235 f
  icache_1/metadata_mem/notmacro_synth/n67 (net)     1   4.1832             0.0000     0.6235 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/D (DFFX1)    0.0359   -0.0019 &   0.6216 f
  data arrival time                                                                    0.6216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3483
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/CLK (DFFX1)            0.0000     0.3483 r
  library hold time                                                         0.0088     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.6216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2646


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/CLK (DFFX1)   0.1700   0.0000   0.3264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/Q (DFFX1)   0.0433   0.2111   0.5375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[644] (net)     2   8.2669   0.0000   0.5375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1080/IN1 (MUX21X1)   0.0433  -0.0005 &   0.5370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1080/Q (MUX21X1)   0.0457   0.0745   0.6115 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n648 (net)     1   6.1093   0.0000   0.6115 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/D (DFFX1)   0.0457  -0.0049 &   0.6066 f
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  clock reconvergence pessimism                                            -0.0055     0.3283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/CLK (DFFX1)   0.0000   0.3283 r
  library hold time                                                         0.0137     0.3420
  data required time                                                                   0.3420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3420
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2646


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_9__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  icache_1/metadata_mem/notmacro_synth/mem_reg_9__0_/CLK (DFFX1)   0.0977   0.0000     0.3462 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_9__0_/Q (DFFX1)    0.0496    0.2072     0.5533 f
  icache_1/metadata_mem/notmacro_synth/mem[9] (net)     2  11.0335          0.0000     0.5533 f
  icache_1/metadata_mem/notmacro_synth/U25/IN1 (MUX21X1)          0.0496   -0.0010 &   0.5523 f
  icache_1/metadata_mem/notmacro_synth/U25/Q (MUX21X1)            0.0349    0.0703     0.6226 f
  icache_1/metadata_mem/notmacro_synth/n68 (net)     1   3.7650             0.0000     0.6226 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_9__0_/D (DFFX1)    0.0349   -0.0008 &   0.6218 f
  data arrival time                                                                    0.6218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0055     0.3482
  icache_1/metadata_mem/notmacro_synth/mem_reg_9__0_/CLK (DFFX1)            0.0000     0.3482 r
  library hold time                                                         0.0090     0.3572
  data required time                                                                   0.3572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3572
  data arrival time                                                                   -0.6218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2646


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/Q (DFFX1)   0.0483   0.2054   0.5188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[228] (net)     2  10.4429   0.0000   0.5188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1540/IN1 (MUX21X1)   0.0483  -0.0059 &   0.5129 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1540/Q (MUX21X1)   0.0558   0.0829   0.5958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n232 (net)     1   9.6799   0.0000   0.5958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/D (DFFX1)   0.0558  -0.0122 &   0.5836 f
  data arrival time                                                                    0.5836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0042     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2647


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0917   0.0000   0.3146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/Q (DFFX1)   0.0490   0.2058   0.5204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1016] (net)     2  10.7544   0.0000   0.5204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U666/IN1 (MUX21X1)   0.0490  -0.0073 &   0.5131 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U666/Q (MUX21X1)   0.0565   0.0835   0.5966 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1020 (net)     1   9.9410   0.0000   0.5966 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/D (DFFX1)   0.0565  -0.0120 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  clock reconvergence pessimism                                            -0.0058     0.3159
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0000   0.3159 r
  library hold time                                                         0.0040     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2647


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/CLK (DFFX1)   0.0849   0.0000   0.3101 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/Q (DFFX1)   0.0447   0.2018   0.5119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[190] (net)     2   8.8012   0.0000   0.5119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1583/IN1 (MUX21X1)   0.0447  -0.0052 &   0.5066 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1583/Q (MUX21X1)   0.0502   0.0783   0.5850 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n194 (net)     1   7.6564   0.0000   0.5850 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/D (DFFX1)   0.0502  -0.0045 &   0.5805 f
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  clock reconvergence pessimism                                            -0.0058     0.3113
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/CLK (DFFX1)   0.0000   0.3113 r
  library hold time                                                         0.0044     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2647


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.1312   0.0000   0.3242 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/Q (DFFX1)   0.0487   0.2115   0.5357 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[271] (net)     2  10.6252   0.0000   0.5357 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1496/IN1 (MUX21X1)   0.0487  -0.0062 &   0.5295 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1496/Q (MUX21X1)   0.0506   0.0793   0.6088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n275 (net)     1   7.7564   0.0000   0.6088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/D (DFFX1)   0.0506  -0.0085 &   0.6003 f
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                            -0.0055     0.3259
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.0000   0.3259 r
  library hold time                                                         0.0096     0.3355
  data required time                                                                   0.3355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3355
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2648


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/CLK (DFFX1)   0.1701   0.0000   0.3266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/Q (DFFX1)   0.0455   0.2126   0.5393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[119] (net)     2   9.2405   0.0000   0.5393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1665/IN1 (MUX21X1)   0.0455  -0.0044 &   0.5349 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1665/Q (MUX21X1)   0.0493   0.0778   0.6127 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n123 (net)     1   7.3295   0.0000   0.6127 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/D (DFFX1)   0.0493  -0.0063 &   0.6063 f
  data arrival time                                                                    0.6063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/CLK (DFFX1)   0.0000   0.3286 r
  library hold time                                                         0.0128     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.6063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2649


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  icache_1/lce/lce_cmd/data_r_reg_60_/CLK (DFFX1)                 0.0672    0.0000     0.2945 r
  icache_1/lce/lce_cmd/data_r_reg_60_/Q (DFFX1)                   0.0370    0.1932     0.4876 f
  icache_1/lce/lce_cmd/data_r[60] (net)         2       5.4256              0.0000     0.4876 f
  icache_1/lce/lce_cmd/U160/IN2 (AO22X1)                          0.0370   -0.0009 &   0.4867 f
  icache_1/lce/lce_cmd/U160/Q (AO22X1)                            0.0403    0.0841     0.5708 f
  icache_1/lce/lce_cmd/n980 (net)               1       4.7464              0.0000     0.5708 f
  icache_1/lce/lce_cmd/data_r_reg_60_/D (DFFX1)                   0.0403   -0.0065 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  clock reconvergence pessimism                                            -0.0061     0.2955
  icache_1/lce/lce_cmd/data_r_reg_60_/CLK (DFFX1)                           0.0000     0.2955 r
  library hold time                                                         0.0038     0.2993
  data required time                                                                   0.2993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2993
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2650


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  bp_fe_pc_gen_1/last_pc_reg_33_/CLK (DFFX1)                      0.1136    0.0000     0.3249 r
  bp_fe_pc_gen_1/last_pc_reg_33_/Q (DFFX1)                        0.0602    0.2168     0.5417 f
  bp_fe_pc_gen_1/last_pc[33] (net)              2      15.7672              0.0000     0.5417 f
  bp_fe_pc_gen_1/U945/IN2 (MUX21X1)                               0.0602   -0.0101 &   0.5317 f
  bp_fe_pc_gen_1/U945/Q (MUX21X1)                                 0.0677    0.0947     0.6263 f
  bp_fe_pc_gen_1/n714 (net)                     1      14.0168              0.0000     0.6263 f
  bp_fe_pc_gen_1/last_pc_reg_33_/D (DFFX1)                        0.0677   -0.0309 &   0.5954 f
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  bp_fe_pc_gen_1/last_pc_reg_33_/CLK (DFFX1)                                0.0000     0.3263 r
  library hold time                                                         0.0041     0.3304
  data required time                                                                   0.3304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3304
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2650


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/CLK (DFFX1)   0.1159   0.0000   0.3269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/Q (DFFX1)   0.0477   0.2086   0.5355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[266] (net)     2  10.1457   0.0000   0.5355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1501/IN1 (MUX21X1)   0.0477  -0.0068 &   0.5287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1501/Q (MUX21X1)   0.0550   0.0822   0.6109 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n270 (net)     1   9.3827   0.0000   0.6109 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/D (DFFX1)   0.0550  -0.0103 &   0.6006 f
  data arrival time                                                                    0.6006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  clock reconvergence pessimism                                            -0.0055     0.3286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/CLK (DFFX1)   0.0000   0.3286 r
  library hold time                                                         0.0070     0.3356
  data required time                                                                   0.3356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3356
  data arrival time                                                                   -0.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2650


  Startpoint: icache_1/eaddr_tl_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3005     0.3005
  icache_1/eaddr_tl_r_reg_52_/CLK (DFFX1)                         0.0480    0.0000     0.3005 r
  icache_1/eaddr_tl_r_reg_52_/Q (DFFX1)                           0.0500    0.1988     0.4992 f
  icache_1/eaddr_tl_r[52] (net)                 2      11.2379              0.0000     0.4992 f
  icache_1/U994/IN4 (AO22X1)                                      0.0500   -0.0075 &   0.4917 f
  icache_1/U994/Q (AO22X1)                                        0.0553    0.0879     0.5796 f
  icache_1/n481 (net)                           1      10.5394              0.0000     0.5796 f
  icache_1/eaddr_tl_r_reg_52_/D (DFFX1)                           0.0553   -0.0152 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0055     0.3013
  icache_1/eaddr_tl_r_reg_52_/CLK (DFFX1)                                   0.0000     0.3013 r
  library hold time                                                        -0.0021     0.2992
  data required time                                                                   0.2992
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2992
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3203     0.3203
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/CLK (DFFX1)   0.1312   0.0000   0.3203 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/Q (DFFX1)   0.0438   0.2082   0.5285 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[436] (net)     2   8.4509   0.0000   0.5285 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1309/IN1 (MUX21X1)   0.0438  -0.0041 &   0.5243 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1309/Q (MUX21X1)   0.0453   0.0743   0.5986 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n440 (net)     1   5.9673   0.0000   0.5986 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/D (DFFX1)   0.0453  -0.0007 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                            -0.0055     0.3219
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/CLK (DFFX1)   0.0000   0.3219 r
  library hold time                                                         0.0109     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3164     0.3164
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/CLK (DFFX1)   0.1164   0.0000   0.3164 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/Q (DFFX1)   0.0356   0.1997   0.5162 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[54] (net)     2   4.8804   0.0000   0.5162 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U217/IN2 (MUX21X2)   0.0356   0.0000 &   0.5162 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U217/Q (MUX21X2)   0.0398   0.0780   0.5942 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n158 (net)     1   3.2872   0.0000   0.5942 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/D (DFFX1)   0.0398   0.0000 &   0.5943 f
  data arrival time                                                                    0.5943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0045     0.3187
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/CLK (DFFX1)   0.0000   0.3187 r
  library hold time                                                         0.0105     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.5943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  bp_fe_pc_gen_1/last_pc_reg_45_/CLK (DFFX1)                      0.0964    0.0000     0.3236 r
  bp_fe_pc_gen_1/last_pc_reg_45_/Q (DFFX1)                        0.0473    0.2054     0.5289 f
  bp_fe_pc_gen_1/last_pc[45] (net)              2       9.9778              0.0000     0.5289 f
  bp_fe_pc_gen_1/U919/IN2 (MUX21X1)                               0.0473   -0.0049 &   0.5240 f
  bp_fe_pc_gen_1/U919/Q (MUX21X1)                                 0.0502    0.0792     0.6032 f
  bp_fe_pc_gen_1/n678 (net)                     1       7.3716              0.0000     0.6032 f
  bp_fe_pc_gen_1/last_pc_reg_45_/D (DFFX1)                        0.0502   -0.0057 &   0.5975 f
  data arrival time                                                                    0.5975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  bp_fe_pc_gen_1/last_pc_reg_45_/CLK (DFFX1)                                0.0000     0.3266 r
  library hold time                                                         0.0058     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.1325   0.0000   0.3339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/Q (DFFX1)   0.0757   0.2290   0.5629 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[26] (net)     2  22.6452   0.0000   0.5629 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U93/IN1 (MUX21X1)   0.0757  -0.0240 &   0.5389 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U93/Q (MUX21X1)   0.0401   0.0751   0.6140 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n30 (net)     1   3.7476   0.0000   0.6140 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/D (DFFX1)   0.0401  -0.0012 &   0.6129 f
  data arrival time                                                                    0.6129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0123     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.6129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_324_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  icache_1/lce/lce_cmd/data_r_reg_324_/CLK (DFFX1)                0.0672    0.0000     0.2928 r
  icache_1/lce/lce_cmd/data_r_reg_324_/Q (DFFX1)                  0.0358    0.1923     0.4850 f
  icache_1/lce/lce_cmd/data_r[324] (net)        2       4.9409              0.0000     0.4850 f
  icache_1/lce/lce_cmd/U478/IN2 (AO22X1)                          0.0358   -0.0005 &   0.4845 f
  icache_1/lce/lce_cmd/U478/Q (AO22X1)                            0.0347    0.0801     0.5646 f
  icache_1/lce/lce_cmd/n446 (net)               1       3.1150              0.0000     0.5646 f
  icache_1/lce/lce_cmd/data_r_reg_324_/D (DFFX1)                  0.0347   -0.0010 &   0.5636 f
  data arrival time                                                                    0.5636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0061     0.2938
  icache_1/lce/lce_cmd/data_r_reg_324_/CLK (DFFX1)                          0.0000     0.2938 r
  library hold time                                                         0.0047     0.2984
  data required time                                                                   0.2984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2984
  data arrival time                                                                   -0.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.0977   0.0000   0.3410 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/Q (DFFX1)   0.0451   0.2041   0.5451 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[11] (net)     2   9.0066   0.0000   0.5451 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U109/IN1 (MUX21X1)   0.0451   0.0001 &   0.5452 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U109/Q (MUX21X1)   0.0415   0.0715   0.6167 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n15 (net)     1   4.6464   0.0000   0.6167 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/D (DFFX1)   0.0415  -0.0008 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0055     0.3430
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.0000   0.3430 r
  library hold time                                                         0.0076     0.3506
  data required time                                                                   0.3506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3506
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/CLK (DFFX1)   0.0917   0.0000   0.3139 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/Q (DFFX1)   0.0463   0.2040   0.5179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[717] (net)     2   9.5349   0.0000   0.5179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U996/IN1 (MUX21X1)   0.0463  -0.0043 &   0.5136 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U996/Q (MUX21X1)   0.0456   0.0749   0.5885 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n721 (net)     1   6.0307   0.0000   0.5885 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/D (DFFX1)   0.0456  -0.0019 &   0.5866 f
  data arrival time                                                                    0.5866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3210     0.3210
  clock reconvergence pessimism                                            -0.0058     0.3153
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__178_/CLK (DFFX1)   0.0000   0.3153 r
  library hold time                                                         0.0061     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.5866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3191     0.3191
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.1312   0.0000   0.3191 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/Q (DFFX1)   0.0458   0.2095   0.5286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[503] (net)     2   9.3174   0.0000   0.5286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1239/IN1 (MUX21X1)   0.0458  -0.0033 &   0.5253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1239/Q (MUX21X1)   0.0490   0.0776   0.6029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n507 (net)     1   7.2263   0.0000   0.6029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/D (DFFX1)   0.0490  -0.0070 &   0.5959 f
  data arrival time                                                                    0.5959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  clock reconvergence pessimism                                            -0.0055     0.3207
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.0000   0.3207 r
  library hold time                                                         0.0100     0.3307
  data required time                                                                   0.3307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3307
  data arrival time                                                                   -0.5959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/CLK (DFFX1)   0.1325   0.0000   0.3338 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/Q (DFFX1)   0.0446   0.2088   0.5426 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[3] (net)     2   8.7783   0.0000   0.5426 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U118/IN1 (MUX21X1)   0.0446   0.0001 &   0.5427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U118/Q (MUX21X1)   0.0401   0.0702   0.6129 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n7 (net)     1   4.1563   0.0000   0.6129 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/D (DFFX1)   0.0401   0.0001 &   0.6129 f
  data arrival time                                                                    0.6129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0123     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.6129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.1698   0.0000   0.3263 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/Q (DFFX1)   0.0446   0.2120   0.5383 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[494] (net)     2   8.8237   0.0000   0.5383 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1248/IN1 (MUX21X1)   0.0446  -0.0047 &   0.5336 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1248/Q (MUX21X1)   0.0499   0.0781   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n498 (net)     1   7.5319   0.0000   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/D (DFFX1)   0.0499  -0.0054 &   0.6063 f
  data arrival time                                                                    0.6063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  clock reconvergence pessimism                                            -0.0055     0.3283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.0000   0.3283 r
  library hold time                                                         0.0127     0.3410
  data required time                                                                   0.3410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3410
  data arrival time                                                                   -0.6063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/CLK (DFFX1)   0.0917   0.0000   0.3139 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/Q (DFFX1)   0.0411   0.2003   0.5142 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[708] (net)     2   7.2159   0.0000   0.5142 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1005/IN1 (MUX21X1)   0.0411   0.0001 &   0.5144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1005/Q (MUX21X1)   0.0438   0.0725   0.5869 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n712 (net)     1   5.4532   0.0000   0.5869 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/D (DFFX1)   0.0438   0.0001 &   0.5870 f
  data arrival time                                                                    0.5870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3210     0.3210
  clock reconvergence pessimism                                            -0.0058     0.3153
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/CLK (DFFX1)   0.0000   0.3153 r
  library hold time                                                         0.0064     0.3217
  data required time                                                                   0.3217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3217
  data arrival time                                                                   -0.5870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  icache_1/lce/lce_cmd/data_r_reg_76_/CLK (DFFX1)                 0.1794    0.0000     0.3281 r
  icache_1/lce/lce_cmd/data_r_reg_76_/Q (DFFX1)                   0.0333    0.2040     0.5321 f
  icache_1/lce/lce_cmd/data_r[76] (net)         2       3.9258              0.0000     0.5321 f
  icache_1/lce/lce_cmd/U178/IN2 (AO22X1)                          0.0333    0.0000 &   0.5321 f
  icache_1/lce/lce_cmd/U178/Q (AO22X1)                            0.0356    0.0800     0.6121 f
  icache_1/lce/lce_cmd/n948 (net)               1       3.2613              0.0000     0.6121 f
  icache_1/lce/lce_cmd/data_r_reg_76_/D (DFFX1)                   0.0356    0.0000 &   0.6121 f
  data arrival time                                                                    0.6121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3356     0.3356
  clock reconvergence pessimism                                            -0.0055     0.3301
  icache_1/lce/lce_cmd/data_r_reg_76_/CLK (DFFX1)                           0.0000     0.3301 r
  library hold time                                                         0.0167     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.6121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/CLK (DFFX1)   0.1164   0.0000   0.3171 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/Q (DFFX1)   0.0362   0.2002   0.5173 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[16] (net)     2   5.1247   0.0000   0.5173 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U237/IN2 (MUX21X2)   0.0362   0.0001 &   0.5174 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U237/Q (MUX21X2)   0.0386   0.0794   0.5967 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n120 (net)     1   4.1994   0.0000   0.5967 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/D (DFFX1)   0.0386  -0.0013 &   0.5954 f
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  clock reconvergence pessimism                                            -0.0045     0.3194
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/CLK (DFFX1)   0.0000   0.3194 r
  library hold time                                                         0.0107     0.3301
  data required time                                                                   0.3301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3301
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/vaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_3_/Q (DFFX1)                            0.0385    0.2042     0.5396 f
  icache_1/vaddr_tl_r[3] (net)                  2       6.1213              0.0000     0.5396 f
  icache_1/U334/IN2 (AO21X1)                                      0.0385    0.0001 &   0.5397 f
  icache_1/U334/Q (AO21X1)                                        0.0313    0.0771     0.6168 f
  icache_1/n127 (net)                           1       3.8041              0.0000     0.6168 f
  icache_1/vaddr_tl_r_reg_3_/D (DFFX1)                            0.0313    0.0001 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                                    0.0000     0.3370 r
  library hold time                                                         0.0144     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3256     0.3256
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.1701   0.0000   0.3256 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/Q (DFFX1)   0.0446   0.2120   0.5376 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[47] (net)     2   8.8470   0.0000   0.5376 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1741/IN1 (MUX21X1)   0.0446  -0.0035 &   0.5341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1741/Q (MUX21X1)   0.0518   0.0794   0.6135 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n51 (net)     1   8.2459   0.0000   0.6135 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/D (DFFX1)   0.0518  -0.0083 &   0.6052 f
  data arrival time                                                                    0.6052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  clock reconvergence pessimism                                            -0.0055     0.3275
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.0000   0.3275 r
  library hold time                                                         0.0123     0.3398
  data required time                                                                   0.3398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3398
  data arrival time                                                                   -0.6052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: icache_1/tag_tv_r_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3402     0.3402
  icache_1/tag_tv_r_reg_0__5_/CLK (DFFX1)                         0.0977    0.0000     0.3402 r
  icache_1/tag_tv_r_reg_0__5_/Q (DFFX1)                           0.0336    0.1952     0.5354 f
  icache_1/tag_tv_r[5] (net)                    1       4.0126              0.0000     0.5354 f
  icache_1/U384/IN2 (AO22X1)                                      0.0336    0.0001 &   0.5354 f
  icache_1/U384/Q (AO22X1)                                        0.0367    0.0821     0.6176 f
  icache_1/n2056 (net)                          1       4.1656              0.0000     0.6176 f
  icache_1/tag_tv_r_reg_0__5_/D (DFFX1)                           0.0367   -0.0014 &   0.6162 f
  data arrival time                                                                    0.6162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  clock reconvergence pessimism                                            -0.0055     0.3421
  icache_1/tag_tv_r_reg_0__5_/CLK (DFFX1)                                   0.0000     0.3421 r
  library hold time                                                         0.0086     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.6162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_74_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  icache_1/lce/lce_cmd/data_r_reg_74_/CLK (DFFX1)                 0.0672    0.0000     0.2934 r
  icache_1/lce/lce_cmd/data_r_reg_74_/Q (DFFX1)                   0.0348    0.1914     0.4849 f
  icache_1/lce/lce_cmd/data_r[74] (net)         2       4.5096              0.0000     0.4849 f
  icache_1/lce/lce_cmd/U176/IN2 (AO22X1)                          0.0348    0.0000 &   0.4849 f
  icache_1/lce/lce_cmd/U176/Q (AO22X1)                            0.0399    0.0826     0.5674 f
  icache_1/lce/lce_cmd/n952 (net)               1       4.2534              0.0000     0.5674 f
  icache_1/lce/lce_cmd/data_r_reg_74_/D (DFFX1)                   0.0399   -0.0037 &   0.5638 f
  data arrival time                                                                    0.5638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0061     0.2944
  icache_1/lce/lce_cmd/data_r_reg_74_/CLK (DFFX1)                           0.0000     0.2944 r
  library hold time                                                         0.0039     0.2983
  data required time                                                                   0.2983
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2983
  data arrival time                                                                   -0.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                      0.0964    0.0000     0.3242 r
  bp_fe_pc_gen_1/last_pc_reg_46_/Q (DFFX1)                        0.0472    0.2053     0.5295 f
  bp_fe_pc_gen_1/last_pc[46] (net)              2       9.9285              0.0000     0.5295 f
  bp_fe_pc_gen_1/U918/IN1 (MUX21X1)                               0.0472   -0.0025 &   0.5270 f
  bp_fe_pc_gen_1/U918/Q (MUX21X1)                                 0.0507    0.0792     0.6062 f
  bp_fe_pc_gen_1/n674 (net)                     1       7.8328              0.0000     0.6062 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/D (DFFX1)                 0.0507   -0.0085 &   0.5977 f
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/CLK (DFFX1)                         0.0000     0.3266 r
  library hold time                                                         0.0057     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  bp_fe_pc_gen_1/last_pc_reg_40_/CLK (DFFX1)                      0.0963    0.0000     0.3228 r
  bp_fe_pc_gen_1/last_pc_reg_40_/Q (DFFX1)                        0.0517    0.2084     0.5312 f
  bp_fe_pc_gen_1/last_pc[40] (net)              2      11.9836              0.0000     0.5312 f
  bp_fe_pc_gen_1/U930/IN2 (MUX21X1)                               0.0517   -0.0086 &   0.5227 f
  bp_fe_pc_gen_1/U930/Q (MUX21X1)                                 0.0582    0.0860     0.6087 f
  bp_fe_pc_gen_1/n693 (net)                     1      10.3995              0.0000     0.6087 f
  bp_fe_pc_gen_1/last_pc_reg_40_/D (DFFX1)                        0.0582   -0.0131 &   0.5956 f
  data arrival time                                                                    0.5956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                            -0.0055     0.3258
  bp_fe_pc_gen_1/last_pc_reg_40_/CLK (DFFX1)                                0.0000     0.3258 r
  library hold time                                                         0.0042     0.3300
  data required time                                                                   0.3300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3300
  data arrival time                                                                   -0.5956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__241_/CLK (DFFX1)   0.0917   0.0000   0.3136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__241_/Q (DFFX1)   0.0428   0.2016   0.5152 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[241] (net)     2   7.9633   0.0000   0.5152 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1526/IN1 (MUX21X1)   0.0428  -0.0012 &   0.5140 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1526/Q (MUX21X1)   0.0469   0.0753   0.5893 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n245 (net)     1   6.5018   0.0000   0.5893 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__241_/D (DFFX1)   0.0469  -0.0029 &   0.5864 f
  data arrival time                                                                    0.5864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3207     0.3207
  clock reconvergence pessimism                                            -0.0058     0.3149
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__241_/CLK (DFFX1)   0.0000   0.3149 r
  library hold time                                                         0.0059     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2656


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3187     0.3187
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__1_/CLK (DFFX1)   0.1167   0.0000   0.3187 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__1_/Q (DFFX1)   0.0575   0.2155   0.5342 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[41] (net)     3  14.5502   0.0000   0.5342 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U202/IN2 (MUX21X1)   0.0575  -0.0062 &   0.5280 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U202/Q (MUX21X1)   0.0351   0.0702   0.5982 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n145 (net)     1   2.6765   0.0000   0.5982 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__1_/D (DFFX1)   0.0351   0.0000 &   0.5982 f
  data arrival time                                                                    0.5982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3254     0.3254
  clock reconvergence pessimism                                            -0.0045     0.3209
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__1_/CLK (DFFX1)   0.0000   0.3209 r
  library hold time                                                         0.0116     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2657


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  icache_1/lce/lce_cmd/data_r_reg_221_/CLK (DFFX1)                0.1475    0.0000     0.3302 r
  icache_1/lce/lce_cmd/data_r_reg_221_/Q (DFFX1)                  0.0369    0.2042     0.5344 f
  icache_1/lce/lce_cmd/data_r[221] (net)        2       5.4692              0.0000     0.5344 f
  icache_1/lce/lce_cmd/U354/IN2 (AO22X1)                          0.0369   -0.0007 &   0.5337 f
  icache_1/lce/lce_cmd/U354/Q (AO22X1)                            0.0370    0.0822     0.6159 f
  icache_1/lce/lce_cmd/n654 (net)               1       3.9325              0.0000     0.6159 f
  icache_1/lce/lce_cmd/data_r_reg_221_/D (DFFX1)                  0.0370   -0.0041 &   0.6118 f
  data arrival time                                                                    0.6118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3381     0.3381
  clock reconvergence pessimism                                            -0.0061     0.3319
  icache_1/lce/lce_cmd/data_r_reg_221_/CLK (DFFX1)                          0.0000     0.3319 r
  library hold time                                                         0.0141     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.6118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2657


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3167     0.3167
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/CLK (DFFX1)   0.0917   0.0000   0.3167 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/Q (DFFX1)   0.0419   0.2009   0.5176 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[645] (net)     2   7.5658   0.0000   0.5176 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1079/IN1 (MUX21X1)   0.0419  -0.0025 &   0.5151 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1079/Q (MUX21X1)   0.0464   0.0748   0.5899 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n649 (net)     1   6.3518   0.0000   0.5899 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/D (DFFX1)   0.0464   0.0001 &   0.5900 f
  data arrival time                                                                    0.5900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3181
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/CLK (DFFX1)   0.0000   0.3181 r
  library hold time                                                         0.0059     0.3240
  data required time                                                                   0.3240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3240
  data arrival time                                                                   -0.5900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2660


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_269_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_269_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3150     0.3150
  icache_1/lce/lce_cmd/data_r_reg_269_/CLK (DFFX1)                0.1220    0.0000     0.3150 r
  icache_1/lce/lce_cmd/data_r_reg_269_/Q (DFFX1)                  0.0364    0.2012     0.5162 f
  icache_1/lce/lce_cmd/data_r[269] (net)        2       5.1951              0.0000     0.5162 f
  icache_1/lce/lce_cmd/U412/IN2 (AO22X1)                          0.0364    0.0001 &   0.5162 f
  icache_1/lce/lce_cmd/U412/Q (AO22X1)                            0.0385    0.0815     0.5978 f
  icache_1/lce/lce_cmd/n558 (net)               1       3.7001              0.0000     0.5978 f
  icache_1/lce/lce_cmd/data_r_reg_269_/D (DFFX1)                  0.0385   -0.0038 &   0.5939 f
  data arrival time                                                                    0.5939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  clock reconvergence pessimism                                            -0.0058     0.3163
  icache_1/lce/lce_cmd/data_r_reg_269_/CLK (DFFX1)                          0.0000     0.3163 r
  library hold time                                                         0.0115     0.3279
  data required time                                                                   0.3279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3279
  data arrival time                                                                   -0.5939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  icache_1/lce/lce_cmd/data_r_reg_69_/CLK (DFFX1)                 0.1731    0.0000     0.3518 r
  icache_1/lce/lce_cmd/data_r_reg_69_/Q (DFFX1)                   0.0349    0.2047     0.5565 f
  icache_1/lce/lce_cmd/data_r[69] (net)         2       4.6036              0.0000     0.5565 f
  icache_1/lce/lce_cmd/U170/IN2 (AO22X1)                          0.0349    0.0000 &   0.5566 f
  icache_1/lce/lce_cmd/U170/Q (AO22X1)                            0.0362    0.0795     0.6361 f
  icache_1/lce/lce_cmd/n962 (net)               1       2.9151              0.0000     0.6361 f
  icache_1/lce/lce_cmd/data_r_reg_69_/D (DFFX1)                   0.0362    0.0000 &   0.6361 f
  data arrival time                                                                    0.6361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0058     0.3539
  icache_1/lce/lce_cmd/data_r_reg_69_/CLK (DFFX1)                           0.0000     0.3539 r
  library hold time                                                         0.0161     0.3700
  data required time                                                                   0.3700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3700
  data arrival time                                                                   -0.6361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  icache_1/lce/lce_cmd/data_r_reg_186_/CLK (DFFX1)                0.1731    0.0000     0.3509 r
  icache_1/lce/lce_cmd/data_r_reg_186_/Q (DFFX1)                  0.0362    0.2058     0.5567 f
  icache_1/lce/lce_cmd/data_r[186] (net)        2       5.1895              0.0000     0.5567 f
  icache_1/lce/lce_cmd/U310/IN2 (AO22X1)                          0.0362    0.0001 &   0.5568 f
  icache_1/lce/lce_cmd/U310/Q (AO22X1)                            0.0349    0.0787     0.6354 f
  icache_1/lce/lce_cmd/n726 (net)               1       2.4612              0.0000     0.6354 f
  icache_1/lce/lce_cmd/data_r_reg_186_/D (DFFX1)                  0.0349    0.0000 &   0.6355 f
  data arrival time                                                                    0.6355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                            -0.0058     0.3530
  icache_1/lce/lce_cmd/data_r_reg_186_/CLK (DFFX1)                          0.0000     0.3530 r
  library hold time                                                         0.0164     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.6355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3164     0.3164
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.0917   0.0000   0.3164 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/Q (DFFX1)   0.0471   0.2045   0.5209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[176] (net)     2   9.8782   0.0000   0.5209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1602/IN1 (MUX21X1)   0.0471  -0.0035 &   0.5174 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1602/Q (MUX21X1)   0.0561   0.0829   0.6003 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n180 (net)     1   9.7898   0.0000   0.6003 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/D (DFFX1)   0.0561  -0.0122 &   0.5880 f
  data arrival time                                                                    0.5880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0058     0.3178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.0000   0.3178 r
  library hold time                                                         0.0041     0.3219
  data required time                                                                   0.3219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3219
  data arrival time                                                                   -0.5880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/CLK (DFFX1)   0.0917   0.0000   0.3139 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/Q (DFFX1)   0.0451   0.2032   0.5171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[171] (net)     2   9.0214   0.0000   0.5171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1604/IN1 (MUX21X1)   0.0451  -0.0017 &   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1604/Q (MUX21X1)   0.0486   0.0771   0.5925 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n175 (net)     1   7.0831   0.0000   0.5925 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/D (DFFX1)   0.0486  -0.0056 &   0.5869 f
  data arrival time                                                                    0.5869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3210     0.3210
  clock reconvergence pessimism                                            -0.0058     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/CLK (DFFX1)   0.0000   0.3152 r
  library hold time                                                         0.0055     0.3207
  data required time                                                                   0.3207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3207
  data arrival time                                                                   -0.5869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/last_pc_reg_25_/CLK (DFFX1)                      0.1131    0.0000     0.3227 r
  bp_fe_pc_gen_1/last_pc_reg_25_/Q (DFFX1)                        0.0573    0.2148     0.5375 f
  bp_fe_pc_gen_1/last_pc[25] (net)              2      14.4791              0.0000     0.5375 f
  bp_fe_pc_gen_1/U963/IN1 (MUX21X1)                               0.0573   -0.0096 &   0.5279 f
  bp_fe_pc_gen_1/U963/Q (MUX21X1)                                 0.0587    0.0867     0.6146 f
  bp_fe_pc_gen_1/n737 (net)                     1      10.7132              0.0000     0.6146 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_25_/D (DFFX1)                 0.0587   -0.0160 &   0.5986 f
  data arrival time                                                                    0.5986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3265
  bp_fe_pc_gen_1/icache_miss_pc_reg_25_/CLK (DFFX1)                         0.0000     0.3265 r
  library hold time                                                         0.0059     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/CLK (DFFX1)   0.1312   0.0000   0.3200 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/Q (DFFX1)   0.0462   0.2098   0.5298 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[975] (net)     2   9.5026   0.0000   0.5298 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U708/IN1 (MUX21X1)   0.0462  -0.0023 &   0.5275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U708/Q (MUX21X1)   0.0443   0.0739   0.6014 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n979 (net)     1   5.5806   0.0000   0.6014 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/D (DFFX1)   0.0443  -0.0024 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                            -0.0055     0.3216
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/CLK (DFFX1)   0.0000   0.3216 r
  library hold time                                                         0.0112     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_442_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_442_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_cmd/data_r_reg_442_/CLK (DFFX1)                0.1220    0.0000     0.3236 r
  icache_1/lce/lce_cmd/data_r_reg_442_/Q (DFFX1)                  0.0338    0.1991     0.5226 f
  icache_1/lce/lce_cmd/data_r[442] (net)        2       4.0810              0.0000     0.5226 f
  icache_1/lce/lce_cmd/U621/IN2 (AO22X1)                          0.0338    0.0000 &   0.5227 f
  icache_1/lce/lce_cmd/U621/Q (AO22X1)                            0.0371    0.0805     0.6032 f
  icache_1/lce/lce_cmd/n208 (net)               1       3.4490              0.0000     0.6032 f
  icache_1/lce/lce_cmd/data_r_reg_442_/D (DFFX1)                  0.0371    0.0000 &   0.6032 f
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  clock reconvergence pessimism                                            -0.0058     0.3251
  icache_1/lce/lce_cmd/data_r_reg_442_/CLK (DFFX1)                          0.0000     0.3251 r
  library hold time                                                         0.0119     0.3370
  data required time                                                                   0.3370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3370
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.0917   0.0000   0.3136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/Q (DFFX1)   0.0447   0.2029   0.5164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[520] (net)     2   8.8241   0.0000   0.5164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1216/IN1 (MUX21X1)   0.0447  -0.0033 &   0.5131 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1216/Q (MUX21X1)   0.0506   0.0786   0.5917 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n524 (net)     1   7.7826   0.0000   0.5917 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/D (DFFX1)   0.0506  -0.0054 &   0.5863 f
  data arrival time                                                                    0.5863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3207     0.3207
  clock reconvergence pessimism                                            -0.0058     0.3149
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.0000   0.3149 r
  library hold time                                                         0.0052     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/last_pc_reg_37_/CLK (DFFX1)                      0.0963    0.0000     0.3227 r
  bp_fe_pc_gen_1/last_pc_reg_37_/Q (DFFX1)                        0.0558    0.2112     0.5339 f
  bp_fe_pc_gen_1/last_pc[37] (net)              2      13.8182              0.0000     0.5339 f
  bp_fe_pc_gen_1/U936/IN2 (MUX21X1)                               0.0558   -0.0108 &   0.5231 f
  bp_fe_pc_gen_1/U936/Q (MUX21X1)                                 0.0586    0.0871     0.6102 f
  bp_fe_pc_gen_1/n702 (net)                     1      10.5402              0.0000     0.6102 f
  bp_fe_pc_gen_1/last_pc_reg_37_/D (DFFX1)                        0.0586   -0.0141 &   0.5961 f
  data arrival time                                                                    0.5961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  clock reconvergence pessimism                                            -0.0055     0.3257
  bp_fe_pc_gen_1/last_pc_reg_37_/CLK (DFFX1)                                0.0000     0.3257 r
  library hold time                                                         0.0041     0.3298
  data required time                                                                   0.3298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3298
  data arrival time                                                                   -0.5961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3115     0.3115
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/CLK (DFFX1)   0.0849   0.0000   0.3115 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/Q (DFFX1)   0.0425   0.2003   0.5118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[170] (net)     2   7.8110   0.0000   0.5118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1608/IN1 (MUX21X1)   0.0425   0.0002 &   0.5119 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1608/Q (MUX21X1)   0.0494   0.0773   0.5892 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n174 (net)     1   7.3895   0.0000   0.5892 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/D (DFFX1)   0.0494  -0.0056 &   0.5837 f
  data arrival time                                                                    0.5837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  clock reconvergence pessimism                                            -0.0058     0.3128
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/CLK (DFFX1)   0.0000   0.3128 r
  library hold time                                                         0.0046     0.3174
  data required time                                                                   0.3174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3174
  data arrival time                                                                   -0.5837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__163_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__163_/CLK (DFFX1)   0.0917   0.0000   0.3135 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__163_/Q (DFFX1)   0.0460   0.2038   0.5173 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[163] (net)     2   9.4266   0.0000   0.5173 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1613/IN1 (MUX21X1)   0.0460  -0.0026 &   0.5146 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1613/Q (MUX21X1)   0.0522   0.0800   0.5946 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n167 (net)     1   8.3882   0.0000   0.5946 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__163_/D (DFFX1)   0.0522  -0.0087 &   0.5860 f
  data arrival time                                                                    0.5860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3206     0.3206
  clock reconvergence pessimism                                            -0.0058     0.3148
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__163_/CLK (DFFX1)   0.0000   0.3148 r
  library hold time                                                         0.0048     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_434_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_434_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  icache_1/lce/lce_cmd/data_r_reg_434_/CLK (DFFX1)                0.1220    0.0000     0.3160 r
  icache_1/lce/lce_cmd/data_r_reg_434_/Q (DFFX1)                  0.0377    0.2023     0.5183 f
  icache_1/lce/lce_cmd/data_r[434] (net)        2       5.7727              0.0000     0.5183 f
  icache_1/lce/lce_cmd/U611/IN2 (AO22X1)                          0.0377   -0.0006 &   0.5177 f
  icache_1/lce/lce_cmd/U611/Q (AO22X1)                            0.0354    0.0793     0.5970 f
  icache_1/lce/lce_cmd/n224 (net)               1       2.6262              0.0000     0.5970 f
  icache_1/lce/lce_cmd/data_r_reg_434_/D (DFFX1)                  0.0354   -0.0010 &   0.5960 f
  data arrival time                                                                    0.5960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0058     0.3174
  icache_1/lce/lce_cmd/data_r_reg_434_/CLK (DFFX1)                          0.0000     0.3174 r
  library hold time                                                         0.0123     0.3296
  data required time                                                                   0.3296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3296
  data arrival time                                                                   -0.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/CLK (DFFX1)   0.0849   0.0000   0.3113 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/Q (DFFX1)   0.0452   0.2022   0.5134 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[597] (net)     2   9.0654   0.0000   0.5134 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1132/IN1 (MUX21X1)   0.0452  -0.0025 &   0.5110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1132/Q (MUX21X1)   0.0486   0.0772   0.5881 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n601 (net)     1   7.0797   0.0000   0.5881 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/D (DFFX1)   0.0486  -0.0045 &   0.5836 f
  data arrival time                                                                    0.5836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  clock reconvergence pessimism                                            -0.0058     0.3125
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/CLK (DFFX1)   0.0000   0.3125 r
  library hold time                                                         0.0047     0.3172
  data required time                                                                   0.3172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3172
  data arrival time                                                                   -0.5836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/Q (DFFX1)   0.0467   0.2043   0.5176 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1018] (net)     2   9.7383   0.0000   0.5176 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U660/IN1 (MUX21X1)   0.0467  -0.0051 &   0.5125 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U660/Q (MUX21X1)   0.0527   0.0806   0.5932 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1022 (net)     1   8.6383   0.0000   0.5932 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/D (DFFX1)   0.0527  -0.0073 &   0.5858 f
  data arrival time                                                                    0.5858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0048     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__1_/CLK (DFFX1)   0.1167   0.0000   0.3181 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__1_/Q (DFFX1)   0.0473   0.2085   0.5267 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[47] (net)     3  10.0097   0.0000   0.5267 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U210/IN2 (MUX21X1)   0.0473  -0.0012 &   0.5255 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U210/Q (MUX21X1)   0.0443   0.0749   0.6004 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n151 (net)     1   5.5474   0.0000   0.6004 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__1_/D (DFFX1)   0.0443  -0.0041 &   0.5963 f
  data arrival time                                                                    0.5963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  clock reconvergence pessimism                                            -0.0045     0.3204
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__1_/CLK (DFFX1)   0.0000   0.3204 r
  library hold time                                                         0.0095     0.3299
  data required time                                                                   0.3299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3299
  data arrival time                                                                   -0.5963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/CLK (DFFX1)   0.1312   0.0000   0.3239 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/Q (DFFX1)   0.0465   0.2100   0.5338 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[42] (net)     2   9.6333   0.0000   0.5338 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U74/IN2 (MUX21X1)   0.0465  -0.0041 &   0.5297 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U74/Q (MUX21X1)   0.0540   0.0822   0.6119 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n46 (net)     1   8.9706   0.0000   0.6119 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/D (DFFX1)   0.0540  -0.0112 &   0.6007 f
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  clock reconvergence pessimism                                            -0.0055     0.3255
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/CLK (DFFX1)   0.0000   0.3255 r
  library hold time                                                         0.0088     0.3343
  data required time                                                                   0.3343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3343
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__378_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__378_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__378_/CLK (DFFX1)   0.0849   0.0000   0.3118 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__378_/Q (DFFX1)   0.0471   0.2034   0.5152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[378] (net)     2   9.8776   0.0000   0.5152 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1377/IN1 (MUX21X1)   0.0471  -0.0046 &   0.5106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1377/Q (MUX21X1)   0.0483   0.0772   0.5878 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n382 (net)     1   6.9536   0.0000   0.5878 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__378_/D (DFFX1)   0.0483  -0.0036 &   0.5842 f
  data arrival time                                                                    0.5842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3188     0.3188
  clock reconvergence pessimism                                            -0.0058     0.3130
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__378_/CLK (DFFX1)   0.0000   0.3130 r
  library hold time                                                         0.0048     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/CLK (DFFX1)   0.1699   0.0000   0.3259 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/Q (DFFX1)   0.0467   0.2134   0.5393 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[586] (net)     2   9.7724   0.0000   0.5393 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1140/IN1 (MUX21X1)   0.0467  -0.0020 &   0.5373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1140/Q (MUX21X1)   0.0481   0.0770   0.6144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n590 (net)     1   6.8955   0.0000   0.6144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/D (DFFX1)   0.0481  -0.0069 &   0.6074 f
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  clock reconvergence pessimism                                            -0.0055     0.3279
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/CLK (DFFX1)   0.0000   0.3279 r
  library hold time                                                         0.0131     0.3410
  data required time                                                                   0.3410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3410
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/last_pc_reg_37_/CLK (DFFX1)                      0.0963    0.0000     0.3227 r
  bp_fe_pc_gen_1/last_pc_reg_37_/Q (DFFX1)                        0.0558    0.2112     0.5339 f
  bp_fe_pc_gen_1/last_pc[37] (net)              2      13.8182              0.0000     0.5339 f
  bp_fe_pc_gen_1/U937/IN1 (MUX21X1)                               0.0558   -0.0108 &   0.5231 f
  bp_fe_pc_gen_1/U937/Q (MUX21X1)                                 0.0670    0.0922     0.6152 f
  bp_fe_pc_gen_1/n701 (net)                     1      13.7546              0.0000     0.6152 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/D (DFFX1)                 0.0670   -0.0206 &   0.5947 f
  data arrival time                                                                    0.5947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  clock reconvergence pessimism                                            -0.0055     0.3257
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/CLK (DFFX1)                         0.0000     0.3257 r
  library hold time                                                         0.0025     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2665


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.1159   0.0000   0.3270 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/Q (DFFX1)   0.0560   0.2143   0.5413 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[32] (net)     2  13.8593   0.0000   0.5413 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U87/IN1 (MUX21X1)   0.0560  -0.0069 &   0.5344 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U87/Q (MUX21X1)   0.0447   0.0760   0.6105 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n36 (net)     1   5.6419   0.0000   0.6105 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/D (DFFX1)   0.0447  -0.0059 &   0.6046 f
  data arrival time                                                                    0.6046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3287
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0000   0.3287 r
  library hold time                                                         0.0093     0.3380
  data required time                                                                   0.3380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3380
  data arrival time                                                                   -0.6046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/Q (DFFX1)   0.0518   0.2116   0.5306 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[5] (net)     3  12.0163   0.0000   0.5306 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U162/IN2 (MUX21X1)   0.0518  -0.0051 &   0.5255 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U162/Q (MUX21X1)   0.0414   0.0744   0.5999 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n109 (net)     1   4.9601   0.0000   0.5999 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/D (DFFX1)   0.0414  -0.0020 &   0.5980 f
  data arrival time                                                                    0.5980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0102     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.5980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/CLK (DFFX1)   0.1462   0.0000   0.3166 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/Q (DFFX1)   0.0498   0.2135   0.5301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[229] (net)     2  11.1214   0.0000   0.5301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1539/IN1 (MUX21X1)   0.0498  -0.0080 &   0.5221 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1539/Q (MUX21X1)   0.0542   0.0821   0.6042 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n233 (net)     1   9.0925   0.0000   0.6042 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/D (DFFX1)   0.0542  -0.0094 &   0.5948 f
  data arrival time                                                                    0.5948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  clock reconvergence pessimism                                            -0.0055     0.3184
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/CLK (DFFX1)   0.0000   0.3184 r
  library hold time                                                         0.0099     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.5948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__363_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__363_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__363_/CLK (DFFX1)   0.1694   0.0000   0.3258 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__363_/Q (DFFX1)   0.0496   0.2154   0.5412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[902] (net)     2  11.0714   0.0000   0.5412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U789/IN1 (MUX21X1)   0.0496  -0.0046 &   0.5365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U789/Q (MUX21X1)   0.0499   0.0791   0.6156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n906 (net)     1   7.5175   0.0000   0.6156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__363_/D (DFFX1)   0.0499  -0.0086 &   0.6070 f
  data arrival time                                                                    0.6070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  clock reconvergence pessimism                                            -0.0055     0.3278
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__363_/CLK (DFFX1)   0.0000   0.3278 r
  library hold time                                                         0.0126     0.3404
  data required time                                                                   0.3404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3404
  data arrival time                                                                   -0.6070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_319_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  icache_1/lce/lce_cmd/data_r_reg_319_/CLK (DFFX1)                0.1694    0.0000     0.3269 r
  icache_1/lce/lce_cmd/data_r_reg_319_/Q (DFFX1)                  0.0361    0.2054     0.5323 f
  icache_1/lce/lce_cmd/data_r[319] (net)        2       5.1158              0.0000     0.5323 f
  icache_1/lce/lce_cmd/U472/IN2 (AO22X1)                          0.0361    0.0000 &   0.5323 f
  icache_1/lce/lce_cmd/U472/Q (AO22X1)                            0.0342    0.0795     0.6118 f
  icache_1/lce/lce_cmd/n456 (net)               1       2.8399              0.0000     0.6118 f
  icache_1/lce/lce_cmd/data_r_reg_319_/D (DFFX1)                  0.0342    0.0000 &   0.6118 f
  data arrival time                                                                    0.6118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0055     0.3289
  icache_1/lce/lce_cmd/data_r_reg_319_/CLK (DFFX1)                          0.0000     0.3289 r
  library hold time                                                         0.0164     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.6118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/Q (DFFX1)   0.0470   0.2083   0.5272 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[51] (net)     3   9.8445   0.0000   0.5272 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U178/IN2 (MUX21X1)   0.0470   0.0002 &   0.5275 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U178/Q (MUX21X1)   0.0418   0.0726   0.6001 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n155 (net)     1   4.6299   0.0000   0.6001 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/D (DFFX1)   0.0418  -0.0022 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0101     0.3313
  data required time                                                                   0.3313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3313
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/CLK (DFFX1)   0.1159   0.0000   0.3270 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/Q (DFFX1)   0.0482   0.2090   0.5360 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[49] (net)     2  10.3789   0.0000   0.5360 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U66/IN2 (MUX21X1)   0.0482  -0.0009 &   0.5351 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U66/Q (MUX21X1)   0.0409   0.0723   0.6074 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n53 (net)     1   4.3915   0.0000   0.6074 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/D (DFFX1)   0.0409  -0.0018 &   0.6056 f
  data arrival time                                                                    0.6056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3287
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/CLK (DFFX1)   0.0000   0.3287 r
  library hold time                                                         0.0102     0.3389
  data required time                                                                   0.3389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3389
  data arrival time                                                                   -0.6056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3254     0.3254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/CLK (DFFX1)   0.1694   0.0000   0.3254 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/Q (DFFX1)   0.0468   0.2135   0.5389 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[68] (net)     2   9.8324   0.0000   0.5389 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1719/IN1 (MUX21X1)   0.0468  -0.0049 &   0.5340 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1719/Q (MUX21X1)   0.0454   0.0749   0.6089 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n72 (net)     1   5.9839   0.0000   0.6089 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/D (DFFX1)   0.0454  -0.0011 &   0.6078 f
  data arrival time                                                                    0.6078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3329     0.3329
  clock reconvergence pessimism                                            -0.0055     0.3274
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/CLK (DFFX1)   0.0000   0.3274 r
  library hold time                                                         0.0137     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3165     0.3165
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/CLK (DFFX1)   0.0917   0.0000   0.3165 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/Q (DFFX1)   0.0456   0.2035   0.5200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[235] (net)     2   9.2224   0.0000   0.5200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1533/IN1 (MUX21X1)   0.0456  -0.0012 &   0.5188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1533/Q (MUX21X1)   0.0487   0.0773   0.5961 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n239 (net)     1   7.1136   0.0000   0.5961 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/D (DFFX1)   0.0487  -0.0060 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0058     0.3179
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/CLK (DFFX1)   0.0000   0.3179 r
  library hold time                                                         0.0055     0.3234
  data required time                                                                   0.3234
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3234
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/Q (DFFX1)   0.0436   0.2058   0.5305 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[783] (net)     2   8.3221   0.0000   0.5305 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U922/IN1 (MUX21X1)   0.0436  -0.0035 &   0.5271 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U922/Q (MUX21X1)   0.0482   0.0765   0.6036 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n787 (net)     1   6.9582   0.0000   0.6036 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/D (DFFX1)   0.0482  -0.0020 &   0.6016 f
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3319     0.3319
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0085     0.3349
  data required time                                                                   0.3349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3349
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__1_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__1_/Q (DFFX1)   0.0487   0.2095   0.5284 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[21] (net)     3  10.6040   0.0000   0.5284 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U138/IN2 (MUX21X1)   0.0487  -0.0007 &   0.5277 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U138/Q (MUX21X1)   0.0380   0.0712   0.5989 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n125 (net)     1   3.8962   0.0000   0.5989 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__1_/D (DFFX1)   0.0380   0.0001 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0109     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2668


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.0917   0.0000   0.3146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/Q (DFFX1)   0.0508   0.2071   0.5217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[417] (net)     2  11.5829   0.0000   0.5217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1334/IN1 (MUX21X1)   0.0508  -0.0082 &   0.5135 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1334/Q (MUX21X1)   0.0543   0.0823   0.5958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n421 (net)     1   9.1045   0.0000   0.5958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/D (DFFX1)   0.0543  -0.0085 &   0.5873 f
  data arrival time                                                                    0.5873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  clock reconvergence pessimism                                            -0.0058     0.3160
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.0000   0.3160 r
  library hold time                                                         0.0045     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2669


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_473_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_473_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  icache_1/lce/lce_cmd/data_r_reg_473_/CLK (DFFX1)                0.0798    0.0000     0.2981 r
  icache_1/lce/lce_cmd/data_r_reg_473_/Q (DFFX1)                  0.0430    0.1998     0.4979 f
  icache_1/lce/lce_cmd/data_r[473] (net)        2       8.0499              0.0000     0.4979 f
  icache_1/lce/lce_cmd/U656/IN2 (AO22X1)                          0.0430   -0.0056 &   0.4923 f
  icache_1/lce/lce_cmd/U656/Q (AO22X1)                            0.0337    0.0804     0.5727 f
  icache_1/lce/lce_cmd/n146 (net)               1       2.6840              0.0000     0.5727 f
  icache_1/lce/lce_cmd/data_r_reg_473_/D (DFFX1)                  0.0337    0.0000 &   0.5727 f
  data arrival time                                                                    0.5727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  clock reconvergence pessimism                                            -0.0061     0.2992
  icache_1/lce/lce_cmd/data_r_reg_473_/CLK (DFFX1)                          0.0000     0.2992 r
  library hold time                                                         0.0066     0.3058
  data required time                                                                   0.3058
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3058
  data arrival time                                                                   -0.5727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2669


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/CLK (DFFX1)               0.0963    0.0000     0.3227 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/Q (DFFX1)                 0.0530    0.2093     0.5320 f
  bp_fe_pc_gen_1/icache_miss_pc[40] (net)       2      12.5602              0.0000     0.5320 f
  bp_fe_pc_gen_1/U931/IN2 (MUX21X1)                               0.0530   -0.0112 &   0.5208 f
  bp_fe_pc_gen_1/U931/Q (MUX21X1)                                 0.0593    0.0873     0.6081 f
  bp_fe_pc_gen_1/n692 (net)                     1      10.9400              0.0000     0.6081 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/D (DFFX1)                 0.0593   -0.0114 &   0.5967 f
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3257
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/CLK (DFFX1)                         0.0000     0.3257 r
  library hold time                                                         0.0040     0.3297
  data required time                                                                   0.3297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3297
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3203     0.3203
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/CLK (DFFX1)   0.1312   0.0000   0.3203 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/Q (DFFX1)   0.0421   0.2070   0.5273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[132] (net)     2   7.6952   0.0000   0.5273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1647/IN1 (MUX21X1)   0.0421   0.0002 &   0.5275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1647/Q (MUX21X1)   0.0466   0.0750   0.6025 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n136 (net)     1   6.4315   0.0000   0.6025 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/D (DFFX1)   0.0466  -0.0030 &   0.5995 f
  data arrival time                                                                    0.5995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                            -0.0055     0.3219
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/CLK (DFFX1)   0.0000   0.3219 r
  library hold time                                                         0.0106     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__36_/CLK (DFFX1)   0.0917   0.0000   0.3136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__36_/Q (DFFX1)   0.0423   0.2012   0.5149 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[36] (net)     2   7.7536   0.0000   0.5149 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1753/IN1 (MUX21X1)   0.0423   0.0002 &   0.5151 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1753/Q (MUX21X1)   0.0489   0.0768   0.5919 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n40 (net)     1   7.1941   0.0000   0.5919 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__36_/D (DFFX1)   0.0489  -0.0044 &   0.5876 f
  data arrival time                                                                    0.5876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3207     0.3207
  clock reconvergence pessimism                                            -0.0058     0.3150
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__36_/CLK (DFFX1)   0.0000   0.3150 r
  library hold time                                                         0.0055     0.3205
  data required time                                                                   0.3205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3205
  data arrival time                                                                   -0.5876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__168_/CLK (DFFX1)   0.1160   0.0000   0.3273 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__168_/Q (DFFX1)   0.0465   0.2079   0.5352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[707] (net)     2   9.6483   0.0000   0.5352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1006/IN1 (MUX21X1)   0.0465  -0.0020 &   0.5332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1006/Q (MUX21X1)   0.0492   0.0779   0.6111 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n711 (net)     1   7.2680   0.0000   0.6111 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__168_/D (DFFX1)   0.0492  -0.0066 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  clock reconvergence pessimism                                            -0.0055     0.3290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__168_/CLK (DFFX1)   0.0000   0.3290 r
  library hold time                                                         0.0083     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3164     0.3164
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/CLK (DFFX1)   0.1164   0.0000   0.3164 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/Q (DFFX1)   0.0378   0.2015   0.5179 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[60] (net)     2   5.8132   0.0000   0.5179 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U214/IN2 (MUX21X2)   0.0378   0.0001 &   0.5180 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U214/Q (MUX21X2)   0.0399   0.0793   0.5973 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n164 (net)     1   3.9215   0.0000   0.5973 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/D (DFFX1)   0.0399  -0.0010 &   0.5963 f
  data arrival time                                                                    0.5963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0045     0.3186
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/CLK (DFFX1)   0.0000   0.3186 r
  library hold time                                                         0.0105     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.5963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.0917   0.0000   0.3152 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/Q (DFFX1)   0.0461   0.2038   0.5191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[158] (net)     2   9.4604   0.0000   0.5191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1618/IN1 (MUX21X1)   0.0461  -0.0046 &   0.5145 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1618/Q (MUX21X1)   0.0522   0.0800   0.5945 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n162 (net)     1   8.3958   0.0000   0.5945 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/D (DFFX1)   0.0522  -0.0058 &   0.5887 f
  data arrival time                                                                    0.5887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3224     0.3224
  clock reconvergence pessimism                                            -0.0058     0.3166
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.0000   0.3166 r
  library hold time                                                         0.0048     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.5887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2673


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3128     0.3128
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.0917   0.0000   0.3128 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/Q (DFFX1)   0.0515   0.2075   0.5203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[417] (net)     2  11.8562   0.0000   0.5203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1331/IN1 (MUX21X1)   0.0515  -0.0085 &   0.5118 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1331/Q (MUX21X1)   0.0526   0.0813   0.5931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n421 (net)     1   8.4898   0.0000   0.5931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/D (DFFX1)   0.0526  -0.0069 &   0.5862 f
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3199     0.3199
  clock reconvergence pessimism                                            -0.0058     0.3141
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.0000   0.3141 r
  library hold time                                                         0.0048     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2673


  Startpoint: icache_1/tag_tv_r_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3408     0.3408
  icache_1/tag_tv_r_reg_1__0_/CLK (DFFX1)                         0.0977    0.0000     0.3408 r
  icache_1/tag_tv_r_reg_1__0_/Q (DFFX1)                           0.0331    0.1947     0.5356 f
  icache_1/tag_tv_r[12] (net)                   1       3.7592              0.0000     0.5356 f
  icache_1/U351/IN2 (AO22X1)                                      0.0331    0.0000 &   0.5356 f
  icache_1/U351/Q (AO22X1)                                        0.0403    0.0850     0.6206 f
  icache_1/n2077 (net)                          1       5.4330              0.0000     0.6206 f
  icache_1/tag_tv_r_reg_1__0_/D (DFFX1)                           0.0403   -0.0025 &   0.6181 f
  data arrival time                                                                    0.6181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0055     0.3428
  icache_1/tag_tv_r_reg_1__0_/CLK (DFFX1)                                   0.0000     0.3428 r
  library hold time                                                         0.0079     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.6181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/eaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/eaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/eaddr_tl_r_reg_3_/Q (DFFX1)                            0.0398    0.2053     0.5406 f
  icache_1/eaddr_tl_r[3] (net)                  2       6.6871              0.0000     0.5406 f
  icache_1/U189/IN2 (AO21X1)                                      0.0398    0.0000 &   0.5407 f
  icache_1/U189/Q (AO21X1)                                        0.0320    0.0779     0.6185 f
  icache_1/n187 (net)                           1       4.0721              0.0000     0.6185 f
  icache_1/eaddr_tl_r_reg_3_/D (DFFX1)                            0.0320    0.0001 &   0.6186 f
  data arrival time                                                                    0.6186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3369
  icache_1/eaddr_tl_r_reg_3_/CLK (DFFX1)                                    0.0000     0.3369 r
  library hold time                                                         0.0143     0.3512
  data required time                                                                   0.3512
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3512
  data arrival time                                                                   -0.6186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_421_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_421_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3150     0.3150
  icache_1/lce/lce_cmd/data_r_reg_421_/CLK (DFFX1)                0.1220    0.0000     0.3150 r
  icache_1/lce/lce_cmd/data_r_reg_421_/Q (DFFX1)                  0.0376    0.2021     0.5171 f
  icache_1/lce/lce_cmd/data_r[421] (net)        2       5.7135              0.0000     0.5171 f
  icache_1/lce/lce_cmd/U595/IN2 (AO22X1)                          0.0376    0.0000 &   0.5172 f
  icache_1/lce/lce_cmd/U595/Q (AO22X1)                            0.0350    0.0789     0.5961 f
  icache_1/lce/lce_cmd/n250 (net)               1       2.4775              0.0000     0.5961 f
  icache_1/lce/lce_cmd/data_r_reg_421_/D (DFFX1)                  0.0350    0.0000 &   0.5961 f
  data arrival time                                                                    0.5961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  clock reconvergence pessimism                                            -0.0058     0.3164
  icache_1/lce/lce_cmd/data_r_reg_421_/CLK (DFFX1)                          0.0000     0.3164 r
  library hold time                                                         0.0124     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/CLK (DFFX1)   0.0977   0.0000     0.3461 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/Q (DFFX1)    0.0473    0.2056     0.5517 f
  icache_1/metadata_mem/notmacro_synth/mem[3] (net)     2   9.9883          0.0000     0.5517 f
  icache_1/metadata_mem/notmacro_synth/U41/IN1 (MUX21X1)          0.0473   -0.0012 &   0.5505 f
  icache_1/metadata_mem/notmacro_synth/U41/Q (MUX21X1)            0.0405    0.0747     0.6252 f
  icache_1/metadata_mem/notmacro_synth/n62 (net)     1   5.8257             0.0000     0.6252 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/D (DFFX1)    0.0405   -0.0017 &   0.6235 f
  data arrival time                                                                    0.6235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0055     0.3482
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/CLK (DFFX1)            0.0000     0.3482 r
  library hold time                                                         0.0078     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.6235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_307_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  icache_1/lce/lce_cmd/data_r_reg_307_/CLK (DFFX1)                0.1220    0.0000     0.3233 r
  icache_1/lce/lce_cmd/data_r_reg_307_/Q (DFFX1)                  0.0358    0.2007     0.5240 f
  icache_1/lce/lce_cmd/data_r[307] (net)        2       4.9635              0.0000     0.5240 f
  icache_1/lce/lce_cmd/U458/IN2 (AO22X1)                          0.0358    0.0000 &   0.5240 f
  icache_1/lce/lce_cmd/U458/Q (AO22X1)                            0.0361    0.0803     0.6044 f
  icache_1/lce/lce_cmd/n480 (net)               1       3.2146              0.0000     0.6044 f
  icache_1/lce/lce_cmd/data_r_reg_307_/D (DFFX1)                  0.0361    0.0000 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  clock reconvergence pessimism                                            -0.0058     0.3248
  icache_1/lce/lce_cmd/data_r_reg_307_/CLK (DFFX1)                          0.0000     0.3248 r
  library hold time                                                         0.0121     0.3369
  data required time                                                                   0.3369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3369
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__439_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__439_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__439_/CLK (DFFX1)   0.0849   0.0000   0.3119 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__439_/Q (DFFX1)   0.0501   0.2055   0.5174 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[979] (net)     2  11.2258   0.0000   0.5174 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U707/IN1 (MUX21X1)   0.0501  -0.0039 &   0.5135 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U707/Q (MUX21X1)   0.0433   0.0738   0.5873 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n983 (net)     1   5.2106   0.0000   0.5873 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__439_/D (DFFX1)   0.0433  -0.0010 &   0.5863 f
  data arrival time                                                                    0.5863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  clock reconvergence pessimism                                            -0.0058     0.3132
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__439_/CLK (DFFX1)   0.0000   0.3132 r
  library hold time                                                         0.0056     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3278     0.3278
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/CLK (DFFX1)   0.1650   0.0000   0.3278 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/Q (DFFX1)   0.0476   0.2136   0.5413 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[133] (net)     2  10.1501   0.0000   0.5413 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1646/IN1 (MUX21X1)   0.0476  -0.0051 &   0.5363 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1646/Q (MUX21X1)   0.0543   0.0817   0.6180 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n137 (net)     1   9.1350   0.0000   0.6180 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/D (DFFX1)   0.0543  -0.0094 &   0.6085 f
  data arrival time                                                                    0.6085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  clock reconvergence pessimism                                            -0.0055     0.3298
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/CLK (DFFX1)   0.0000   0.3298 r
  library hold time                                                         0.0113     0.3410
  data required time                                                                   0.3410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3410
  data arrival time                                                                   -0.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  bp_fe_pc_gen_1/last_pc_reg_40_/CLK (DFFX1)                      0.0963    0.0000     0.3228 r
  bp_fe_pc_gen_1/last_pc_reg_40_/Q (DFFX1)                        0.0517    0.2084     0.5312 f
  bp_fe_pc_gen_1/last_pc[40] (net)              2      11.9836              0.0000     0.5312 f
  bp_fe_pc_gen_1/U931/IN1 (MUX21X1)                               0.0517   -0.0086 &   0.5227 f
  bp_fe_pc_gen_1/U931/Q (MUX21X1)                                 0.0593    0.0860     0.6087 f
  bp_fe_pc_gen_1/n692 (net)                     1      10.9400              0.0000     0.6087 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/D (DFFX1)                 0.0593   -0.0114 &   0.5972 f
  data arrival time                                                                    0.5972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3257
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/CLK (DFFX1)                         0.0000     0.3257 r
  library hold time                                                         0.0040     0.3297
  data required time                                                                   0.3297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3297
  data arrival time                                                                   -0.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/vaddr_tl_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_8_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_8_/Q (DFFX1)                            0.0444    0.2086     0.5441 f
  icache_1/vaddr_tl_r[8] (net)                  2       8.6842              0.0000     0.5441 f
  icache_1/U326/IN2 (AO22X1)                                      0.0444    0.0002 &   0.5442 f
  icache_1/U326/Q (AO22X1)                                        0.0375    0.0838     0.6280 f
  icache_1/n154 (net)                           1       4.0465              0.0000     0.6280 f
  icache_1/addr_tv_r_reg_8_/D (DFFX1)                             0.0375    0.0001 &   0.6280 f
  data arrival time                                                                    0.6280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                            -0.0011     0.3521
  icache_1/addr_tv_r_reg_8_/CLK (DFFX1)                                     0.0000     0.3521 r
  library hold time                                                         0.0084     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.6280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/eaddr_tl_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  icache_1/eaddr_tl_r_reg_59_/CLK (DFFX1)                         0.0964    0.0000     0.3240 r
  icache_1/eaddr_tl_r_reg_59_/Q (DFFX1)                           0.0475    0.2055     0.5295 f
  icache_1/eaddr_tl_r[59] (net)                 2      10.0741              0.0000     0.5295 f
  icache_1/U987/IN4 (AO22X1)                                      0.0475   -0.0051 &   0.5244 f
  icache_1/U987/Q (AO22X1)                                        0.0470    0.0817     0.6061 f
  icache_1/n523 (net)                           1       7.4373              0.0000     0.6061 f
  icache_1/eaddr_tl_r_reg_59_/D (DFFX1)                           0.0470   -0.0051 &   0.6011 f
  data arrival time                                                                    0.6011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                            -0.0055     0.3271
  icache_1/eaddr_tl_r_reg_59_/CLK (DFFX1)                                   0.0000     0.3271 r
  library hold time                                                         0.0064     0.3335
  data required time                                                                   0.3335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3335
  data arrival time                                                                   -0.6011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/CLK (DFFX1)   0.1697   0.0000   0.3264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/Q (DFFX1)   0.0449   0.2122   0.5386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[726] (net)     2   8.9761   0.0000   0.5386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U988/IN1 (MUX21X1)   0.0449  -0.0026 &   0.5360 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U988/Q (MUX21X1)   0.0495   0.0778   0.6138 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n730 (net)     1   7.3831   0.0000   0.6138 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/D (DFFX1)   0.0495  -0.0051 &   0.6087 f
  data arrival time                                                                    0.6087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  clock reconvergence pessimism                                            -0.0055     0.3284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/CLK (DFFX1)   0.0000   0.3284 r
  library hold time                                                         0.0128     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.6087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/CLK (DFFX1)   0.1312   0.0000   0.3236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/Q (DFFX1)   0.0503   0.2126   0.5362 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[862] (net)     2  11.3189   0.0000   0.5362 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U838/IN1 (MUX21X1)   0.0503  -0.0063 &   0.5298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U838/Q (MUX21X1)   0.0526   0.0813   0.6111 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n866 (net)     1   8.6226   0.0000   0.6111 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/D (DFFX1)   0.0526  -0.0091 &   0.6020 f
  data arrival time                                                                    0.6020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                            -0.0055     0.3252
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/CLK (DFFX1)   0.0000   0.3252 r
  library hold time                                                         0.0092     0.3344
  data required time                                                                   0.3344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3344
  data arrival time                                                                   -0.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_51_/CLK (DFFX1)   0.1466   0.0000   0.3297 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_51_/Q (DFFX1)   0.0383   0.2053   0.5350 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[51] (net)     2   6.0570   0.0000   0.5350 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1017/IN1 (AO22X1)   0.0383  -0.0008 &   0.5342 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1017/Q (AO22X1)   0.0453   0.0847   0.6190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n182 (net)     1   6.3238   0.0000   0.6190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_51_/D (DFFX1)   0.0453  -0.0070 &   0.6119 f
  data arrival time                                                                    0.6119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0045     0.3322
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_51_/CLK (DFFX1)   0.0000   0.3322 r
  library hold time                                                         0.0121     0.3443
  data required time                                                                   0.3443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3443
  data arrival time                                                                   -0.6119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__1_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__1_/Q (DFFX1)   0.0522   0.2119   0.5309 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[29] (net)     3  12.2018   0.0000   0.5309 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U150/IN2 (MUX21X1)   0.0522  -0.0027 &   0.5282 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U150/Q (MUX21X1)   0.0375   0.0717   0.5999 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n133 (net)     1   3.7704   0.0000   0.5999 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__1_/D (DFFX1)   0.0375   0.0001 &   0.5999 f
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0111     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  icache_1/lce/lce_cmd/data_r_reg_219_/CLK (DFFX1)                0.0798    0.0000     0.2990 r
  icache_1/lce/lce_cmd/data_r_reg_219_/Q (DFFX1)                  0.0377    0.1957     0.4948 f
  icache_1/lce/lce_cmd/data_r[219] (net)        2       5.7540              0.0000     0.4948 f
  icache_1/lce/lce_cmd/U351/IN2 (AO22X1)                          0.0377   -0.0024 &   0.4923 f
  icache_1/lce/lce_cmd/U351/Q (AO22X1)                            0.0368    0.0821     0.5744 f
  icache_1/lce/lce_cmd/n658 (net)               1       3.8414              0.0000     0.5744 f
  icache_1/lce/lce_cmd/data_r_reg_219_/D (DFFX1)                  0.0368   -0.0005 &   0.5739 f
  data arrival time                                                                    0.5739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0061     0.3002
  icache_1/lce/lce_cmd/data_r_reg_219_/CLK (DFFX1)                          0.0000     0.3002 r
  library hold time                                                         0.0061     0.3062
  data required time                                                                   0.3062
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3062
  data arrival time                                                                   -0.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2677


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__320_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__320_/CLK (DFFX1)   0.1159   0.0000   0.3263 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__320_/Q (DFFX1)   0.0466   0.2079   0.5343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[320] (net)     2   9.6962   0.0000   0.5343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1439/IN1 (MUX21X1)   0.0466  -0.0032 &   0.5311 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1439/Q (MUX21X1)   0.0523   0.0801   0.6113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n324 (net)     1   8.4025   0.0000   0.6113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__320_/D (DFFX1)   0.0523  -0.0080 &   0.6033 f
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  clock reconvergence pessimism                                            -0.0055     0.3280
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__320_/CLK (DFFX1)   0.0000   0.3280 r
  library hold time                                                         0.0076     0.3356
  data required time                                                                   0.3356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3356
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2677


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/CLK (DFFX1)   0.0917   0.0000   0.3131 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/Q (DFFX1)   0.0473   0.2047   0.5177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[706] (net)     2  10.0064   0.0000   0.5177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1007/IN1 (MUX21X1)   0.0473  -0.0010 &   0.5168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1007/Q (MUX21X1)   0.0520   0.0802   0.5970 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n710 (net)     1   8.3788   0.0000   0.5970 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/D (DFFX1)   0.0520  -0.0101 &   0.5869 f
  data arrival time                                                                    0.5869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  clock reconvergence pessimism                                            -0.0058     0.3144
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/CLK (DFFX1)   0.0000   0.3144 r
  library hold time                                                         0.0049     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.5869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2677


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3168     0.3168
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/CLK (DFFX1)   0.1164   0.0000   0.3168 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/Q (DFFX1)   0.0372   0.2010   0.5178 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[58] (net)     2   5.5418   0.0000   0.5178 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U215/IN2 (MUX21X2)   0.0372   0.0001 &   0.5178 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U215/Q (MUX21X2)   0.0412   0.0798   0.5976 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n162 (net)     1   4.3534   0.0000   0.5976 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/D (DFFX1)   0.0412  -0.0007 &   0.5969 f
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0045     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/CLK (DFFX1)   0.0000   0.3190 r
  library hold time                                                         0.0102     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2677


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_337_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_337_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2930     0.2930
  icache_1/lce/lce_cmd/data_r_reg_337_/CLK (DFFX1)                0.0672    0.0000     0.2930 r
  icache_1/lce/lce_cmd/data_r_reg_337_/Q (DFFX1)                  0.0361    0.1924     0.4854 f
  icache_1/lce/lce_cmd/data_r[337] (net)        2       5.0398              0.0000     0.4854 f
  icache_1/lce/lce_cmd/U495/IN2 (AO22X1)                          0.0361    0.0001 &   0.4855 f
  icache_1/lce/lce_cmd/U495/Q (AO22X1)                            0.0355    0.0808     0.5663 f
  icache_1/lce/lce_cmd/n420 (net)               1       3.4028              0.0000     0.5663 f
  icache_1/lce/lce_cmd/data_r_reg_337_/D (DFFX1)                  0.0355    0.0000 &   0.5663 f
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0061     0.2940
  icache_1/lce/lce_cmd/data_r_reg_337_/CLK (DFFX1)                          0.0000     0.2940 r
  library hold time                                                         0.0045     0.2985
  data required time                                                                   0.2985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2985
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2678


  Startpoint: icache_1/vaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_3_/Q (DFFX1)                            0.0385    0.2042     0.5396 f
  icache_1/vaddr_tl_r[3] (net)                  2       6.1213              0.0000     0.5396 f
  icache_1/U335/IN2 (AO22X1)                                      0.0385    0.0001 &   0.5397 f
  icache_1/U335/Q (AO22X1)                                        0.0331    0.0792     0.6189 f
  icache_1/n124 (net)                           1       2.5142              0.0000     0.6189 f
  icache_1/addr_tv_r_reg_3_/D (DFFX1)                             0.0331    0.0000 &   0.6189 f
  data arrival time                                                                    0.6189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/addr_tv_r_reg_3_/CLK (DFFX1)                                     0.0000     0.3370 r
  library hold time                                                         0.0140     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: icache_1/tag_tv_r_reg_0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  icache_1/tag_tv_r_reg_0__3_/CLK (DFFX1)                         0.0977    0.0000     0.3400 r
  icache_1/tag_tv_r_reg_0__3_/Q (DFFX1)                           0.0353    0.1966     0.5366 f
  icache_1/tag_tv_r[3] (net)                    1       4.7419              0.0000     0.5366 f
  icache_1/U385/IN2 (AO22X1)                                      0.0353   -0.0012 &   0.5354 f
  icache_1/U385/Q (AO22X1)                                        0.0389    0.0842     0.6196 f
  icache_1/n2050 (net)                          1       4.9308              0.0000     0.6196 f
  icache_1/tag_tv_r_reg_0__3_/D (DFFX1)                           0.0389   -0.0015 &   0.6181 f
  data arrival time                                                                    0.6181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  clock reconvergence pessimism                                            -0.0055     0.3420
  icache_1/tag_tv_r_reg_0__3_/CLK (DFFX1)                                   0.0000     0.3420 r
  library hold time                                                         0.0082     0.3502
  data required time                                                                   0.3502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3502
  data arrival time                                                                   -0.6181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/CLK (DFFX1)   0.1164   0.0000   0.3166 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/Q (DFFX1)   0.0380   0.2017   0.5182 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[48] (net)     2   5.9091   0.0000   0.5182 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U220/IN2 (MUX21X2)   0.0380   0.0001 &   0.5183 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U220/Q (MUX21X2)   0.0402   0.0795   0.5978 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n152 (net)     1   4.0179   0.0000   0.5978 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/D (DFFX1)   0.0402  -0.0007 &   0.5971 f
  data arrival time                                                                    0.5971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  clock reconvergence pessimism                                            -0.0045     0.3188
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/CLK (DFFX1)   0.0000   0.3188 r
  library hold time                                                         0.0104     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.5971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_412_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_412_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  icache_1/lce/lce_cmd/data_r_reg_412_/CLK (DFFX1)                0.0672    0.0000     0.2934 r
  icache_1/lce/lce_cmd/data_r_reg_412_/Q (DFFX1)                  0.0360    0.1924     0.4858 f
  icache_1/lce/lce_cmd/data_r[412] (net)        2       5.0077              0.0000     0.4858 f
  icache_1/lce/lce_cmd/U585/IN2 (AO22X1)                          0.0360    0.0000 &   0.4859 f
  icache_1/lce/lce_cmd/U585/Q (AO22X1)                            0.0369    0.0809     0.5667 f
  icache_1/lce/lce_cmd/n268 (net)               1       3.4358              0.0000     0.5667 f
  icache_1/lce/lce_cmd/data_r_reg_412_/D (DFFX1)                  0.0369    0.0000 &   0.5668 f
  data arrival time                                                                    0.5668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0061     0.2945
  icache_1/lce/lce_cmd/data_r_reg_412_/CLK (DFFX1)                          0.0000     0.2945 r
  library hold time                                                         0.0043     0.2988
  data required time                                                                   0.2988
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2988
  data arrival time                                                                   -0.5668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__244_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__244_/Q (DFFX1)   0.0421   0.2048   0.5295 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[244] (net)     2   7.6581   0.0000   0.5295 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1523/IN1 (MUX21X1)   0.0421  -0.0004 &   0.5291 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1523/Q (MUX21X1)   0.0495   0.0773   0.6064 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n248 (net)     1   7.4046   0.0000   0.6064 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__244_/D (DFFX1)   0.0495  -0.0038 &   0.6025 f
  data arrival time                                                                    0.6025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__244_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0082     0.3346
  data required time                                                                   0.3346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3346
  data arrival time                                                                   -0.6025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_274_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  icache_1/lce/lce_cmd/data_r_reg_274_/CLK (DFFX1)                0.0798    0.0000     0.2980 r
  icache_1/lce/lce_cmd/data_r_reg_274_/Q (DFFX1)                  0.0407    0.1982     0.4962 f
  icache_1/lce/lce_cmd/data_r[274] (net)        2       7.0483              0.0000     0.4962 f
  icache_1/lce/lce_cmd/U418/IN2 (AO22X1)                          0.0407   -0.0023 &   0.4939 f
  icache_1/lce/lce_cmd/U418/Q (AO22X1)                            0.0347    0.0809     0.5747 f
  icache_1/lce/lce_cmd/n548 (net)               1       3.0653              0.0000     0.5747 f
  icache_1/lce/lce_cmd/data_r_reg_274_/D (DFFX1)                  0.0347   -0.0011 &   0.5736 f
  data arrival time                                                                    0.5736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  clock reconvergence pessimism                                            -0.0061     0.2991
  icache_1/lce/lce_cmd/data_r_reg_274_/CLK (DFFX1)                          0.0000     0.2991 r
  library hold time                                                         0.0064     0.3056
  data required time                                                                   0.3056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3056
  data arrival time                                                                   -0.5736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/CLK (DFFX1)   0.0917   0.0000   0.3152 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/Q (DFFX1)   0.0488   0.2057   0.5209 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[30] (net)     2  10.6653   0.0000   0.5209 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1761/IN1 (MUX21X1)   0.0488  -0.0048 &   0.5161 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1761/Q (MUX21X1)   0.0532   0.0812   0.5973 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n34 (net)     1   8.7358   0.0000   0.5973 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/D (DFFX1)   0.0532  -0.0080 &   0.5893 f
  data arrival time                                                                    0.5893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3223     0.3223
  clock reconvergence pessimism                                            -0.0058     0.3166
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/CLK (DFFX1)   0.0000   0.3166 r
  library hold time                                                         0.0047     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.5893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_382_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_382_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  icache_1/lce/lce_cmd/data_r_reg_382_/CLK (DFFX1)                0.0672    0.0000     0.2922 r
  icache_1/lce/lce_cmd/data_r_reg_382_/Q (DFFX1)                  0.0395    0.1953     0.4875 f
  icache_1/lce/lce_cmd/data_r[382] (net)        2       6.5305              0.0000     0.4875 f
  icache_1/lce/lce_cmd/U549/IN2 (AO22X1)                          0.0395   -0.0043 &   0.4832 f
  icache_1/lce/lce_cmd/U549/Q (AO22X1)                            0.0386    0.0830     0.5662 f
  icache_1/lce/lce_cmd/n330 (net)               1       4.0954              0.0000     0.5662 f
  icache_1/lce/lce_cmd/data_r_reg_382_/D (DFFX1)                  0.0386   -0.0009 &   0.5654 f
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2994     0.2994
  clock reconvergence pessimism                                            -0.0061     0.2932
  icache_1/lce/lce_cmd/data_r_reg_382_/CLK (DFFX1)                          0.0000     0.2932 r
  library hold time                                                         0.0041     0.2973
  data required time                                                                   0.2973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2973
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.1312   0.0000   0.3238 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/Q (DFFX1)   0.0495   0.2120   0.5358 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[468] (net)     2  10.9820   0.0000   0.5358 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1273/IN1 (MUX21X1)   0.0495  -0.0043 &   0.5315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1273/Q (MUX21X1)   0.0518   0.0804   0.6119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n472 (net)     1   8.2208   0.0000   0.6119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/D (DFFX1)   0.0518  -0.0091 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  clock reconvergence pessimism                                            -0.0055     0.3254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.0000   0.3254 r
  library hold time                                                         0.0093     0.3348
  data required time                                                                   0.3348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3348
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/tag_tv_r_reg_1__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3403     0.3403
  icache_1/tag_tv_r_reg_1__10_/CLK (DFFX1)                        0.0977    0.0000     0.3403 r
  icache_1/tag_tv_r_reg_1__10_/QN (DFFX1)                         0.0955    0.1791     0.5194 r
  icache_1/n1049 (net)                          3      20.1100              0.0000     0.5194 r
  icache_1/icc_place235/INP (INVX0)                               0.0955   -0.0096 &   0.5098 r
  icache_1/icc_place235/ZN (INVX0)                                0.0438    0.0297     0.5395 f
  icache_1/n1050 (net)                          1       2.5065              0.0000     0.5395 f
  icache_1/U348/IN2 (AO22X1)                                      0.0438    0.0000 &   0.5395 f
  icache_1/U348/Q (AO22X1)                                        0.0334    0.0813     0.6208 f
  icache_1/n2107 (net)                          1       3.0162              0.0000     0.6208 f
  icache_1/tag_tv_r_reg_1__10_/D (DFFX1)                          0.0334   -0.0012 &   0.6196 f
  data arrival time                                                                    0.6196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  clock reconvergence pessimism                                            -0.0055     0.3423
  icache_1/tag_tv_r_reg_1__10_/CLK (DFFX1)                                  0.0000     0.3423 r
  library hold time                                                         0.0093     0.3515
  data required time                                                                   0.3515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3515
  data arrival time                                                                   -0.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  icache_1/lce/lce_cmd/data_r_reg_208_/CLK (DFFX1)                0.1475    0.0000     0.3297 r
  icache_1/lce/lce_cmd/data_r_reg_208_/Q (DFFX1)                  0.0376    0.2047     0.5344 f
  icache_1/lce/lce_cmd/data_r[208] (net)        2       5.7368              0.0000     0.5344 f
  icache_1/lce/lce_cmd/U339/IN2 (AO22X1)                          0.0376    0.0001 &   0.5345 f
  icache_1/lce/lce_cmd/U339/Q (AO22X1)                            0.0385    0.0825     0.6170 f
  icache_1/lce/lce_cmd/n680 (net)               1       4.0306              0.0000     0.6170 f
  icache_1/lce/lce_cmd/data_r_reg_208_/D (DFFX1)                  0.0385   -0.0037 &   0.6133 f
  data arrival time                                                                    0.6133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3375     0.3375
  clock reconvergence pessimism                                            -0.0061     0.3314
  icache_1/lce/lce_cmd/data_r_reg_208_/CLK (DFFX1)                          0.0000     0.3314 r
  library hold time                                                         0.0138     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.6133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_181_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  icache_1/lce/lce_cmd/data_r_reg_181_/CLK (DFFX1)                0.1475    0.0000     0.3303 r
  icache_1/lce/lce_cmd/data_r_reg_181_/Q (DFFX1)                  0.0357    0.2033     0.5336 f
  icache_1/lce/lce_cmd/data_r[181] (net)        2       4.9585              0.0000     0.5336 f
  icache_1/lce/lce_cmd/U305/IN2 (AO22X1)                          0.0357    0.0000 &   0.5336 f
  icache_1/lce/lce_cmd/U305/Q (AO22X1)                            0.0374    0.0816     0.6152 f
  icache_1/lce/lce_cmd/n736 (net)               1       3.7600              0.0000     0.6152 f
  icache_1/lce/lce_cmd/data_r_reg_181_/D (DFFX1)                  0.0374   -0.0009 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3382     0.3382
  clock reconvergence pessimism                                            -0.0061     0.3320
  icache_1/lce/lce_cmd/data_r_reg_181_/CLK (DFFX1)                          0.0000     0.3320 r
  library hold time                                                         0.0140     0.3461
  data required time                                                                   0.3461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3461
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  bp_fe_pc_gen_1/last_pc_reg_59_/CLK (DFFX1)                      0.0963    0.0000     0.3228 r
  bp_fe_pc_gen_1/last_pc_reg_59_/Q (DFFX1)                        0.0516    0.2083     0.5311 f
  bp_fe_pc_gen_1/last_pc[59] (net)              2      11.9276              0.0000     0.5311 f
  bp_fe_pc_gen_1/U890/IN1 (MUX21X1)                               0.0516   -0.0063 &   0.5248 f
  bp_fe_pc_gen_1/U890/Q (MUX21X1)                                 0.0570    0.0844     0.6092 f
  bp_fe_pc_gen_1/n635 (net)                     1      10.1008              0.0000     0.6092 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_59_/D (DFFX1)                 0.0570   -0.0108 &   0.5984 f
  data arrival time                                                                    0.5984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3257
  bp_fe_pc_gen_1/icache_miss_pc_reg_59_/CLK (DFFX1)                         0.0000     0.3257 r
  library hold time                                                         0.0044     0.3302
  data required time                                                                   0.3302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3302
  data arrival time                                                                   -0.5984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  bp_fe_pc_gen_1/last_pc_reg_10_/CLK (DFFX1)                      0.1289    0.0000     0.3299 r
  bp_fe_pc_gen_1/last_pc_reg_10_/Q (DFFX1)                        0.0541    0.2150     0.5449 f
  bp_fe_pc_gen_1/last_pc[10] (net)              2      13.0373              0.0000     0.5449 f
  bp_fe_pc_gen_1/U1027/IN1 (MUX21X1)                              0.0541   -0.0123 &   0.5326 f
  bp_fe_pc_gen_1/U1027/Q (MUX21X1)                                0.0604    0.0878     0.6204 f
  bp_fe_pc_gen_1/n782 (net)                     1      11.6305              0.0000     0.6204 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_10_/D (DFFX1)                 0.0604   -0.0138 &   0.6066 f
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0055     0.3313
  bp_fe_pc_gen_1/icache_miss_pc_reg_10_/CLK (DFFX1)                         0.0000     0.3313 r
  library hold time                                                         0.0070     0.3383
  data required time                                                                   0.3383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3383
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/CLK (DFFX1)   0.0917   0.0000   0.3146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/Q (DFFX1)   0.0516   0.2076   0.5222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[228] (net)     2  11.9167   0.0000   0.5222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1543/IN1 (MUX21X1)   0.0516  -0.0061 &   0.5162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1543/Q (MUX21X1)   0.0542   0.0824   0.5986 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n232 (net)     1   9.0624   0.0000   0.5986 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/D (DFFX1)   0.0542  -0.0099 &   0.5887 f
  data arrival time                                                                    0.5887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  clock reconvergence pessimism                                            -0.0058     0.3160
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/CLK (DFFX1)   0.0000   0.3160 r
  library hold time                                                         0.0045     0.3205
  data required time                                                                   0.3205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3205
  data arrival time                                                                   -0.5887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/Q (DFFX1)   0.0439   0.2061   0.5307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[298] (net)     2   8.4878   0.0000   0.5307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1463/IN1 (MUX21X1)   0.0439  -0.0024 &   0.5283 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1463/Q (MUX21X1)   0.0490   0.0772   0.6055 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n302 (net)     1   7.2226   0.0000   0.6055 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/D (DFFX1)   0.0490  -0.0026 &   0.6029 f
  data arrival time                                                                    0.6029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0083     0.3346
  data required time                                                                   0.3346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3346
  data arrival time                                                                   -0.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.0480   0.0000   0.3015 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/Q (DFFX1)   0.0475   0.1970   0.4985 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1057] (net)     2  10.1087   0.0000   0.4985 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U617/IN1 (MUX21X1)   0.0475  -0.0027 &   0.4958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U617/Q (MUX21X1)   0.0532   0.0809   0.5767 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1061 (net)     1   8.7224   0.0000   0.5767 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/D (DFFX1)   0.0532  -0.0077 &   0.5689 f
  data arrival time                                                                    0.5689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0055     0.3024
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.0000   0.3024 r
  library hold time                                                        -0.0017     0.3006
  data required time                                                                   0.3006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3006
  data arrival time                                                                   -0.5689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_403_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_403_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  icache_1/lce/lce_cmd/data_r_reg_403_/CLK (DFFX1)                0.0798    0.0000     0.2987 r
  icache_1/lce/lce_cmd/data_r_reg_403_/Q (DFFX1)                  0.0376    0.1957     0.4944 f
  icache_1/lce/lce_cmd/data_r[403] (net)        2       5.7254              0.0000     0.4944 f
  icache_1/lce/lce_cmd/U575/IN2 (AO22X1)                          0.0376   -0.0008 &   0.4935 f
  icache_1/lce/lce_cmd/U575/Q (AO22X1)                            0.0354    0.0809     0.5744 f
  icache_1/lce/lce_cmd/n286 (net)               1       3.3198              0.0000     0.5744 f
  icache_1/lce/lce_cmd/data_r_reg_403_/D (DFFX1)                  0.0354    0.0000 &   0.5745 f
  data arrival time                                                                    0.5745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0061     0.2998
  icache_1/lce/lce_cmd/data_r_reg_403_/CLK (DFFX1)                          0.0000     0.2998 r
  library hold time                                                         0.0063     0.3062
  data required time                                                                   0.3062
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3062
  data arrival time                                                                   -0.5745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_45_/CLK (DFFX1)   0.1465   0.0000   0.3303 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_45_/Q (DFFX1)   0.0417   0.2080   0.5383 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[45] (net)     2   7.5380   0.0000   0.5383 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1024/IN1 (AO22X1)   0.0417  -0.0020 &   0.5363 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1024/Q (AO22X1)   0.0470   0.0866   0.6228 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n170 (net)     1   6.8824   0.0000   0.6228 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_45_/D (DFFX1)   0.0470  -0.0101 &   0.6127 f
  data arrival time                                                                    0.6127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0045     0.3328
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_45_/CLK (DFFX1)   0.0000   0.3328 r
  library hold time                                                         0.0117     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.6127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__499_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__499_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__499_/CLK (DFFX1)   0.1220   0.0000   0.3234 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__499_/Q (DFFX1)   0.0437   0.2069   0.5303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[499] (net)     2   8.3969   0.0000   0.5303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1240/IN1 (MUX21X1)   0.0437  -0.0027 &   0.5275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1240/Q (MUX21X1)   0.0523   0.0796   0.6072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n503 (net)     1   8.4482   0.0000   0.6072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__499_/D (DFFX1)   0.0523  -0.0056 &   0.6016 f
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                            -0.0058     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__499_/CLK (DFFX1)   0.0000   0.3249 r
  library hold time                                                         0.0083     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/CLK (DFFX1)   0.1312   0.0000   0.3215 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/Q (DFFX1)   0.0530   0.2144   0.5359 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[141] (net)     2  12.5485   0.0000   0.5359 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1638/IN1 (MUX21X1)   0.0530  -0.0093 &   0.5266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1638/Q (MUX21X1)   0.0592   0.0862   0.6128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n145 (net)     1  10.9069   0.0000   0.6128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/D (DFFX1)   0.0592  -0.0139 &   0.5989 f
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  clock reconvergence pessimism                                            -0.0055     0.3230
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/CLK (DFFX1)   0.0000   0.3230 r
  library hold time                                                         0.0075     0.3306
  data required time                                                                   0.3306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3306
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/tag_tv_r_reg_0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  icache_1/tag_tv_r_reg_0__7_/CLK (DFFX1)                         0.0977    0.0000     0.3410 r
  icache_1/tag_tv_r_reg_0__7_/QN (DFFX1)                          0.0711    0.1652     0.5061 r
  icache_1/n1028 (net)                          2      11.3097              0.0000     0.5061 r
  icache_1/icc_place178/INP (INVX0)                               0.0711    0.0002 &   0.5063 r
  icache_1/icc_place178/ZN (INVX0)                                0.0388    0.0280     0.5344 f
  icache_1/n1029 (net)                          1       2.6692              0.0000     0.5344 f
  icache_1/U379/IN2 (AO22X1)                                      0.0388   -0.0020 &   0.5324 f
  icache_1/U379/Q (AO22X1)                                        0.0428    0.0880     0.6204 f
  icache_1/n2062 (net)                          1       6.3228              0.0000     0.6204 f
  icache_1/tag_tv_r_reg_0__7_/D (DFFX1)                           0.0428   -0.0017 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  clock reconvergence pessimism                                            -0.0055     0.3429
  icache_1/tag_tv_r_reg_0__7_/CLK (DFFX1)                                   0.0000     0.3429 r
  library hold time                                                         0.0074     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/CLK (DFFX1)   0.1312   0.0000   0.3242 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/Q (DFFX1)   0.0464   0.2099   0.5341 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[51] (net)     2   9.5737   0.0000   0.5341 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U64/IN2 (MUX21X1)   0.0464  -0.0008 &   0.5334 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U64/Q (MUX21X1)   0.0516   0.0804   0.6137 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n55 (net)     1   8.0361   0.0000   0.6137 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/D (DFFX1)   0.0516  -0.0100 &   0.6037 f
  data arrival time                                                                    0.6037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                            -0.0055     0.3259
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/CLK (DFFX1)   0.0000   0.3259 r
  library hold time                                                         0.0094     0.3352
  data required time                                                                   0.3352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3352
  data arrival time                                                                   -0.6037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3132     0.3132
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.1458   0.0000   0.3132 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/Q (DFFX1)   0.0470   0.2116   0.5248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[494] (net)     2   9.8758   0.0000   0.5248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1245/IN1 (MUX21X1)   0.0470  -0.0058 &   0.5190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1245/Q (MUX21X1)   0.0530   0.0807   0.5997 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n498 (net)     1   8.6828   0.0000   0.5997 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/D (DFFX1)   0.0530  -0.0062 &   0.5936 f
  data arrival time                                                                    0.5936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0055     0.3149
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.0000   0.3149 r
  library hold time                                                         0.0101     0.3251
  data required time                                                                   0.3251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3251
  data arrival time                                                                   -0.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/eaddr_tl_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  icache_1/eaddr_tl_r_reg_1_/CLK (DFFX1)                          0.1289    0.0000     0.3306 r
  icache_1/eaddr_tl_r_reg_1_/Q (DFFX1)                            0.0389    0.2042     0.5348 f
  icache_1/eaddr_tl_r[1] (net)                  2       6.2854              0.0000     0.5348 f
  icache_1/U182/IN2 (AO22X1)                                      0.0389    0.0000 &   0.5349 f
  icache_1/U182/Q (AO22X1)                                        0.0378    0.0830     0.6179 f
  icache_1/n172 (net)                           1       4.1361              0.0000     0.6179 f
  icache_1/eaddr_tv_r_reg_1_/D (DFFX1)                            0.0378    0.0001 &   0.6179 f
  data arrival time                                                                    0.6179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0055     0.3365
  icache_1/eaddr_tv_r_reg_1_/CLK (DFFX1)                                    0.0000     0.3365 r
  library hold time                                                         0.0129     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.6179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3143     0.3143
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/CLK (DFFX1)   0.0917   0.0000   0.3143 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/Q (DFFX1)   0.0502   0.2066   0.5209 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[249] (net)     2  11.2695   0.0000   0.5209 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1518/IN1 (MUX21X1)   0.0502  -0.0072 &   0.5137 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1518/Q (MUX21X1)   0.0539   0.0820   0.5956 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n253 (net)     1   8.9927   0.0000   0.5956 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/D (DFFX1)   0.0539  -0.0070 &   0.5887 f
  data arrival time                                                                    0.5887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3214     0.3214
  clock reconvergence pessimism                                            -0.0058     0.3156
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/CLK (DFFX1)   0.0000   0.3156 r
  library hold time                                                         0.0045     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/CLK (DFFX1)   0.1325   0.0000   0.3338 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/Q (DFFX1)   0.0458   0.2096   0.5435 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[39] (net)     2   9.3312   0.0000   0.5435 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U77/IN2 (MUX21X1)   0.0458  -0.0008 &   0.5427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U77/Q (MUX21X1)   0.0423   0.0739   0.6166 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n43 (net)     1   5.2552   0.0000   0.6166 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/D (DFFX1)   0.0423  -0.0009 &   0.6157 f
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0055     0.3354
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0118     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  bp_fe_pc_gen_1/last_pc_reg_10_/CLK (DFFX1)                      0.1289    0.0000     0.3299 r
  bp_fe_pc_gen_1/last_pc_reg_10_/Q (DFFX1)                        0.0541    0.2150     0.5449 f
  bp_fe_pc_gen_1/last_pc[10] (net)              2      13.0373              0.0000     0.5449 f
  bp_fe_pc_gen_1/U1026/IN2 (MUX21X1)                              0.0541   -0.0123 &   0.5326 f
  bp_fe_pc_gen_1/U1026/Q (MUX21X1)                                0.0591    0.0879     0.6204 f
  bp_fe_pc_gen_1/n783 (net)                     1      11.1193              0.0000     0.6204 f
  bp_fe_pc_gen_1/last_pc_reg_10_/D (DFFX1)                        0.0591   -0.0132 &   0.6073 f
  data arrival time                                                                    0.6073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                            -0.0055     0.3313
  bp_fe_pc_gen_1/last_pc_reg_10_/CLK (DFFX1)                                0.0000     0.3313 r
  library hold time                                                         0.0074     0.3387
  data required time                                                                   0.3387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3387
  data arrival time                                                                   -0.6073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/CLK (DFFX1)   0.1312   0.0000   0.3221 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/Q (DFFX1)   0.0491   0.2118   0.5339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[95] (net)     2  10.8107   0.0000   0.5339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1692/IN1 (MUX21X1)   0.0491  -0.0055 &   0.5284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1692/Q (MUX21X1)   0.0509   0.0797   0.6080 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n99 (net)     1   7.8915   0.0000   0.6080 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/D (DFFX1)   0.0509  -0.0062 &   0.6019 f
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  clock reconvergence pessimism                                            -0.0055     0.3237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/CLK (DFFX1)   0.0000   0.3237 r
  library hold time                                                         0.0096     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__188_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3267     0.3267
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__188_/CLK (DFFX1)   0.1701   0.0000   0.3267 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__188_/Q (DFFX1)   0.0466   0.2134   0.5400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[728] (net)     2   9.7408   0.0000   0.5400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U986/IN1 (MUX21X1)   0.0466  -0.0034 &   0.5367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U986/Q (MUX21X1)   0.0464   0.0756   0.6123 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n732 (net)     1   6.3035   0.0000   0.6123 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__188_/D (DFFX1)   0.0464  -0.0015 &   0.6108 f
  data arrival time                                                                    0.6108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__188_/CLK (DFFX1)   0.0000   0.3286 r
  library hold time                                                         0.0135     0.3422
  data required time                                                                   0.3422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3422
  data arrival time                                                                   -0.6108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3162     0.3162
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/CLK (DFFX1)   0.0917   0.0000   0.3162 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/Q (DFFX1)   0.0539   0.2092   0.5254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[249] (net)     2  12.9542   0.0000   0.5254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1521/IN1 (MUX21X1)   0.0539  -0.0075 &   0.5179 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1521/Q (MUX21X1)   0.0608   0.0875   0.6054 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n253 (net)     1  11.5106   0.0000   0.6054 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/D (DFFX1)   0.0608  -0.0159 &   0.5895 f
  data arrival time                                                                    0.5895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  clock reconvergence pessimism                                            -0.0058     0.3176
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__249_/CLK (DFFX1)   0.0000   0.3176 r
  library hold time                                                         0.0032     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__193_/CLK (DFFX1)   0.1312   0.0000   0.3240 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__193_/Q (DFFX1)   0.0516   0.2135   0.5375 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[193] (net)     2  11.9180   0.0000   0.5375 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1579/IN1 (MUX21X1)   0.0516  -0.0100 &   0.5275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1579/Q (MUX21X1)   0.0574   0.0847   0.6122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n197 (net)     1  10.2551   0.0000   0.6122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__193_/D (DFFX1)   0.0574  -0.0099 &   0.6023 f
  data arrival time                                                                    0.6023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  clock reconvergence pessimism                                            -0.0055     0.3257
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__193_/CLK (DFFX1)   0.0000   0.3257 r
  library hold time                                                         0.0080     0.3336
  data required time                                                                   0.3336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3336
  data arrival time                                                                   -0.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_req/miss_addr_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  icache_1/lce/lce_req/miss_addr_r_reg_10_/CLK (DFFX1)            0.1326    0.0000     0.3353 r
  icache_1/lce/lce_req/miss_addr_r_reg_10_/Q (DFFX1)              0.0490    0.2118     0.5471 f
  icache_1/lce/lce_req/lce_resp_o[10] (net)     3      10.7660              0.0000     0.5471 f
  icache_1/lce/lce_req/U72/IN4 (AO22X1)                           0.0490    0.0001 &   0.5472 f
  icache_1/lce/lce_req/U72/Q (AO22X1)                             0.0341    0.0721     0.6193 f
  icache_1/lce/lce_req/n53 (net)                1       2.8542              0.0000     0.6193 f
  icache_1/lce/lce_req/miss_addr_r_reg_10_/D (DFFX1)              0.0341    0.0000 &   0.6193 f
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0055     0.3369
  icache_1/lce/lce_req/miss_addr_r_reg_10_/CLK (DFFX1)                      0.0000     0.3369 r
  library hold time                                                         0.0138     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_460_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_460_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2911     0.2911
  icache_1/lce/lce_cmd/data_r_reg_460_/CLK (DFFX1)                0.0672    0.0000     0.2911 r
  icache_1/lce/lce_cmd/data_r_reg_460_/Q (DFFX1)                  0.0345    0.1912     0.4823 f
  icache_1/lce/lce_cmd/data_r[460] (net)        2       4.3779              0.0000     0.4823 f
  icache_1/lce/lce_cmd/U642/IN2 (AO22X1)                          0.0345    0.0000 &   0.4824 f
  icache_1/lce/lce_cmd/U642/Q (AO22X1)                            0.0387    0.0831     0.5654 f
  icache_1/lce/lce_cmd/n172 (net)               1       4.5037              0.0000     0.5654 f
  icache_1/lce/lce_cmd/data_r_reg_460_/D (DFFX1)                  0.0387   -0.0006 &   0.5648 f
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2982     0.2982
  clock reconvergence pessimism                                            -0.0061     0.2921
  icache_1/lce/lce_cmd/data_r_reg_460_/CLK (DFFX1)                          0.0000     0.2921 r
  library hold time                                                         0.0041     0.2961
  data required time                                                                   0.2961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2961
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_418_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_418_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3300     0.3300
  icache_1/lce/lce_cmd/data_r_reg_418_/CLK (DFFX1)                0.1475    0.0000     0.3300 r
  icache_1/lce/lce_cmd/data_r_reg_418_/Q (DFFX1)                  0.0387    0.2057     0.5356 f
  icache_1/lce/lce_cmd/data_r[418] (net)        2       6.2440              0.0000     0.5356 f
  icache_1/lce/lce_cmd/U592/IN2 (AO22X1)                          0.0387   -0.0015 &   0.5342 f
  icache_1/lce/lce_cmd/U592/Q (AO22X1)                            0.0383    0.0835     0.6177 f
  icache_1/lce/lce_cmd/n256 (net)               1       4.3821              0.0000     0.6177 f
  icache_1/lce/lce_cmd/data_r_reg_418_/D (DFFX1)                  0.0383   -0.0035 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3378     0.3378
  clock reconvergence pessimism                                            -0.0061     0.3317
  icache_1/lce/lce_cmd/data_r_reg_418_/CLK (DFFX1)                          0.0000     0.3317 r
  library hold time                                                         0.0138     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/CLK (DFFX1)   0.0917   0.0000   0.3145 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/Q (DFFX1)   0.0532   0.2087   0.5231 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[167] (net)     2  12.6249   0.0000   0.5231 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1612/IN1 (MUX21X1)   0.0532  -0.0080 &   0.5151 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1612/Q (MUX21X1)   0.0581   0.0854   0.6005 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n171 (net)     1  10.4859   0.0000   0.6005 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/D (DFFX1)   0.0581  -0.0123 &   0.5883 f
  data arrival time                                                                    0.5883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  clock reconvergence pessimism                                            -0.0058     0.3158
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/CLK (DFFX1)   0.0000   0.3158 r
  library hold time                                                         0.0038     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.5883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  bp_fe_pc_gen_1/last_pc_reg_41_/CLK (DFFX1)                      0.0963    0.0000     0.3228 r
  bp_fe_pc_gen_1/last_pc_reg_41_/Q (DFFX1)                        0.0546    0.2104     0.5332 f
  bp_fe_pc_gen_1/last_pc[41] (net)              2      13.2609              0.0000     0.5332 f
  bp_fe_pc_gen_1/U929/IN1 (MUX21X1)                               0.0546   -0.0079 &   0.5253 f
  bp_fe_pc_gen_1/U929/Q (MUX21X1)                                 0.0605    0.0874     0.6127 f
  bp_fe_pc_gen_1/n689 (net)                     1      11.3698              0.0000     0.6127 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/D (DFFX1)                 0.0605   -0.0144 &   0.5982 f
  data arrival time                                                                    0.5982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3258
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/CLK (DFFX1)                         0.0000     0.3258 r
  library hold time                                                         0.0038     0.3295
  data required time                                                                   0.3295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3295
  data arrival time                                                                   -0.5982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/CLK (DFFX1)   0.1312   0.0000   0.3236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/Q (DFFX1)   0.0484   0.2113   0.5349 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[930] (net)     2  10.5052   0.0000   0.5349 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U759/IN1 (MUX21X1)   0.0484  -0.0044 &   0.5306 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U759/Q (MUX21X1)   0.0541   0.0817   0.6123 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n934 (net)     1   9.0497   0.0000   0.6123 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/D (DFFX1)   0.0541  -0.0095 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  clock reconvergence pessimism                                            -0.0055     0.3253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/CLK (DFFX1)   0.0000   0.3253 r
  library hold time                                                         0.0088     0.3340
  data required time                                                                   0.3340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3340
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3164     0.3164
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/CLK (DFFX1)   0.1164   0.0000   0.3164 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/Q (DFFX1)   0.0387   0.2022   0.5186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[40] (net)     2   6.1760   0.0000   0.5186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U224/IN2 (MUX21X2)   0.0387   0.0001 &   0.5186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U224/Q (MUX21X2)   0.0405   0.0805   0.5991 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n144 (net)     1   4.6507   0.0000   0.5991 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/D (DFFX1)   0.0405  -0.0014 &   0.5977 f
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0045     0.3186
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/CLK (DFFX1)   0.0000   0.3186 r
  library hold time                                                         0.0103     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__316_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__316_/CLK (DFFX1)   0.1312   0.0000   0.3217 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__316_/Q (DFFX1)   0.0533   0.2147   0.5363 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[316] (net)     2  12.6873   0.0000   0.5363 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1443/IN1 (MUX21X1)   0.0533  -0.0093 &   0.5270 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1443/Q (MUX21X1)   0.0586   0.0858   0.6129 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n320 (net)     1  10.6870   0.0000   0.6129 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__316_/D (DFFX1)   0.0586  -0.0132 &   0.5997 f
  data arrival time                                                                    0.5997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3288     0.3288
  clock reconvergence pessimism                                            -0.0055     0.3232
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__316_/CLK (DFFX1)   0.0000   0.3232 r
  library hold time                                                         0.0077     0.3309
  data required time                                                                   0.3309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3309
  data arrival time                                                                   -0.5997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/CLK (DFFX1)   0.1312   0.0000   0.3238 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/Q (DFFX1)   0.0568   0.2170   0.5408 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[938] (net)     2  14.2106   0.0000   0.5408 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U749/IN1 (MUX21X1)   0.0568  -0.0114 &   0.5294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U749/Q (MUX21X1)   0.0611   0.0883   0.6177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n942 (net)     1  11.5965   0.0000   0.6177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/D (DFFX1)   0.0611  -0.0163 &   0.6013 f
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  clock reconvergence pessimism                                            -0.0055     0.3255
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/CLK (DFFX1)   0.0000   0.3255 r
  library hold time                                                         0.0071     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/Q (DFFX1)   0.0453   0.2033   0.5167 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1015] (net)     2   9.1027   0.0000   0.5167 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U664/IN1 (MUX21X1)   0.0453  -0.0007 &   0.5161 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U664/Q (MUX21X1)   0.0480   0.0767   0.5928 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1019 (net)     1   6.8927   0.0000   0.5928 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/D (DFFX1)   0.0480  -0.0036 &   0.5892 f
  data arrival time                                                                    0.5892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3148
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0000   0.3148 r
  library hold time                                                         0.0056     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/CLK (DFFX1)   0.1698   0.0000   0.3263 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/Q (DFFX1)   0.0461   0.2130   0.5393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1022] (net)     2   9.5053   0.0000   0.5393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U659/IN1 (MUX21X1)   0.0461  -0.0017 &   0.5375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U659/Q (MUX21X1)   0.0509   0.0791   0.6167 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1026 (net)     1   7.9175   0.0000   0.6167 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/D (DFFX1)   0.0509  -0.0071 &   0.6095 f
  data arrival time                                                                    0.6095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  clock reconvergence pessimism                                            -0.0055     0.3283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/CLK (DFFX1)   0.0000   0.3283 r
  library hold time                                                         0.0124     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.6095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/CLK (DFFX1)   0.1164   0.0000   0.3160 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/Q (DFFX1)   0.0377   0.2014   0.5174 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[44] (net)     2   5.7695   0.0000   0.5174 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U222/IN2 (MUX21X2)   0.0377   0.0001 &   0.5174 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U222/Q (MUX21X2)   0.0408   0.0798   0.5972 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n148 (net)     1   4.2959   0.0000   0.5972 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/D (DFFX1)   0.0408   0.0001 &   0.5973 f
  data arrival time                                                                    0.5973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  clock reconvergence pessimism                                            -0.0045     0.3182
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/CLK (DFFX1)   0.0000   0.3182 r
  library hold time                                                         0.0103     0.3284
  data required time                                                                   0.3284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3284
  data arrival time                                                                   -0.5973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/metadata_mem/notmacro_synth/addr_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/addr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_2_/CLK (DFFX1)   0.0977   0.0000     0.3456 r
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_2_/Q (DFFX1)    0.0492    0.2069     0.5525 f
  icache_1/metadata_mem/notmacro_synth/addr_r[2] (net)     2  10.8622       0.0000     0.5525 f
  icache_1/metadata_mem/notmacro_synth/U51/IN1 (MUX21X1)          0.0492   -0.0008 &   0.5517 f
  icache_1/metadata_mem/notmacro_synth/U51/Q (MUX21X1)            0.0438    0.0749     0.6266 f
  icache_1/metadata_mem/notmacro_synth/n57 (net)     1   5.7383             0.0000     0.6266 f
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_2_/D (DFFX1)    0.0438   -0.0028 &   0.6238 f
  data arrival time                                                                    0.6238

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                            -0.0055     0.3477
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_2_/CLK (DFFX1)            0.0000     0.3477 r
  library hold time                                                         0.0072     0.3549
  data required time                                                                   0.3549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3549
  data arrival time                                                                   -0.6238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  icache_1/lce/lce_cmd/data_r_reg_423_/CLK (DFFX1)                0.0672    0.0000     0.2926 r
  icache_1/lce/lce_cmd/data_r_reg_423_/Q (DFFX1)                  0.0440    0.1986     0.4912 f
  icache_1/lce/lce_cmd/data_r[423] (net)        2       8.5066              0.0000     0.4912 f
  icache_1/lce/lce_cmd/U597/IN2 (AO22X1)                          0.0440   -0.0052 &   0.4860 f
  icache_1/lce/lce_cmd/U597/Q (AO22X1)                            0.0384    0.0844     0.5704 f
  icache_1/lce/lce_cmd/n246 (net)               1       4.3662              0.0000     0.5704 f
  icache_1/lce/lce_cmd/data_r_reg_423_/D (DFFX1)                  0.0384   -0.0039 &   0.5665 f
  data arrival time                                                                    0.5665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0061     0.2935
  icache_1/lce/lce_cmd/data_r_reg_423_/CLK (DFFX1)                          0.0000     0.2935 r
  library hold time                                                         0.0041     0.2976
  data required time                                                                   0.2976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2976
  data arrival time                                                                   -0.5665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__438_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__438_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__438_/CLK (DFFX1)   0.1312   0.0000   0.3201 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__438_/Q (DFFX1)   0.0445   0.2086   0.5287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[977] (net)     2   8.7271   0.0000   0.5287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U706/IN1 (MUX21X1)   0.0445  -0.0014 &   0.5273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U706/Q (MUX21X1)   0.0530   0.0802   0.6075 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n981 (net)     1   8.6794   0.0000   0.6075 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__438_/D (DFFX1)   0.0530  -0.0079 &   0.5996 f
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                            -0.0055     0.3216
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__438_/CLK (DFFX1)   0.0000   0.3216 r
  library hold time                                                         0.0090     0.3307
  data required time                                                                   0.3307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3307
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_306_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_306_/CLK (DFFX1)   0.1466   0.0000   0.3298 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_306_/Q (DFFX1)   0.0412   0.2076   0.5374 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[306] (net)     2   7.3080   0.0000   0.5374 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U738/IN1 (AO22X1)   0.0412  -0.0015 &   0.5359 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U738/Q (AO22X1)   0.0443   0.0844   0.6203 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n692 (net)     1   5.9827   0.0000   0.6203 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_306_/D (DFFX1)   0.0443  -0.0068 &   0.6135 f
  data arrival time                                                                    0.6135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0045     0.3323
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_306_/CLK (DFFX1)   0.0000   0.3323 r
  library hold time                                                         0.0123     0.3446
  data required time                                                                   0.3446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3446
  data arrival time                                                                   -0.6135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__191_/CLK (DFFX1)   0.0917   0.0000   0.3151 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__191_/Q (DFFX1)   0.0474   0.2047   0.5198 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[730] (net)     2  10.0344   0.0000   0.5198 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U980/IN1 (MUX21X1)   0.0474  -0.0043 &   0.5155 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U980/Q (MUX21X1)   0.0523   0.0805   0.5960 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n734 (net)     1   8.4956   0.0000   0.5960 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__191_/D (DFFX1)   0.0523  -0.0057 &   0.5902 f
  data arrival time                                                                    0.5902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3222     0.3222
  clock reconvergence pessimism                                            -0.0058     0.3164
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__191_/CLK (DFFX1)   0.0000   0.3164 r
  library hold time                                                         0.0048     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.5902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_24_/CLK (DFFX1)   0.1439   0.0000   0.3295 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_24_/Q (DFFX1)   0.0400   0.2064   0.5359 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[24] (net)     2   6.7838   0.0000   0.5359 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1048/IN1 (AO22X1)   0.0400  -0.0032 &   0.5327 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1048/Q (AO22X1)   0.0430   0.0832   0.6159 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n128 (net)     1   5.5330   0.0000   0.6159 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_24_/D (DFFX1)   0.0430  -0.0026 &   0.6134 f
  data arrival time                                                                    0.6134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3365     0.3365
  clock reconvergence pessimism                                            -0.0045     0.3320
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_24_/CLK (DFFX1)   0.0000   0.3320 r
  library hold time                                                         0.0124     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  icache_1/lce/lce_cmd/data_r_reg_19_/CLK (DFFX1)                 0.0798    0.0000     0.2991 r
  icache_1/lce/lce_cmd/data_r_reg_19_/Q (DFFX1)                   0.0381    0.1960     0.4951 f
  icache_1/lce/lce_cmd/data_r[19] (net)         2       5.9007              0.0000     0.4951 f
  icache_1/lce/lce_cmd/U111/IN2 (AO22X1)                          0.0381    0.0001 &   0.4952 f
  icache_1/lce/lce_cmd/U111/Q (AO22X1)                            0.0369    0.0821     0.5773 f
  icache_1/lce/lce_cmd/n1062 (net)              1       3.8072              0.0000     0.5773 f
  icache_1/lce/lce_cmd/data_r_reg_19_/D (DFFX1)                   0.0369   -0.0019 &   0.5753 f
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3064     0.3064
  clock reconvergence pessimism                                            -0.0061     0.3003
  icache_1/lce/lce_cmd/data_r_reg_19_/CLK (DFFX1)                           0.0000     0.3003 r
  library hold time                                                         0.0061     0.3063
  data required time                                                                   0.3063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3063
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/CLK (DFFX1)   0.0917   0.0000   0.3158 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/Q (DFFX1)   0.0482   0.2053   0.5210 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[569] (net)     2  10.3820   0.0000   0.5210 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1160/IN1 (MUX21X1)   0.0482  -0.0070 &   0.5140 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1160/Q (MUX21X1)   0.0521   0.0805   0.5945 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n573 (net)     1   8.4159   0.0000   0.5945 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/D (DFFX1)   0.0521  -0.0035 &   0.5910 f
  data arrival time                                                                    0.5910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  clock reconvergence pessimism                                            -0.0058     0.3172
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/CLK (DFFX1)   0.0000   0.3172 r
  library hold time                                                         0.0049     0.3220
  data required time                                                                   0.3220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3220
  data arrival time                                                                   -0.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__266_/CLK (DFFX1)   0.1159   0.0000   0.3269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__266_/Q (DFFX1)   0.0498   0.2101   0.5370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[806] (net)     2  11.0923   0.0000   0.5370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U899/IN1 (MUX21X1)   0.0498  -0.0079 &   0.5291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U899/Q (MUX21X1)   0.0528   0.0814   0.6104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n810 (net)     1   8.7063   0.0000   0.6104 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__266_/D (DFFX1)   0.0528  -0.0053 &   0.6051 f
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  clock reconvergence pessimism                                            -0.0055     0.3286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__266_/CLK (DFFX1)   0.0000   0.3286 r
  library hold time                                                         0.0075     0.3361
  data required time                                                                   0.3361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3361
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/CLK (DFFX1)   0.0480   0.0000   0.3015 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/Q (DFFX1)   0.0491   0.1982   0.4996 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1074] (net)     2  10.8492   0.0000   0.4996 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U599/IN1 (MUX21X1)   0.0491  -0.0071 &   0.4925 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U599/Q (MUX21X1)   0.0592   0.0855   0.5780 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1078 (net)     1  10.9416   0.0000   0.5780 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/D (DFFX1)   0.0592  -0.0094 &   0.5685 f
  data arrival time                                                                    0.5685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0055     0.3023
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/CLK (DFFX1)   0.0000   0.3023 r
  library hold time                                                        -0.0028     0.2995
  data required time                                                                   0.2995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2995
  data arrival time                                                                   -0.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/CLK (DFFX1)   0.0917   0.0000   0.3145 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/Q (DFFX1)   0.0552   0.2101   0.5246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[707] (net)     2  13.5261   0.0000   0.5246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1010/IN1 (MUX21X1)   0.0552  -0.0110 &   0.5136 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1010/Q (MUX21X1)   0.0559   0.0843   0.5979 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n711 (net)     1   9.6879   0.0000   0.5979 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/D (DFFX1)   0.0559  -0.0088 &   0.5891 f
  data arrival time                                                                    0.5891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  clock reconvergence pessimism                                            -0.0058     0.3159
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/CLK (DFFX1)   0.0000   0.3159 r
  library hold time                                                         0.0042     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/Q (DFFX1)   0.0589   0.2164   0.5353 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[1] (net)     3  15.1807   0.0000   0.5353 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U172/IN2 (MUX21X1)   0.0589  -0.0068 &   0.5285 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U172/Q (MUX21X1)   0.0394   0.0742   0.6027 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n105 (net)     1   4.2362   0.0000   0.6027 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/D (DFFX1)   0.0394  -0.0018 &   0.6009 f
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0106     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__0_/CLK (DFFX1)   0.1164   0.0000   0.3170 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__0_/Q (DFFX1)   0.0385   0.2020   0.5190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[30] (net)     2   6.1055   0.0000   0.5190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U230/IN2 (MUX21X2)   0.0385   0.0001 &   0.5191 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U230/Q (MUX21X2)   0.0404   0.0796   0.5987 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n134 (net)     1   3.9837   0.0000   0.5987 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__0_/D (DFFX1)   0.0404   0.0000 &   0.5987 f
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0045     0.3193
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__0_/CLK (DFFX1)   0.0000   0.3193 r
  library hold time                                                         0.0103     0.3296
  data required time                                                                   0.3296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3296
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/CLK (DFFX1)   0.1312   0.0000   0.3239 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/Q (DFFX1)   0.0525   0.2141   0.5380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[962] (net)     2  12.3246   0.0000   0.5380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U726/IN1 (MUX21X1)   0.0525  -0.0065 &   0.5315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U726/Q (MUX21X1)   0.0568   0.0848   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n966 (net)     1  10.2333   0.0000   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/D (DFFX1)   0.0568  -0.0135 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  clock reconvergence pessimism                                            -0.0055     0.3256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/CLK (DFFX1)   0.0000   0.3256 r
  library hold time                                                         0.0081     0.3337
  data required time                                                                   0.3337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3337
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2901     0.2901
  icache_1/lce/lce_cmd/data_r_reg_248_/CLK (DFFX1)                0.0672    0.0000     0.2901 r
  icache_1/lce/lce_cmd/data_r_reg_248_/Q (DFFX1)                  0.0354    0.1919     0.4820 f
  icache_1/lce/lce_cmd/data_r[248] (net)        2       4.7345              0.0000     0.4820 f
  icache_1/lce/lce_cmd/U386/IN2 (AO22X1)                          0.0354    0.0000 &   0.4820 f
  icache_1/lce/lce_cmd/U386/Q (AO22X1)                            0.0383    0.0823     0.5643 f
  icache_1/lce/lce_cmd/n600 (net)               1       4.1027              0.0000     0.5643 f
  icache_1/lce/lce_cmd/data_r_reg_248_/D (DFFX1)                  0.0383    0.0000 &   0.5644 f
  data arrival time                                                                    0.5644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2972     0.2972
  clock reconvergence pessimism                                            -0.0061     0.2911
  icache_1/lce/lce_cmd/data_r_reg_248_/CLK (DFFX1)                          0.0000     0.2911 r
  library hold time                                                         0.0041     0.2952
  data required time                                                                   0.2952
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2952
  data arrival time                                                                   -0.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/tag_tv_r_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  icache_1/tag_tv_r_reg_1__1_/CLK (DFFX1)                         0.0977    0.0000     0.3413 r
  icache_1/tag_tv_r_reg_1__1_/Q (DFFX1)                           0.0351    0.1964     0.5377 f
  icache_1/tag_tv_r[13] (net)                   1       4.6274              0.0000     0.5377 f
  icache_1/U352/IN2 (AO22X1)                                      0.0351   -0.0001 &   0.5375 f
  icache_1/U352/Q (AO22X1)                                        0.0378    0.0833     0.6208 f
  icache_1/n2080 (net)                          1       4.5452              0.0000     0.6208 f
  icache_1/tag_tv_r_reg_1__1_/D (DFFX1)                           0.0378    0.0001 &   0.6209 f
  data arrival time                                                                    0.6209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  clock reconvergence pessimism                                            -0.0055     0.3433
  icache_1/tag_tv_r_reg_1__1_/CLK (DFFX1)                                   0.0000     0.3433 r
  library hold time                                                         0.0084     0.3517
  data required time                                                                   0.3517
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3517
  data arrival time                                                                   -0.6209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  icache_1/lce/lce_cmd/data_r_reg_108_/CLK (DFFX1)                0.0672    0.0000     0.2925 r
  icache_1/lce/lce_cmd/data_r_reg_108_/Q (DFFX1)                  0.0390    0.1948     0.4873 f
  icache_1/lce/lce_cmd/data_r[108] (net)        2       6.3111              0.0000     0.4873 f
  icache_1/lce/lce_cmd/U218/IN2 (AO22X1)                          0.0390   -0.0006 &   0.4868 f
  icache_1/lce/lce_cmd/U218/Q (AO22X1)                            0.0346    0.0806     0.5674 f
  icache_1/lce/lce_cmd/n882 (net)               1       3.0817              0.0000     0.5674 f
  icache_1/lce/lce_cmd/data_r_reg_108_/D (DFFX1)                  0.0346    0.0000 &   0.5674 f
  data arrival time                                                                    0.5674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  clock reconvergence pessimism                                            -0.0061     0.2935
  icache_1/lce/lce_cmd/data_r_reg_108_/CLK (DFFX1)                          0.0000     0.2935 r
  library hold time                                                         0.0047     0.2981
  data required time                                                                   0.2981
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2981
  data arrival time                                                                   -0.5674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_179_/CLK (DFFX1)   0.1466   0.0000   0.3298 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_179_/Q (DFFX1)   0.0402   0.2068   0.5365 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[179] (net)     2   6.8677   0.0000   0.5365 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U877/IN1 (AO22X1)   0.0402   0.0001 &   0.5367 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U877/Q (AO22X1)   0.0425   0.0829   0.6195 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n438 (net)     1   5.3674   0.0000   0.6195 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_179_/D (DFFX1)   0.0425  -0.0052 &   0.6143 f
  data arrival time                                                                    0.6143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0045     0.3322
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_179_/CLK (DFFX1)   0.0000   0.3322 r
  library hold time                                                         0.0127     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__1_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__1_/Q (DFFX1)   0.0525   0.2121   0.5310 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[57] (net)     3  12.3244   0.0000   0.5310 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U184/IN2 (MUX21X1)   0.0525  -0.0018 &   0.5292 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U184/Q (MUX21X1)   0.0393   0.0727   0.6020 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n161 (net)     1   4.1725   0.0000   0.6020 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__1_/D (DFFX1)   0.0393  -0.0008 &   0.6012 f
  data arrival time                                                                    0.6012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0106     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.6012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: icache_1/addr_tv_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3396     0.3396
  icache_1/addr_tv_r_reg_13_/CLK (DFFX1)                          0.0977    0.0000     0.3396 r
  icache_1/addr_tv_r_reg_13_/Q (DFFX1)                            0.0390    0.1996     0.5392 f
  icache_1/addr_tv_r[13] (net)                  2       6.3288              0.0000     0.5392 f
  icache_1/lce/miss_addr_i[13] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5392 f
  icache_1/lce/miss_addr_i[13] (net)                    6.3288              0.0000     0.5392 f
  icache_1/lce/lce_req/miss_addr_i[13] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5392 f
  icache_1/lce/lce_req/miss_addr_i[13] (net)            6.3288              0.0000     0.5392 f
  icache_1/lce/lce_req/U69/IN2 (AO22X1)                           0.0390   -0.0009 &   0.5383 f
  icache_1/lce/lce_req/U69/Q (AO22X1)                             0.0389    0.0823     0.6207 f
  icache_1/lce/lce_req/n59 (net)                1       3.8256              0.0000     0.6207 f
  icache_1/lce/lce_req/miss_addr_r_reg_13_/D (DFFX1)              0.0389   -0.0013 &   0.6194 f
  data arrival time                                                                    0.6194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  clock reconvergence pessimism                                            -0.0055     0.3419
  icache_1/lce/lce_req/miss_addr_r_reg_13_/CLK (DFFX1)                      0.0000     0.3419 r
  library hold time                                                         0.0082     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.1159   0.0000   0.3270 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/Q (DFFX1)   0.0469   0.2081   0.5351 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[52] (net)     2   9.8234   0.0000   0.5351 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U63/IN2 (MUX21X1)   0.0469  -0.0008 &   0.5343 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U63/Q (MUX21X1)   0.0438   0.0744   0.6087 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n56 (net)     1   5.3593   0.0000   0.6087 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/D (DFFX1)   0.0438  -0.0012 &   0.6075 f
  data arrival time                                                                    0.6075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3287
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.0000   0.3287 r
  library hold time                                                         0.0095     0.3382
  data required time                                                                   0.3382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3382
  data arrival time                                                                   -0.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: icache_1/addr_tv_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/addr_tv_r_reg_3_/CLK (DFFX1)                           0.1326    0.0000     0.3354 r
  icache_1/addr_tv_r_reg_3_/Q (DFFX1)                             0.0508    0.2131     0.5485 f
  icache_1/addr_tv_r[3] (net)                   3      11.5689              0.0000     0.5485 f
  icache_1/U335/IN4 (AO22X1)                                      0.0508    0.0001 &   0.5486 f
  icache_1/U335/Q (AO22X1)                                        0.0331    0.0718     0.6204 f
  icache_1/n124 (net)                           1       2.5142              0.0000     0.6204 f
  icache_1/addr_tv_r_reg_3_/D (DFFX1)                             0.0331    0.0000 &   0.6204 f
  data arrival time                                                                    0.6204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/addr_tv_r_reg_3_/CLK (DFFX1)                                     0.0000     0.3370 r
  library hold time                                                         0.0140     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.6204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_371_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_371_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_371_/CLK (DFFX1)   0.1465   0.0000   0.3298 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_371_/Q (DFFX1)   0.0397   0.2064   0.5361 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[371] (net)     2   6.6367   0.0000   0.5361 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U667/IN1 (AO22X1)   0.0397  -0.0011 &   0.5351 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U667/Q (AO22X1)   0.0436   0.0836   0.6187 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n822 (net)     1   5.7273   0.0000   0.6187 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_371_/D (DFFX1)   0.0436  -0.0046 &   0.6141 f
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0045     0.3323
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_371_/CLK (DFFX1)   0.0000   0.3323 r
  library hold time                                                         0.0125     0.3447
  data required time                                                                   0.3447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3447
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3163     0.3163
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0917   0.0000   0.3163 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/Q (DFFX1)   0.0460   0.2038   0.5201 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[774] (net)     2   9.4191   0.0000   0.5201 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U932/IN1 (MUX21X1)   0.0460  -0.0036 &   0.5164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U932/Q (MUX21X1)   0.0497   0.0783   0.5947 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n778 (net)     1   7.4833   0.0000   0.5947 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/D (DFFX1)   0.0497  -0.0023 &   0.5924 f
  data arrival time                                                                    0.5924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  clock reconvergence pessimism                                            -0.0058     0.3177
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0000   0.3177 r
  library hold time                                                         0.0053     0.3230
  data required time                                                                   0.3230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3230
  data arrival time                                                                   -0.5924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.1159   0.0000   0.3270 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/Q (DFFX1)   0.0533   0.2125   0.5395 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[68] (net)     2  12.6628   0.0000   0.5395 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U46/IN2 (MUX21X1)   0.0533  -0.0035 &   0.5359 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U46/Q (MUX21X1)   0.0426   0.0748   0.6107 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n72 (net)     1   4.9814   0.0000   0.6107 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/D (DFFX1)   0.0426  -0.0029 &   0.6078 f
  data arrival time                                                                    0.6078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0055     0.3287
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.0000   0.3287 r
  library hold time                                                         0.0098     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_275_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_275_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  icache_1/lce/lce_cmd/data_r_reg_275_/CLK (DFFX1)                0.0798    0.0000     0.2981 r
  icache_1/lce/lce_cmd/data_r_reg_275_/Q (DFFX1)                  0.0409    0.1983     0.4964 f
  icache_1/lce/lce_cmd/data_r[275] (net)        2       7.1404              0.0000     0.4964 f
  icache_1/lce/lce_cmd/U419/IN2 (AO22X1)                          0.0409   -0.0020 &   0.4944 f
  icache_1/lce/lce_cmd/U419/Q (AO22X1)                            0.0370    0.0828     0.5771 f
  icache_1/lce/lce_cmd/n546 (net)               1       3.8812              0.0000     0.5771 f
  icache_1/lce/lce_cmd/data_r_reg_275_/D (DFFX1)                  0.0370   -0.0025 &   0.5746 f
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  clock reconvergence pessimism                                            -0.0061     0.2992
  icache_1/lce/lce_cmd/data_r_reg_275_/CLK (DFFX1)                          0.0000     0.2992 r
  library hold time                                                         0.0060     0.3052
  data required time                                                                   0.3052
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3052
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/eaddr_tl_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  icache_1/eaddr_tl_r_reg_60_/CLK (DFFX1)                         0.0964    0.0000     0.3242 r
  icache_1/eaddr_tl_r_reg_60_/Q (DFFX1)                           0.0444    0.2034     0.5276 f
  icache_1/eaddr_tl_r[60] (net)                 2       8.6844              0.0000     0.5276 f
  icache_1/U986/IN4 (AO22X1)                                      0.0444   -0.0017 &   0.5259 f
  icache_1/U986/Q (AO22X1)                                        0.0459    0.0802     0.6061 f
  icache_1/n529 (net)                           1       7.0774              0.0000     0.6061 f
  icache_1/eaddr_tl_r_reg_60_/D (DFFX1)                           0.0459   -0.0028 &   0.6032 f
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3328     0.3328
  clock reconvergence pessimism                                            -0.0055     0.3272
  icache_1/eaddr_tl_r_reg_60_/CLK (DFFX1)                                   0.0000     0.3272 r
  library hold time                                                         0.0066     0.3339
  data required time                                                                   0.3339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3339
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__446_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__446_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__446_/CLK (DFFX1)   0.0849   0.0000   0.3114 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__446_/Q (DFFX1)   0.0527   0.2073   0.5187 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[986] (net)     2  12.4104   0.0000   0.5187 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U699/IN1 (MUX21X1)   0.0527  -0.0068 &   0.5119 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U699/Q (MUX21X1)   0.0503   0.0799   0.5918 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n990 (net)     1   7.6358   0.0000   0.5918 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__446_/D (DFFX1)   0.0503  -0.0054 &   0.5865 f
  data arrival time                                                                    0.5865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  clock reconvergence pessimism                                            -0.0058     0.3127
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__446_/CLK (DFFX1)   0.0000   0.3127 r
  library hold time                                                         0.0044     0.3171
  data required time                                                                   0.3171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3171
  data arrival time                                                                   -0.5865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/CLK (DFFX1)   0.1312   0.0000   0.3219 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/Q (DFFX1)   0.0519   0.2136   0.5355 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[321] (net)     2  12.0255   0.0000   0.5355 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1438/IN1 (MUX21X1)   0.0519  -0.0079 &   0.5276 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1438/Q (MUX21X1)   0.0585   0.0855   0.6131 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n325 (net)     1  10.6499   0.0000   0.6131 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/D (DFFX1)   0.0585  -0.0125 &   0.6006 f
  data arrival time                                                                    0.6006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3290     0.3290
  clock reconvergence pessimism                                            -0.0055     0.3235
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/CLK (DFFX1)   0.0000   0.3235 r
  library hold time                                                         0.0077     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/Q (DFFX1)   0.0511   0.2111   0.5300 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[19] (net)     3  11.6704   0.0000   0.5300 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U135/IN2 (MUX21X1)   0.0511  -0.0005 &   0.5295 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U135/Q (MUX21X1)   0.0418   0.0749   0.6044 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n123 (net)     1   5.2383   0.0000   0.6044 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/D (DFFX1)   0.0418  -0.0038 &   0.6007 f
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0101     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.1846   0.0000   0.3377 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/Q (DFFX1)   0.0501   0.2170   0.5547 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[14] (net)     2  11.2788   0.0000   0.5547 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U106/IN1 (MUX21X1)   0.0501  -0.0057 &   0.5490 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U106/Q (MUX21X1)   0.0572   0.0842   0.6332 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n18 (net)     1  10.1911   0.0000   0.6332 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/D (DFFX1)   0.0572  -0.0117 &   0.6215 f
  data arrival time                                                                    0.6215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  clock reconvergence pessimism                                            -0.0055     0.3399
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.0000   0.3399 r
  library hold time                                                         0.0121     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.6215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__378_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__378_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__378_/CLK (DFFX1)   0.0849   0.0000   0.3116 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__378_/Q (DFFX1)   0.0489   0.2047   0.5162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[918] (net)     2  10.6878   0.0000   0.5162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U775/IN1 (MUX21X1)   0.0489  -0.0025 &   0.5137 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U775/Q (MUX21X1)   0.0481   0.0775   0.5912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n922 (net)     1   6.8844   0.0000   0.5912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__378_/D (DFFX1)   0.0481  -0.0041 &   0.5871 f
  data arrival time                                                                    0.5871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  clock reconvergence pessimism                                            -0.0058     0.3129
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__378_/CLK (DFFX1)   0.0000   0.3129 r
  library hold time                                                         0.0048     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2992     0.2992
  icache_1/lce/lce_cmd/data_r_reg_463_/CLK (DFFX1)                0.0798    0.0000     0.2992 r
  icache_1/lce/lce_cmd/data_r_reg_463_/Q (DFFX1)                  0.0383    0.1962     0.4954 f
  icache_1/lce/lce_cmd/data_r[463] (net)        2       5.9930              0.0000     0.4954 f
  icache_1/lce/lce_cmd/U646/IN2 (AO22X1)                          0.0383    0.0001 &   0.4955 f
  icache_1/lce/lce_cmd/U646/Q (AO22X1)                            0.0401    0.0840     0.5795 f
  icache_1/lce/lce_cmd/n166 (net)               1       4.6084              0.0000     0.5795 f
  icache_1/lce/lce_cmd/data_r_reg_463_/D (DFFX1)                  0.0401   -0.0041 &   0.5753 f
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  clock reconvergence pessimism                                            -0.0061     0.3004
  icache_1/lce/lce_cmd/data_r_reg_463_/CLK (DFFX1)                          0.0000     0.3004 r
  library hold time                                                         0.0055     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/CLK (DFFX1)   0.1462   0.0000   0.3169 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/Q (DFFX1)   0.0465   0.2113   0.5282 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[487] (net)     2   9.6534   0.0000   0.5282 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1256/IN1 (MUX21X1)   0.0465  -0.0055 &   0.5227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1256/Q (MUX21X1)   0.0502   0.0787   0.6013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n491 (net)     1   7.6327   0.0000   0.6013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/D (DFFX1)   0.0502  -0.0023 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3243     0.3243
  clock reconvergence pessimism                                            -0.0055     0.3187
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/CLK (DFFX1)   0.0000   0.3187 r
  library hold time                                                         0.0109     0.3296
  data required time                                                                   0.3296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3296
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/CLK (DFFX1)   0.1312   0.0000   0.3221 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/Q (DFFX1)   0.0483   0.2112   0.5334 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[123] (net)     2  10.4585   0.0000   0.5334 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1660/IN1 (MUX21X1)   0.0483  -0.0048 &   0.5286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1660/Q (MUX21X1)   0.0531   0.0810   0.6096 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n127 (net)     1   8.6760   0.0000   0.6096 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/D (DFFX1)   0.0531  -0.0073 &   0.6022 f
  data arrival time                                                                    0.6022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  clock reconvergence pessimism                                            -0.0055     0.3237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/CLK (DFFX1)   0.0000   0.3237 r
  library hold time                                                         0.0090     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.6022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_156_/CLK (DFFX1)   0.1439   0.0000   0.3286 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_156_/Q (DFFX1)   0.0415   0.2076   0.5362 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[156] (net)     2   7.4139   0.0000   0.5362 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U902/IN1 (AO22X1)   0.0415  -0.0042 &   0.5321 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U902/Q (AO22X1)   0.0478   0.0872   0.6193 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n392 (net)     1   7.1840   0.0000   0.6193 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_156_/D (DFFX1)   0.0478  -0.0074 &   0.6119 f
  data arrival time                                                                    0.6119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3356     0.3356
  clock reconvergence pessimism                                            -0.0045     0.3311
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_156_/CLK (DFFX1)   0.0000   0.3311 r
  library hold time                                                         0.0112     0.3424
  data required time                                                                   0.3424
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3424
  data arrival time                                                                   -0.6119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/CLK (DFFX1)               0.0964    0.0000     0.3235 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/Q (DFFX1)                 0.0494    0.2068     0.5303 f
  bp_fe_pc_gen_1/icache_miss_pc[46] (net)       2      10.9107              0.0000     0.5303 f
  bp_fe_pc_gen_1/U918/IN2 (MUX21X1)                               0.0494   -0.0007 &   0.5296 f
  bp_fe_pc_gen_1/U918/Q (MUX21X1)                                 0.0507    0.0806     0.6102 f
  bp_fe_pc_gen_1/n674 (net)                     1       7.8328              0.0000     0.6102 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/D (DFFX1)                 0.0507   -0.0085 &   0.6018 f
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/CLK (DFFX1)                         0.0000     0.3266 r
  library hold time                                                         0.0057     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/CLK (DFFX1)   0.1158   0.0000   0.3249 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/Q (DFFX1)   0.0455   0.2071   0.5321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[713] (net)     2   9.1912   0.0000   0.5321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1000/IN1 (MUX21X1)   0.0455  -0.0008 &   0.5313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1000/Q (MUX21X1)   0.0501   0.0784   0.6097 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n717 (net)     1   7.5997   0.0000   0.6097 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/D (DFFX1)   0.0501  -0.0055 &   0.6042 f
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/CLK (DFFX1)   0.0000   0.3266 r
  library hold time                                                         0.0081     0.3347
  data required time                                                                   0.3347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3347
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/Q (DFFX1)   0.0529   0.2124   0.5313 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[27] (net)     3  12.5019   0.0000   0.5313 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U147/IN2 (MUX21X1)   0.0529  -0.0021 &   0.5292 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U147/Q (MUX21X1)   0.0384   0.0724   0.6016 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n131 (net)     1   3.9884   0.0000   0.6016 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/D (DFFX1)   0.0384   0.0001 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0045     0.3213
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/CLK (DFFX1)   0.0000   0.3213 r
  library hold time                                                         0.0108     0.3321
  data required time                                                                   0.3321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3321
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  bp_fe_pc_gen_1/last_pc_reg_38_/CLK (DFFX1)                      0.0963    0.0000     0.3228 r
  bp_fe_pc_gen_1/last_pc_reg_38_/Q (DFFX1)                        0.0510    0.2079     0.5307 f
  bp_fe_pc_gen_1/last_pc[38] (net)              2      11.6711              0.0000     0.5307 f
  bp_fe_pc_gen_1/U934/IN2 (MUX21X1)                               0.0510   -0.0011 &   0.5296 f
  bp_fe_pc_gen_1/U934/Q (MUX21X1)                                 0.0560    0.0843     0.6139 f
  bp_fe_pc_gen_1/n699 (net)                     1       9.5511              0.0000     0.6139 f
  bp_fe_pc_gen_1/last_pc_reg_38_/D (DFFX1)                        0.0560   -0.0139 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                            -0.0055     0.3258
  bp_fe_pc_gen_1/last_pc_reg_38_/CLK (DFFX1)                                0.0000     0.3258 r
  library hold time                                                         0.0046     0.3305
  data required time                                                                   0.3305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3305
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_408_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_408_/CLK (DFFX1)   0.1439   0.0000   0.3295 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_408_/Q (DFFX1)   0.0413   0.2074   0.5369 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[408] (net)     2   7.3290   0.0000   0.5369 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U625/IN1 (AO22X1)   0.0413  -0.0025 &   0.5344 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U625/Q (AO22X1)   0.0414   0.0822   0.6166 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n896 (net)     1   4.9869   0.0000   0.6166 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_408_/D (DFFX1)   0.0414  -0.0021 &   0.6144 f
  data arrival time                                                                    0.6144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3365     0.3365
  clock reconvergence pessimism                                            -0.0045     0.3320
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_408_/CLK (DFFX1)   0.0000   0.3320 r
  library hold time                                                         0.0128     0.3448
  data required time                                                                   0.3448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3448
  data arrival time                                                                   -0.6144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_req/miss_addr_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3350     0.3350
  icache_1/lce/lce_req/miss_addr_r_reg_16_/CLK (DFFX1)            0.1326    0.0000     0.3350 r
  icache_1/lce/lce_req/miss_addr_r_reg_16_/Q (DFFX1)              0.0508    0.2131     0.5480 f
  icache_1/lce/lce_req/lce_resp_o[16] (net)     3      11.5633              0.0000     0.5480 f
  icache_1/lce/lce_req/U66/IN4 (AO22X1)                           0.0508   -0.0006 &   0.5474 f
  icache_1/lce/lce_req/U66/Q (AO22X1)                             0.0341    0.0725     0.6200 f
  icache_1/lce/lce_req/n65 (net)                1       2.8608              0.0000     0.6200 f
  icache_1/lce/lce_req/miss_addr_r_reg_16_/D (DFFX1)              0.0341    0.0000 &   0.6200 f
  data arrival time                                                                    0.6200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0055     0.3366
  icache_1/lce/lce_req/miss_addr_r_reg_16_/CLK (DFFX1)                      0.0000     0.3366 r
  library hold time                                                         0.0138     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.6200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.1312   0.0000   0.3242 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/Q (DFFX1)   0.0494   0.2120   0.5362 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[811] (net)     2  10.9402   0.0000   0.5362 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U894/IN1 (MUX21X1)   0.0494  -0.0046 &   0.5316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U894/Q (MUX21X1)   0.0495   0.0789   0.6106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n815 (net)     1   7.4700   0.0000   0.6106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/D (DFFX1)   0.0495  -0.0051 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                            -0.0055     0.3259
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.0000   0.3259 r
  library hold time                                                         0.0099     0.3358
  data required time                                                                   0.3358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3358
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__265_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__265_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__265_/CLK (DFFX1)   0.1312   0.0000   0.3236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__265_/Q (DFFX1)   0.0532   0.2146   0.5382 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[804] (net)     2  12.6328   0.0000   0.5382 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U898/IN1 (MUX21X1)   0.0532  -0.0082 &   0.5300 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U898/Q (MUX21X1)   0.0534   0.0822   0.6122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n808 (net)     1   8.7705   0.0000   0.6122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__265_/D (DFFX1)   0.0534  -0.0083 &   0.6039 f
  data arrival time                                                                    0.6039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  clock reconvergence pessimism                                            -0.0055     0.3253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__265_/CLK (DFFX1)   0.0000   0.3253 r
  library hold time                                                         0.0089     0.3342
  data required time                                                                   0.3342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3342
  data arrival time                                                                   -0.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__0_/CLK (DFFX1)   0.1163   0.0000   0.3172 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__0_/Q (DFFX1)   0.0428   0.2053   0.5226 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[28] (net)     2   7.9618   0.0000   0.5226 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U231/IN2 (MUX21X2)   0.0428  -0.0024 &   0.5202 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U231/Q (MUX21X2)   0.0382   0.0797   0.6000 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n132 (net)     1   3.4210   0.0000   0.6000 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__0_/D (DFFX1)   0.0382   0.0000 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  clock reconvergence pessimism                                            -0.0045     0.3195
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_14__0_/CLK (DFFX1)   0.0000   0.3195 r
  library hold time                                                         0.0108     0.3303
  data required time                                                                   0.3303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3303
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_154_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3284     0.3284
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_154_/CLK (DFFX1)   0.1439   0.0000   0.3284 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_154_/Q (DFFX1)   0.0400   0.2064   0.5348 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[154] (net)     2   6.7862   0.0000   0.5348 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U904/IN1 (AO22X1)   0.0400  -0.0025 &   0.5323 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U904/Q (AO22X1)   0.0459   0.0854   0.6177 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n388 (net)     1   6.5091   0.0000   0.6177 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_154_/D (DFFX1)   0.0459  -0.0054 &   0.6123 f
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  clock reconvergence pessimism                                            -0.0045     0.3309
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_154_/CLK (DFFX1)   0.0000   0.3309 r
  library hold time                                                         0.0117     0.3426
  data required time                                                                   0.3426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3426
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/CLK (DFFX1)   0.1458   0.0000   0.3126 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/Q (DFFX1)   0.0483   0.2125   0.5250 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[510] (net)     2  10.4714   0.0000   0.5250 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1227/IN1 (MUX21X1)   0.0483  -0.0040 &   0.5210 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1227/Q (MUX21X1)   0.0548   0.0822   0.6033 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n514 (net)     1   9.3223   0.0000   0.6033 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/D (DFFX1)   0.0548  -0.0096 &   0.5937 f
  data arrival time                                                                    0.5937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  clock reconvergence pessimism                                            -0.0055     0.3142
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/CLK (DFFX1)   0.0000   0.3142 r
  library hold time                                                         0.0097     0.3240
  data required time                                                                   0.3240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3240
  data arrival time                                                                   -0.5937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/CLK (DFFX1)   0.1163   0.0000   0.3172 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/Q (DFFX1)   0.0414   0.2043   0.5215 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[10] (net)     2   7.3423   0.0000   0.5215 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U240/IN2 (MUX21X2)   0.0414  -0.0026 &   0.5190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U240/Q (MUX21X2)   0.0408   0.0804   0.5993 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n114 (net)     1   4.1128   0.0000   0.5993 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/D (DFFX1)   0.0408   0.0001 &   0.5994 f
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  clock reconvergence pessimism                                            -0.0045     0.3194
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/CLK (DFFX1)   0.0000   0.3194 r
  library hold time                                                         0.0103     0.3297
  data required time                                                                   0.3297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3297
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.1159   0.0000   0.3268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/Q (DFFX1)   0.0477   0.2087   0.5355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[15] (net)     2  10.1828   0.0000   0.5355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1780/IN1 (MUX21X1)   0.0477  -0.0043 &   0.5312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1780/Q (MUX21X1)   0.0525   0.0805   0.6116 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n19 (net)     1   8.4666   0.0000   0.6116 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/D (DFFX1)   0.0525  -0.0058 &   0.6058 f
  data arrival time                                                                    0.6058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  clock reconvergence pessimism                                            -0.0055     0.3285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.0000   0.3285 r
  library hold time                                                         0.0076     0.3361
  data required time                                                                   0.3361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3361
  data arrival time                                                                   -0.6058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3319     0.3319
  icache_1/lce/lce_cmd/data_r_reg_205_/CLK (DFFX1)                0.1476    0.0000     0.3319 r
  icache_1/lce/lce_cmd/data_r_reg_205_/Q (DFFX1)                  0.0367    0.2041     0.5359 f
  icache_1/lce/lce_cmd/data_r[205] (net)        2       5.3710              0.0000     0.5359 f
  icache_1/lce/lce_cmd/U336/IN2 (AO22X1)                          0.0367   -0.0011 &   0.5348 f
  icache_1/lce/lce_cmd/U336/Q (AO22X1)                            0.0387    0.0835     0.6183 f
  icache_1/lce/lce_cmd/n686 (net)               1       4.5038              0.0000     0.6183 f
  icache_1/lce/lce_cmd/data_r_reg_205_/D (DFFX1)                  0.0387   -0.0011 &   0.6172 f
  data arrival time                                                                    0.6172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0061     0.3337
  icache_1/lce/lce_cmd/data_r_reg_205_/CLK (DFFX1)                          0.0000     0.3337 r
  library hold time                                                         0.0137     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.6172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: bp_fe_pc_gen_1/pc_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  bp_fe_pc_gen_1/pc_reg_63_/CLK (DFFX1)                           0.0480    0.0000     0.3002 r
  bp_fe_pc_gen_1/pc_reg_63_/Q (DFFX1)                             0.1138    0.2371 @   0.5373 f
  bp_fe_pc_gen_1/pc_gen_icache_o[63] (net)      5      39.4086              0.0000     0.5373 f
  bp_fe_pc_gen_1/U881/IN1 (MUX21X1)                               0.1139   -0.0242 @   0.5131 f
  bp_fe_pc_gen_1/U881/Q (MUX21X1)                                 0.0739    0.1069     0.6200 f
  bp_fe_pc_gen_1/n624 (net)                     1      16.6229              0.0000     0.6200 f
  bp_fe_pc_gen_1/last_pc_reg_63_/D (DFFX1)                        0.0739   -0.0207 &   0.5993 f
  data arrival time                                                                    0.5993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3320     0.3320
  clock reconvergence pessimism                                            -0.0055     0.3264
  bp_fe_pc_gen_1/last_pc_reg_63_/CLK (DFFX1)                                0.0000     0.3264 r
  library hold time                                                         0.0031     0.3295
  data required time                                                                   0.3295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3295
  data arrival time                                                                   -0.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                      0.0964    0.0000     0.3242 r
  bp_fe_pc_gen_1/last_pc_reg_46_/Q (DFFX1)                        0.0472    0.2053     0.5295 f
  bp_fe_pc_gen_1/last_pc[46] (net)              2       9.9285              0.0000     0.5295 f
  bp_fe_pc_gen_1/U917/IN2 (MUX21X1)                               0.0472   -0.0025 &   0.5270 f
  bp_fe_pc_gen_1/U917/Q (MUX21X1)                                 0.0480    0.0773     0.6043 f
  bp_fe_pc_gen_1/n675 (net)                     1       6.5503              0.0000     0.6043 f
  bp_fe_pc_gen_1/last_pc_reg_46_/D (DFFX1)                        0.0480   -0.0010 &   0.6033 f
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3328     0.3328
  clock reconvergence pessimism                                            -0.0055     0.3273
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                                0.0000     0.3273 r
  library hold time                                                         0.0062     0.3335
  data required time                                                                   0.3335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3335
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/CLK (DFFX1)   0.1164   0.0000   0.3159 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/Q (DFFX1)   0.0452   0.2070   0.5230 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[62] (net)     2   9.0394   0.0000   0.5230 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U213/IN2 (MUX21X2)   0.0452  -0.0044 &   0.5186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U213/Q (MUX21X2)   0.0418   0.0818   0.6004 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n166 (net)     1   4.6150   0.0000   0.6004 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/D (DFFX1)   0.0418  -0.0024 &   0.5980 f
  data arrival time                                                                    0.5980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  clock reconvergence pessimism                                            -0.0045     0.3182
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/CLK (DFFX1)   0.0000   0.3182 r
  library hold time                                                         0.0100     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.5980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)   0.0977   0.0000   0.3397 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/Q (DFFX1)   0.0547   0.2107   0.5504 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[31] (net)     2  13.3260   0.0000   0.5504 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U88/IN1 (MUX21X1)   0.0547  -0.0005 &   0.5499 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U88/Q (MUX21X1)   0.0375   0.0700   0.6199 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n35 (net)     1   3.1605   0.0000   0.6199 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/D (DFFX1)   0.0375   0.0000 &   0.6199 f
  data arrival time                                                                    0.6199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  clock reconvergence pessimism                                            -0.0055     0.3417
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)   0.0000   0.3417 r
  library hold time                                                         0.0084     0.3501
  data required time                                                                   0.3501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3501
  data arrival time                                                                   -0.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.1312   0.0000   0.3237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/Q (DFFX1)   0.0534   0.2147   0.5384 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[493] (net)     2  12.7220   0.0000   0.5384 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1246/IN1 (MUX21X1)   0.0534  -0.0069 &   0.5315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1246/Q (MUX21X1)   0.0528   0.0818   0.6133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n497 (net)     1   8.5318   0.0000   0.6133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/D (DFFX1)   0.0528  -0.0091 &   0.6042 f
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  clock reconvergence pessimism                                            -0.0055     0.3253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.0000   0.3253 r
  library hold time                                                         0.0091     0.3344
  data required time                                                                   0.3344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3344
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  bp_fe_pc_gen_1/last_pc_reg_59_/CLK (DFFX1)                      0.0963    0.0000     0.3228 r
  bp_fe_pc_gen_1/last_pc_reg_59_/Q (DFFX1)                        0.0516    0.2083     0.5311 f
  bp_fe_pc_gen_1/last_pc[59] (net)              2      11.9276              0.0000     0.5311 f
  bp_fe_pc_gen_1/U889/IN2 (MUX21X1)                               0.0516   -0.0063 &   0.5248 f
  bp_fe_pc_gen_1/U889/Q (MUX21X1)                                 0.0549    0.0836     0.6084 f
  bp_fe_pc_gen_1/n636 (net)                     1       9.1599              0.0000     0.6084 f
  bp_fe_pc_gen_1/last_pc_reg_59_/D (DFFX1)                        0.0549   -0.0079 &   0.6005 f
  data arrival time                                                                    0.6005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3258
  bp_fe_pc_gen_1/last_pc_reg_59_/CLK (DFFX1)                                0.0000     0.3258 r
  library hold time                                                         0.0048     0.3306
  data required time                                                                   0.3306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3306
  data arrival time                                                                   -0.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/eaddr_tl_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  icache_1/eaddr_tl_r_reg_1_/CLK (DFFX1)                          0.1289    0.0000     0.3306 r
  icache_1/eaddr_tl_r_reg_1_/Q (DFFX1)                            0.0389    0.2042     0.5348 f
  icache_1/eaddr_tl_r[1] (net)                  2       6.2854              0.0000     0.5348 f
  icache_1/U180/IN2 (AO22X1)                                      0.0389    0.0000 &   0.5348 f
  icache_1/U180/Q (AO22X1)                                        0.0365    0.0804     0.6153 f
  icache_1/n175 (net)                           1       3.0102              0.0000     0.6153 f
  icache_1/eaddr_tl_r_reg_1_/D (DFFX1)                            0.0365   -0.0004 &   0.6149 f
  data arrival time                                                                    0.6149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3376     0.3376
  clock reconvergence pessimism                                            -0.0055     0.3321
  icache_1/eaddr_tl_r_reg_1_/CLK (DFFX1)                                    0.0000     0.3321 r
  library hold time                                                         0.0129     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.6149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_175_/CLK (DFFX1)   0.1468   0.0000   0.3325 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_175_/Q (DFFX1)   0.0457   0.2107   0.5432 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[175] (net)     2   9.2830   0.0000   0.5432 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U881/IN1 (AO22X1)   0.0457  -0.0078 &   0.5354 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U881/Q (AO22X1)   0.0509   0.0901   0.6255 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n430 (net)     1   8.2803   0.0000   0.6255 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_175_/D (DFFX1)   0.0509  -0.0098 &   0.6156 f
  data arrival time                                                                    0.6156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0045     0.3350
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_175_/CLK (DFFX1)   0.0000   0.3350 r
  library hold time                                                         0.0107     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.6156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/CLK (DFFX1)   0.1312   0.0000   0.3233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/Q (DFFX1)   0.0531   0.2145   0.5379 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1046] (net)     2  12.5900   0.0000   0.5379 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U629/IN1 (MUX21X1)   0.0531  -0.0063 &   0.5316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U629/Q (MUX21X1)   0.0573   0.0849   0.6165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1050 (net)     1  10.2096   0.0000   0.6165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/D (DFFX1)   0.0573  -0.0136 &   0.6029 f
  data arrival time                                                                    0.6029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  clock reconvergence pessimism                                            -0.0055     0.3250
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/CLK (DFFX1)   0.0000   0.3250 r
  library hold time                                                         0.0080     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  icache_1/lce/lce_cmd/data_r_reg_52_/CLK (DFFX1)                 0.0672    0.0000     0.2937 r
  icache_1/lce/lce_cmd/data_r_reg_52_/Q (DFFX1)                   0.0373    0.1935     0.4872 f
  icache_1/lce/lce_cmd/data_r[52] (net)         2       5.5842              0.0000     0.4872 f
  icache_1/lce/lce_cmd/U151/IN2 (AO22X1)                          0.0373   -0.0007 &   0.4865 f
  icache_1/lce/lce_cmd/U151/Q (AO22X1)                            0.0413    0.0847     0.5711 f
  icache_1/lce/lce_cmd/n996 (net)               1       4.9834              0.0000     0.5711 f
  icache_1/lce/lce_cmd/data_r_reg_52_/D (DFFX1)                   0.0413   -0.0028 &   0.5683 f
  data arrival time                                                                    0.5683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  clock reconvergence pessimism                                            -0.0061     0.2947
  icache_1/lce/lce_cmd/data_r_reg_52_/CLK (DFFX1)                           0.0000     0.2947 r
  library hold time                                                         0.0037     0.2984
  data required time                                                                   0.2984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2984
  data arrival time                                                                   -0.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  icache_1/lce/lce_cmd/data_r_reg_139_/CLK (DFFX1)                0.1694    0.0000     0.3268 r
  icache_1/lce/lce_cmd/data_r_reg_139_/Q (DFFX1)                  0.0389    0.2077     0.5345 f
  icache_1/lce/lce_cmd/data_r[139] (net)        2       6.3386              0.0000     0.5345 f
  icache_1/lce/lce_cmd/U254/IN2 (AO22X1)                          0.0389   -0.0005 &   0.5340 f
  icache_1/lce/lce_cmd/U254/Q (AO22X1)                            0.0366    0.0821     0.6161 f
  icache_1/lce/lce_cmd/n820 (net)               1       3.7362              0.0000     0.6161 f
  icache_1/lce/lce_cmd/data_r_reg_139_/D (DFFX1)                  0.0366   -0.0015 &   0.6145 f
  data arrival time                                                                    0.6145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0055     0.3288
  icache_1/lce/lce_cmd/data_r_reg_139_/CLK (DFFX1)                          0.0000     0.3288 r
  library hold time                                                         0.0158     0.3446
  data required time                                                                   0.3446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3446
  data arrival time                                                                   -0.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3284     0.3284
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/CLK (DFFX1)   0.1161   0.0000   0.3284 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/Q (DFFX1)   0.0463   0.2077   0.5361 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[151] (net)     2   9.5353   0.0000   0.5361 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1626/IN1 (MUX21X1)   0.0463  -0.0039 &   0.5323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1626/Q (MUX21X1)   0.0522   0.0800   0.6123 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n155 (net)     1   8.3862   0.0000   0.6123 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/D (DFFX1)   0.0522  -0.0046 &   0.6077 f
  data arrival time                                                                    0.6077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3356     0.3356
  clock reconvergence pessimism                                            -0.0055     0.3301
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/CLK (DFFX1)   0.0000   0.3301 r
  library hold time                                                         0.0076     0.3377
  data required time                                                                   0.3377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3377
  data arrival time                                                                   -0.6077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/vaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                          0.1326    0.0000     0.3355 r
  icache_1/vaddr_tl_r_reg_6_/Q (DFFX1)                            0.0405    0.2058     0.5413 f
  icache_1/vaddr_tl_r[6] (net)                  2       6.9733              0.0000     0.5413 f
  icache_1/U328/IN2 (AO22X1)                                      0.0405    0.0000 &   0.5414 f
  icache_1/U328/Q (AO22X1)                                        0.0343    0.0802     0.6216 f
  icache_1/n142 (net)                           1       2.8059              0.0000     0.6216 f
  icache_1/addr_tv_r_reg_6_/D (DFFX1)                             0.0343   -0.0008 &   0.6208 f
  data arrival time                                                                    0.6208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  clock reconvergence pessimism                                            -0.0055     0.3371
  icache_1/addr_tv_r_reg_6_/CLK (DFFX1)                                     0.0000     0.3371 r
  library hold time                                                         0.0137     0.3509
  data required time                                                                   0.3509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3509
  data arrival time                                                                   -0.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/CLK (DFFX1)   0.1163   0.0000   0.3172 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/Q (DFFX1)   0.0415   0.2045   0.5217 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[24] (net)     2   7.4082   0.0000   0.5217 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U233/IN2 (MUX21X2)   0.0415  -0.0008 &   0.5209 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U233/Q (MUX21X2)   0.0382   0.0793   0.6002 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n128 (net)     1   3.3055   0.0000   0.6002 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/D (DFFX1)   0.0382   0.0000 &   0.6002 f
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  clock reconvergence pessimism                                            -0.0045     0.3195
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/CLK (DFFX1)   0.0000   0.3195 r
  library hold time                                                         0.0108     0.3303
  data required time                                                                   0.3303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3303
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  icache_1/lce/lce_cmd/data_r_reg_157_/CLK (DFFX1)                0.0798    0.0000     0.2990 r
  icache_1/lce/lce_cmd/data_r_reg_157_/Q (DFFX1)                  0.0410    0.1984     0.4974 f
  icache_1/lce/lce_cmd/data_r[157] (net)        2       7.1794              0.0000     0.4974 f
  icache_1/lce/lce_cmd/U277/IN2 (AO22X1)                          0.0410   -0.0008 &   0.4966 f
  icache_1/lce/lce_cmd/U277/Q (AO22X1)                            0.0359    0.0820     0.5786 f
  icache_1/lce/lce_cmd/n784 (net)               1       3.5355              0.0000     0.5786 f
  icache_1/lce/lce_cmd/data_r_reg_157_/D (DFFX1)                  0.0359   -0.0022 &   0.5763 f
  data arrival time                                                                    0.5763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0061     0.3001
  icache_1/lce/lce_cmd/data_r_reg_157_/CLK (DFFX1)                          0.0000     0.3001 r
  library hold time                                                         0.0062     0.3064
  data required time                                                                   0.3064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3064
  data arrival time                                                                   -0.5763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.1699   0.0000   0.3263 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/Q (DFFX1)   0.0474   0.2139   0.5402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[550] (net)     2  10.0681   0.0000   0.5402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1184/IN1 (MUX21X1)   0.0474  -0.0007 &   0.5395 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1184/Q (MUX21X1)   0.0493   0.0781   0.6176 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n554 (net)     1   7.3045   0.0000   0.6176 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/D (DFFX1)   0.0493  -0.0065 &   0.6111 f
  data arrival time                                                                    0.6111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  clock reconvergence pessimism                                            -0.0055     0.3283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.0000   0.3283 r
  library hold time                                                         0.0128     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3248     0.3248
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/CLK (DFFX1)   0.1158   0.0000   0.3248 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/Q (DFFX1)   0.0442   0.2062   0.5310 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[284] (net)     2   8.5906   0.0000   0.5310 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1479/IN1 (MUX21X1)   0.0442   0.0002 &   0.5312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1479/Q (MUX21X1)   0.0459   0.0748   0.6060 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n288 (net)     1   6.1650   0.0000   0.6060 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/D (DFFX1)   0.0459  -0.0005 &   0.6055 f
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3319     0.3319
  clock reconvergence pessimism                                            -0.0055     0.3264
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/CLK (DFFX1)   0.0000   0.3264 r
  library hold time                                                         0.0090     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/CLK (DFFX1)   0.1458   0.0000   0.3126 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/Q (DFFX1)   0.0503   0.2138   0.5264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1049] (net)     2  11.3257   0.0000   0.5264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U626/IN1 (MUX21X1)   0.0503  -0.0063 &   0.5200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U626/Q (MUX21X1)   0.0557   0.0832   0.6033 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1053 (net)     1   9.6309   0.0000   0.6033 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/D (DFFX1)   0.0557  -0.0094 &   0.5939 f
  data arrival time                                                                    0.5939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  clock reconvergence pessimism                                            -0.0055     0.3143
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/CLK (DFFX1)   0.0000   0.3143 r
  library hold time                                                         0.0095     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/CLK (DFFX1)   0.0917   0.0000   0.3148 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/Q (DFFX1)   0.0491   0.2059   0.5207 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[768] (net)     2  10.8027   0.0000   0.5207 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U941/IN1 (MUX21X1)   0.0491  -0.0087 &   0.5120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U941/Q (MUX21X1)   0.0532   0.0812   0.5933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n772 (net)     1   8.7206   0.0000   0.5933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/D (DFFX1)   0.0532  -0.0023 &   0.5910 f
  data arrival time                                                                    0.5910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  clock reconvergence pessimism                                            -0.0058     0.3162
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__228_/CLK (DFFX1)   0.0000   0.3162 r
  library hold time                                                         0.0047     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__0_/CLK (DFFX1)   0.1164   0.0000   0.3171 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__0_/Q (DFFX1)   0.0388   0.2023   0.5193 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[14] (net)     2   6.2330   0.0000   0.5193 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U238/IN2 (MUX21X2)   0.0388   0.0001 &   0.5194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U238/Q (MUX21X2)   0.0424   0.0815   0.6009 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n118 (net)     1   5.3766   0.0000   0.6009 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__0_/D (DFFX1)   0.0424  -0.0015 &   0.5994 f
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0045     0.3193
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__0_/CLK (DFFX1)   0.0000   0.3193 r
  library hold time                                                         0.0099     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2702


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.1312   0.0000   0.3245 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/Q (DFFX1)   0.0502   0.2125   0.5370 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[20] (net)     2  11.2782   0.0000   0.5370 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U100/IN1 (MUX21X1)   0.0502  -0.0025 &   0.5346 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U100/Q (MUX21X1)   0.0532   0.0815   0.6160 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n24 (net)     1   8.7250   0.0000   0.6160 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/D (DFFX1)   0.0532  -0.0107 &   0.6053 f
  data arrival time                                                                    0.6053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  clock reconvergence pessimism                                            -0.0055     0.3262
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.0000   0.3262 r
  library hold time                                                         0.0090     0.3352
  data required time                                                                   0.3352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3352
  data arrival time                                                                   -0.6053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2702


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3164     0.3164
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/CLK (DFFX1)   0.1462   0.0000   0.3164 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/Q (DFFX1)   0.0509   0.2142   0.5307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[52] (net)     2  11.5974   0.0000   0.5307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1736/IN1 (MUX21X1)   0.0509  -0.0068 &   0.5239 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1736/Q (MUX21X1)   0.0541   0.0822   0.6062 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n56 (net)     1   9.0516   0.0000   0.6062 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/D (DFFX1)   0.0541  -0.0079 &   0.5983 f
  data arrival time                                                                    0.5983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0055     0.3182
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/CLK (DFFX1)   0.0000   0.3182 r
  library hold time                                                         0.0099     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.5983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2702


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3165     0.3165
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/CLK (DFFX1)   0.1164   0.0000   0.3165 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/Q (DFFX1)   0.0379   0.2015   0.5180 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[50] (net)     2   5.8460   0.0000   0.5180 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U219/IN2 (MUX21X2)   0.0379   0.0001 &   0.5181 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U219/Q (MUX21X2)   0.0422   0.0807   0.5987 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n154 (net)     1   4.9092   0.0000   0.5987 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/D (DFFX1)   0.0422   0.0001 &   0.5988 f
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0045     0.3187
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/CLK (DFFX1)   0.0000   0.3187 r
  library hold time                                                         0.0100     0.3286
  data required time                                                                   0.3286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3286
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2702


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/CLK (DFFX1)   0.1694   0.0000   0.3259 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/Q (DFFX1)   0.0461   0.2129   0.5388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[486] (net)     2   9.4933   0.0000   0.5388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1257/IN1 (MUX21X1)   0.0461  -0.0021 &   0.5368 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1257/Q (MUX21X1)   0.0551   0.0820   0.6187 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n490 (net)     1   9.4349   0.0000   0.6187 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/D (DFFX1)   0.0551  -0.0093 &   0.6095 f
  data arrival time                                                                    0.6095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  clock reconvergence pessimism                                            -0.0055     0.3278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/CLK (DFFX1)   0.0000   0.3278 r
  library hold time                                                         0.0114     0.3393
  data required time                                                                   0.3393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3393
  data arrival time                                                                   -0.6095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2702


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__486_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__486_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__486_/CLK (DFFX1)   0.1694   0.0000   0.3258 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__486_/Q (DFFX1)   0.0464   0.2131   0.5390 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1026] (net)     2   9.6257   0.0000   0.5390 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U655/IN1 (MUX21X1)   0.0464  -0.0005 &   0.5385 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U655/Q (MUX21X1)   0.0532   0.0808   0.6192 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1030 (net)     1   8.7614   0.0000   0.6192 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__486_/D (DFFX1)   0.0532  -0.0093 &   0.6099 f
  data arrival time                                                                    0.6099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  clock reconvergence pessimism                                            -0.0055     0.3278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__486_/CLK (DFFX1)   0.0000   0.3278 r
  library hold time                                                         0.0119     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2703


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3252     0.3252
  bp_fe_pc_gen_1/last_pc_reg_56_/CLK (DFFX1)                      0.1136    0.0000     0.3252 r
  bp_fe_pc_gen_1/last_pc_reg_56_/Q (DFFX1)                        0.0621    0.2179     0.5431 f
  bp_fe_pc_gen_1/last_pc[56] (net)              2      16.5984              0.0000     0.5431 f
  bp_fe_pc_gen_1/U896/IN2 (MUX21X1)                               0.0621   -0.0186 &   0.5245 f
  bp_fe_pc_gen_1/U896/Q (MUX21X1)                                 0.0661    0.0944     0.6188 f
  bp_fe_pc_gen_1/n645 (net)                     1      13.6487              0.0000     0.6188 f
  bp_fe_pc_gen_1/last_pc_reg_56_/D (DFFX1)                        0.0661   -0.0176 &   0.6012 f
  data arrival time                                                                    0.6012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3265
  bp_fe_pc_gen_1/last_pc_reg_56_/CLK (DFFX1)                                0.0000     0.3265 r
  library hold time                                                         0.0044     0.3309
  data required time                                                                   0.3309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3309
  data arrival time                                                                   -0.6012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2703


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__316_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__316_/CLK (DFFX1)   0.1312   0.0000   0.3216 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__316_/Q (DFFX1)   0.0566   0.2169   0.5385 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[855] (net)     2  14.1378   0.0000   0.5385 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U842/IN1 (MUX21X1)   0.0566  -0.0111 &   0.5274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U842/Q (MUX21X1)   0.0584   0.0863   0.6137 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n859 (net)     1  10.5739   0.0000   0.6137 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__316_/D (DFFX1)   0.0584  -0.0124 &   0.6013 f
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3287     0.3287
  clock reconvergence pessimism                                            -0.0055     0.3232
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__316_/CLK (DFFX1)   0.0000   0.3232 r
  library hold time                                                         0.0077     0.3310
  data required time                                                                   0.3310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3310
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2703


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/CLK (DFFX1)   0.1165   0.0000   0.3158 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/Q (DFFX1)   0.0405   0.2037   0.5195 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[38] (net)     2   6.9779   0.0000   0.5195 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U225/IN2 (MUX21X2)   0.0405   0.0001 &   0.5196 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U225/Q (MUX21X2)   0.0415   0.0806   0.6001 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n142 (net)     1   4.4051   0.0000   0.6001 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/D (DFFX1)   0.0415  -0.0017 &   0.5985 f
  data arrival time                                                                    0.5985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3225     0.3225
  clock reconvergence pessimism                                            -0.0045     0.3180
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/CLK (DFFX1)   0.0000   0.3180 r
  library hold time                                                         0.0101     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2703


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3173     0.3173
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/CLK (DFFX1)   0.1462   0.0000   0.3173 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/Q (DFFX1)   0.0474   0.2119   0.5292 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[791] (net)     2  10.0707   0.0000   0.5292 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U912/IN1 (MUX21X1)   0.0474  -0.0044 &   0.5248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U912/Q (MUX21X1)   0.0521   0.0801   0.6050 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n795 (net)     1   8.3178   0.0000   0.6050 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/D (DFFX1)   0.0521  -0.0051 &   0.5998 f
  data arrival time                                                                    0.5998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3246     0.3246
  clock reconvergence pessimism                                            -0.0055     0.3191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/CLK (DFFX1)   0.0000   0.3191 r
  library hold time                                                         0.0104     0.3295
  data required time                                                                   0.3295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3295
  data arrival time                                                                   -0.5998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2703


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0917   0.0000   0.3147 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/Q (DFFX1)   0.0517   0.2077   0.5224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[479] (net)     2  11.9867   0.0000   0.5224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1265/IN1 (MUX21X1)   0.0517  -0.0069 &   0.5155 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1265/Q (MUX21X1)   0.0583   0.0853   0.6009 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n483 (net)     1  10.5953   0.0000   0.6009 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/D (DFFX1)   0.0583  -0.0107 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  clock reconvergence pessimism                                            -0.0058     0.3161
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0000   0.3161 r
  library hold time                                                         0.0037     0.3198
  data required time                                                                   0.3198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3198
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__363_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__363_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__363_/CLK (DFFX1)   0.1694   0.0000   0.3257 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__363_/Q (DFFX1)   0.0470   0.2136   0.5393 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[363] (net)     2   9.9042   0.0000   0.5393 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1390/IN1 (MUX21X1)   0.0470  -0.0037 &   0.5356 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1390/Q (MUX21X1)   0.0523   0.0802   0.6158 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n367 (net)     1   8.4021   0.0000   0.6158 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__363_/D (DFFX1)   0.0523  -0.0057 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  clock reconvergence pessimism                                            -0.0055     0.3277
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__363_/CLK (DFFX1)   0.0000   0.3277 r
  library hold time                                                         0.0121     0.3398
  data required time                                                                   0.3398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3398
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/Q (DFFX1)   0.0449   0.2030   0.5164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[616] (net)     2   8.9318   0.0000   0.5164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1107/IN1 (MUX21X1)   0.0449  -0.0047 &   0.5117 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1107/Q (MUX21X1)   0.0529   0.0804   0.5921 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n620 (net)     1   8.7065   0.0000   0.5921 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/D (DFFX1)   0.0529  -0.0023 &   0.5898 f
  data arrival time                                                                    0.5898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0047     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.1312   0.0000   0.3237 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/Q (DFFX1)   0.0465   0.2100   0.5337 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[44] (net)     2   9.6551   0.0000   0.5337 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U71/IN2 (MUX21X1)   0.0465  -0.0023 &   0.5314 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U71/Q (MUX21X1)   0.0501   0.0794   0.6108 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n48 (net)     1   7.4793   0.0000   0.6108 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/D (DFFX1)   0.0501  -0.0053 &   0.6055 f
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  clock reconvergence pessimism                                            -0.0055     0.3253
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.0000   0.3253 r
  library hold time                                                         0.0098     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/last_pc_reg_34_/CLK (DFFX1)                      0.0963    0.0000     0.3227 r
  bp_fe_pc_gen_1/last_pc_reg_34_/Q (DFFX1)                        0.0549    0.2106     0.5332 f
  bp_fe_pc_gen_1/last_pc[34] (net)              2      13.3905              0.0000     0.5332 f
  bp_fe_pc_gen_1/U944/IN1 (MUX21X1)                               0.0549   -0.0061 &   0.5272 f
  bp_fe_pc_gen_1/U944/Q (MUX21X1)                                 0.0636    0.0896     0.6168 f
  bp_fe_pc_gen_1/n710 (net)                     1      12.5075              0.0000     0.6168 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_34_/D (DFFX1)                 0.0636   -0.0149 &   0.6018 f
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0055     0.3266
  bp_fe_pc_gen_1/icache_miss_pc_reg_34_/CLK (DFFX1)                         0.0000     0.3266 r
  library hold time                                                         0.0048     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/CLK (DFFX1)   0.1422   0.0000   0.3302 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/Q (DFFX1)   0.0464   0.2109   0.5410 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[510] (net)     2   9.6265   0.0000   0.5410 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1230/IN1 (MUX21X1)   0.0464  -0.0006 &   0.5404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1230/Q (MUX21X1)   0.0528   0.0805   0.6209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n514 (net)     1   8.6121   0.0000   0.6209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/D (DFFX1)   0.0528  -0.0086 &   0.6122 f
  data arrival time                                                                    0.6122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3380     0.3380
  clock reconvergence pessimism                                            -0.0061     0.3319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/CLK (DFFX1)   0.0000   0.3319 r
  library hold time                                                         0.0099     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.6122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_270_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_270_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2924     0.2924
  icache_1/lce/lce_cmd/data_r_reg_270_/CLK (DFFX1)                0.0672    0.0000     0.2924 r
  icache_1/lce/lce_cmd/data_r_reg_270_/Q (DFFX1)                  0.0378    0.1939     0.4863 f
  icache_1/lce/lce_cmd/data_r[270] (net)        2       5.8025              0.0000     0.4863 f
  icache_1/lce/lce_cmd/U413/IN2 (AO22X1)                          0.0378    0.0000 &   0.4864 f
  icache_1/lce/lce_cmd/U413/Q (AO22X1)                            0.0365    0.0819     0.5682 f
  icache_1/lce/lce_cmd/n556 (net)               1       3.7230              0.0000     0.5682 f
  icache_1/lce/lce_cmd/data_r_reg_270_/D (DFFX1)                  0.0365    0.0000 &   0.5683 f
  data arrival time                                                                    0.5683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  clock reconvergence pessimism                                            -0.0061     0.2934
  icache_1/lce/lce_cmd/data_r_reg_270_/CLK (DFFX1)                          0.0000     0.2934 r
  library hold time                                                         0.0044     0.2978
  data required time                                                                   0.2978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2978
  data arrival time                                                                   -0.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_434_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_434_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_434_/CLK (DFFX1)   0.1466   0.0000   0.3298 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_434_/Q (DFFX1)   0.0396   0.2063   0.5361 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[434] (net)     2   6.6174   0.0000   0.5361 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U595/IN1 (AO22X1)   0.0396  -0.0017 &   0.5344 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U595/Q (AO22X1)   0.0460   0.0854   0.6198 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n948 (net)     1   6.5443   0.0000   0.6198 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_434_/D (DFFX1)   0.0460  -0.0052 &   0.6146 f
  data arrival time                                                                    0.6146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0045     0.3323
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_434_/CLK (DFFX1)   0.0000   0.3323 r
  library hold time                                                         0.0119     0.3442
  data required time                                                                   0.3442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3442
  data arrival time                                                                   -0.6146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2704


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/CLK (DFFX1)   0.1462   0.0000   0.3151 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/Q (DFFX1)   0.0483   0.2125   0.5275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1021] (net)     2  10.4415   0.0000   0.5275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U657/IN1 (MUX21X1)   0.0483  -0.0022 &   0.5253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U657/Q (MUX21X1)   0.0544   0.0819   0.6072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1025 (net)     1   9.1545   0.0000   0.6072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/D (DFFX1)   0.0544  -0.0101 &   0.5971 f
  data arrival time                                                                    0.5971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3223     0.3223
  clock reconvergence pessimism                                            -0.0055     0.3168
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/CLK (DFFX1)   0.0000   0.3168 r
  library hold time                                                         0.0099     0.3267
  data required time                                                                   0.3267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3267
  data arrival time                                                                   -0.5971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2705


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__36_/CLK (DFFX1)   0.0917   0.0000   0.3137 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__36_/Q (DFFX1)   0.0431   0.2018   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[575] (net)     2   8.1200   0.0000   0.5154 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1152/IN1 (MUX21X1)   0.0431   0.0002 &   0.5156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1152/Q (MUX21X1)   0.0470   0.0755   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n579 (net)     1   6.5478   0.0000   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__36_/D (DFFX1)   0.0470   0.0002 &   0.5913 f
  data arrival time                                                                    0.5913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3208     0.3208
  clock reconvergence pessimism                                            -0.0058     0.3150
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__36_/CLK (DFFX1)   0.0000   0.3150 r
  library hold time                                                         0.0058     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2705


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/CLK (DFFX1)   0.1312   0.0000   0.3239 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/Q (DFFX1)   0.0480   0.2110   0.5349 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[6] (net)     2  10.2986   0.0000   0.5349 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U115/IN1 (MUX21X1)   0.0480  -0.0035 &   0.5313 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U115/Q (MUX21X1)   0.0514   0.0798   0.6111 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n10 (net)     1   8.0615   0.0000   0.6111 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/D (DFFX1)   0.0514  -0.0056 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  clock reconvergence pessimism                                            -0.0055     0.3255
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/CLK (DFFX1)   0.0000   0.3255 r
  library hold time                                                         0.0094     0.3349
  data required time                                                                   0.3349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3349
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2705


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/Q (DFFX1)   0.0517   0.2115   0.5305 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[59] (net)     3  11.9622   0.0000   0.5305 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U186/IN2 (MUX21X1)   0.0517  -0.0021 &   0.5284 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U186/Q (MUX21X1)   0.0436   0.0754   0.6038 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n163 (net)     1   5.3675   0.0000   0.6038 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/D (DFFX1)   0.0436  -0.0024 &   0.6014 f
  data arrival time                                                                    0.6014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0097     0.3309
  data required time                                                                   0.3309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3309
  data arrival time                                                                   -0.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2705


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3253     0.3253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/CLK (DFFX1)   0.1694   0.0000   0.3253 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/Q (DFFX1)   0.0507   0.2161   0.5414 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[607] (net)     2  11.5591   0.0000   0.5414 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1118/IN1 (MUX21X1)   0.0507  -0.0038 &   0.5376 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1118/Q (MUX21X1)   0.0490   0.0786   0.6162 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n611 (net)     1   7.1962   0.0000   0.6162 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/D (DFFX1)   0.0490  -0.0055 &   0.6106 f
  data arrival time                                                                    0.6106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3328     0.3328
  clock reconvergence pessimism                                            -0.0055     0.3272
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/CLK (DFFX1)   0.0000   0.3272 r
  library hold time                                                         0.0129     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.6106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2706


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  icache_1/lce/lce_cmd/data_r_reg_152_/CLK (DFFX1)                0.0798    0.0000     0.2981 r
  icache_1/lce/lce_cmd/data_r_reg_152_/Q (DFFX1)                  0.0388    0.1966     0.4947 f
  icache_1/lce/lce_cmd/data_r[152] (net)        2       6.2286              0.0000     0.4947 f
  icache_1/lce/lce_cmd/U270/IN2 (AO22X1)                          0.0388    0.0000 &   0.4947 f
  icache_1/lce/lce_cmd/U270/Q (AO22X1)                            0.0357    0.0813     0.5760 f
  icache_1/lce/lce_cmd/n794 (net)               1       3.4086              0.0000     0.5760 f
  icache_1/lce/lce_cmd/data_r_reg_152_/D (DFFX1)                  0.0357    0.0000 &   0.5761 f
  data arrival time                                                                    0.5761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  clock reconvergence pessimism                                            -0.0061     0.2992
  icache_1/lce/lce_cmd/data_r_reg_152_/CLK (DFFX1)                          0.0000     0.2992 r
  library hold time                                                         0.0063     0.3055
  data required time                                                                   0.3055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3055
  data arrival time                                                                   -0.5761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2706


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/CLK (DFFX1)   0.1731   0.0000   0.3514 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/Q (DFFX1)   0.0522   0.2174   0.5688 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[971] (net)     2  12.2165   0.0000   0.5688 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U712/IN1 (MUX21X1)   0.0522  -0.0065 &   0.5623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U712/Q (MUX21X1)   0.0577   0.0850   0.6473 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n975 (net)     1  10.3746   0.0000   0.6473 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/D (DFFX1)   0.0577  -0.0121 &   0.6352 f
  data arrival time                                                                    0.6352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0058     0.3535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                         0.0111     0.3646
  data required time                                                                   0.3646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3646
  data arrival time                                                                   -0.6352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2706


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__1_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__1_/Q (DFFX1)   0.0522   0.2119   0.5309 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[31] (net)     3  12.1901   0.0000   0.5309 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U156/IN2 (MUX21X1)   0.0522  -0.0006 &   0.5303 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U156/Q (MUX21X1)   0.0412   0.0737   0.6040 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n135 (net)     1   4.6185   0.0000   0.6040 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__1_/D (DFFX1)   0.0412  -0.0019 &   0.6021 f
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_15__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0102     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  bp_fe_pc_gen_1/last_pc_reg_45_/CLK (DFFX1)                      0.0964    0.0000     0.3236 r
  bp_fe_pc_gen_1/last_pc_reg_45_/Q (DFFX1)                        0.0473    0.2054     0.5289 f
  bp_fe_pc_gen_1/last_pc[45] (net)              2       9.9778              0.0000     0.5289 f
  bp_fe_pc_gen_1/U920/IN1 (MUX21X1)                               0.0473   -0.0049 &   0.5240 f
  bp_fe_pc_gen_1/U920/Q (MUX21X1)                                 0.0519    0.0800     0.6040 f
  bp_fe_pc_gen_1/n677 (net)                     1       8.2732              0.0000     0.6040 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_45_/D (DFFX1)                 0.0519   -0.0014 &   0.6027 f
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  bp_fe_pc_gen_1/icache_miss_pc_reg_45_/CLK (DFFX1)                         0.0000     0.3266 r
  library hold time                                                         0.0054     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_31_/CLK (DFFX1)   0.1466   0.0000   0.3315 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_31_/Q (DFFX1)   0.0416   0.2079   0.5394 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[31] (net)     2   7.4774   0.0000   0.5394 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1040/IN1 (AO22X1)   0.0416  -0.0043 &   0.5352 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1040/Q (AO22X1)   0.0428   0.0833   0.6185 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n142 (net)     1   5.4676   0.0000   0.6185 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_31_/D (DFFX1)   0.0428  -0.0012 &   0.6173 f
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3385     0.3385
  clock reconvergence pessimism                                            -0.0045     0.3340
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_31_/CLK (DFFX1)   0.0000   0.3340 r
  library hold time                                                         0.0127     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/CLK (DFFX1)   0.0917   0.0000   0.3152 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/Q (DFFX1)   0.0465   0.2041   0.5192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[76] (net)     2   9.6121   0.0000   0.5192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1709/IN1 (MUX21X1)   0.0465  -0.0011 &   0.5182 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1709/Q (MUX21X1)   0.0577   0.0839   0.6021 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n80 (net)     1  10.4089   0.0000   0.6021 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/D (DFFX1)   0.0577  -0.0111 &   0.5910 f
  data arrival time                                                                    0.5910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3223     0.3223
  clock reconvergence pessimism                                            -0.0058     0.3165
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/CLK (DFFX1)   0.0000   0.3165 r
  library hold time                                                         0.0038     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_157_/CLK (DFFX1)   0.1439   0.0000   0.3286 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_157_/Q (DFFX1)   0.0469   0.2113   0.5400 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[157] (net)     2   9.8189   0.0000   0.5400 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U901/IN1 (AO22X1)   0.0469  -0.0034 &   0.5365 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U901/Q (AO22X1)   0.0419   0.0835   0.6200 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n394 (net)     1   5.1689   0.0000   0.6200 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_157_/D (DFFX1)   0.0419  -0.0056 &   0.6145 f
  data arrival time                                                                    0.6145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3356     0.3356
  clock reconvergence pessimism                                            -0.0045     0.3311
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_157_/CLK (DFFX1)   0.0000   0.3311 r
  library hold time                                                         0.0127     0.3438
  data required time                                                                   0.3438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3438
  data arrival time                                                                   -0.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_237_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_237_/CLK (DFFX1)   0.1465   0.0000   0.3302 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_237_/Q (DFFX1)   0.0475   0.2120   0.5422 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[237] (net)     2  10.1073   0.0000   0.5422 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U814/IN1 (AO22X1)   0.0475  -0.0071 &   0.5351 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U814/Q (AO22X1)   0.0523   0.0913   0.6264 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n554 (net)     1   8.7804   0.0000   0.6264 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_237_/D (DFFX1)   0.0523  -0.0126 &   0.6138 f
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                            -0.0045     0.3327
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_237_/CLK (DFFX1)   0.0000   0.3327 r
  library hold time                                                         0.0104     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3212     0.3212
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.1312   0.0000   0.3212 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/Q (DFFX1)   0.0555   0.2162   0.5373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[153] (net)     2  13.6720   0.0000   0.5373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1624/IN1 (MUX21X1)   0.0555  -0.0094 &   0.5280 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1624/Q (MUX21X1)   0.0565   0.0848   0.6128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n157 (net)     1   9.8898   0.0000   0.6128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/D (DFFX1)   0.0565  -0.0111 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3282     0.3282
  clock reconvergence pessimism                                            -0.0055     0.3227
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.0000   0.3227 r
  library hold time                                                         0.0082     0.3309
  data required time                                                                   0.3309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3309
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  icache_1/lce/lce_cmd/data_r_reg_209_/CLK (DFFX1)                0.0672    0.0000     0.2946 r
  icache_1/lce/lce_cmd/data_r_reg_209_/Q (DFFX1)                  0.0431    0.1980     0.4926 f
  icache_1/lce/lce_cmd/data_r[209] (net)        2       8.1077              0.0000     0.4926 f
  icache_1/lce/lce_cmd/U340/IN2 (AO22X1)                          0.0431   -0.0035 &   0.4891 f
  icache_1/lce/lce_cmd/U340/Q (AO22X1)                            0.0410    0.0865     0.5756 f
  icache_1/lce/lce_cmd/n678 (net)               1       5.3412              0.0000     0.5756 f
  icache_1/lce/lce_cmd/data_r_reg_209_/D (DFFX1)                  0.0410   -0.0055 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                            -0.0061     0.2956
  icache_1/lce/lce_cmd/data_r_reg_209_/CLK (DFFX1)                          0.0000     0.2956 r
  library hold time                                                         0.0037     0.2993
  data required time                                                                   0.2993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2993
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2707


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  icache_1/lce/lce_cmd/data_r_reg_17_/CLK (DFFX1)                 0.0798    0.0000     0.2991 r
  icache_1/lce/lce_cmd/data_r_reg_17_/Q (DFFX1)                   0.0454    0.2015     0.5006 f
  icache_1/lce/lce_cmd/data_r[17] (net)         2       9.1283              0.0000     0.5006 f
  icache_1/lce/lce_cmd/U109/IN2 (AO22X1)                          0.0454   -0.0045 &   0.4961 f
  icache_1/lce/lce_cmd/U109/Q (AO22X1)                            0.0357    0.0825     0.5786 f
  icache_1/lce/lce_cmd/n1066 (net)              1       3.4164              0.0000     0.5786 f
  icache_1/lce/lce_cmd/data_r_reg_17_/D (DFFX1)                   0.0357   -0.0013 &   0.5772 f
  data arrival time                                                                    0.5772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3064     0.3064
  clock reconvergence pessimism                                            -0.0061     0.3002
  icache_1/lce/lce_cmd/data_r_reg_17_/CLK (DFFX1)                           0.0000     0.3002 r
  library hold time                                                         0.0063     0.3065
  data required time                                                                   0.3065
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3065
  data arrival time                                                                   -0.5772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_158_/CLK (DFFX1)   0.1439   0.0000   0.3296 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_158_/Q (DFFX1)   0.0402   0.2066   0.5362 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[158] (net)     2   6.8744   0.0000   0.5362 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U900/IN1 (AO22X1)   0.0402  -0.0028 &   0.5334 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U900/Q (AO22X1)   0.0433   0.0835   0.6169 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n396 (net)     1   5.6517   0.0000   0.6169 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_158_/D (DFFX1)   0.0433  -0.0017 &   0.6152 f
  data arrival time                                                                    0.6152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3366     0.3366
  clock reconvergence pessimism                                            -0.0045     0.3321
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_158_/CLK (DFFX1)   0.0000   0.3321 r
  library hold time                                                         0.0123     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.6152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/CLK (DFFX1)   0.0917   0.0000   0.3144 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/Q (DFFX1)   0.0512   0.2074   0.5218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[957] (net)     2  11.7488   0.0000   0.5218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U732/IN1 (MUX21X1)   0.0512  -0.0037 &   0.5181 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U732/Q (MUX21X1)   0.0557   0.0834   0.6015 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n961 (net)     1   9.6251   0.0000   0.6015 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/D (DFFX1)   0.0557  -0.0108 &   0.5907 f
  data arrival time                                                                    0.5907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  clock reconvergence pessimism                                            -0.0058     0.3158
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__417_/CLK (DFFX1)   0.0000   0.3158 r
  library hold time                                                         0.0042     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__14_/CLK (DFFX1)   0.1312   0.0000   0.3245 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__14_/Q (DFFX1)   0.0513   0.2133   0.5378 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[50] (net)     2  11.7891   0.0000   0.5378 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U65/IN2 (MUX21X1)   0.0513  -0.0075 &   0.5303 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U65/Q (MUX21X1)   0.0541   0.0832   0.6135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n54 (net)     1   8.9653   0.0000   0.6135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__14_/D (DFFX1)   0.0541  -0.0077 &   0.6057 f
  data arrival time                                                                    0.6057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  clock reconvergence pessimism                                            -0.0055     0.3262
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__14_/CLK (DFFX1)   0.0000   0.3262 r
  library hold time                                                         0.0088     0.3349
  data required time                                                                   0.3349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3349
  data arrival time                                                                   -0.6057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_231_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  icache_1/lce/lce_cmd/data_r_reg_231_/CLK (DFFX1)                0.0672    0.0000     0.2946 r
  icache_1/lce/lce_cmd/data_r_reg_231_/Q (DFFX1)                  0.0410    0.1964     0.4910 f
  icache_1/lce/lce_cmd/data_r[231] (net)        2       7.1537              0.0000     0.4910 f
  icache_1/lce/lce_cmd/U366/IN2 (AO22X1)                          0.0410    0.0000 &   0.4911 f
  icache_1/lce/lce_cmd/U366/Q (AO22X1)                            0.0379    0.0832     0.5743 f
  icache_1/lce/lce_cmd/n634 (net)               1       4.0567              0.0000     0.5743 f
  icache_1/lce/lce_cmd/data_r_reg_231_/D (DFFX1)                  0.0379   -0.0037 &   0.5706 f
  data arrival time                                                                    0.5706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                            -0.0061     0.2956
  icache_1/lce/lce_cmd/data_r_reg_231_/CLK (DFFX1)                          0.0000     0.2956 r
  library hold time                                                         0.0042     0.2998
  data required time                                                                   0.2998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2998
  data arrival time                                                                   -0.5706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/eaddr_tl_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3005     0.3005
  icache_1/eaddr_tl_r_reg_53_/CLK (DFFX1)                         0.0480    0.0000     0.3005 r
  icache_1/eaddr_tl_r_reg_53_/Q (DFFX1)                           0.0501    0.1989     0.4993 f
  icache_1/eaddr_tl_r[53] (net)                 2      11.2921              0.0000     0.4993 f
  icache_1/U993/IN4 (AO22X1)                                      0.0501   -0.0080 &   0.4913 f
  icache_1/U993/Q (AO22X1)                                        0.0558    0.0883     0.5796 f
  icache_1/n487 (net)                           1      10.7538              0.0000     0.5796 f
  icache_1/eaddr_tl_r_reg_53_/D (DFFX1)                           0.0558   -0.0097 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0055     0.3014
  icache_1/eaddr_tl_r_reg_53_/CLK (DFFX1)                                   0.0000     0.3014 r
  library hold time                                                        -0.0022     0.2991
  data required time                                                                   0.2991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2991
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3112     0.3112
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/CLK (DFFX1)   0.0849   0.0000   0.3112 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/Q (DFFX1)   0.0542   0.2083   0.5196 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[227] (net)     2  13.0752   0.0000   0.5196 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1545/IN1 (MUX21X1)   0.0542  -0.0060 &   0.5136 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1545/Q (MUX21X1)   0.0665   0.0915   0.6051 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n231 (net)     1  13.6012   0.0000   0.6051 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/D (DFFX1)   0.0665  -0.0204 &   0.5848 f
  data arrival time                                                                    0.5848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  clock reconvergence pessimism                                            -0.0058     0.3125
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/CLK (DFFX1)   0.0000   0.3125 r
  library hold time                                                         0.0015     0.3140
  data required time                                                                   0.3140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3140
  data arrival time                                                                   -0.5848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/CLK (DFFX1)   0.1164   0.0000   0.3169 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/Q (DFFX1)   0.0410   0.2040   0.5209 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[56] (net)     2   7.1752   0.0000   0.5209 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U216/IN2 (MUX21X2)   0.0410  -0.0006 &   0.5203 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U216/Q (MUX21X2)   0.0397   0.0801   0.6004 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n160 (net)     1   3.9592   0.0000   0.6004 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/D (DFFX1)   0.0397   0.0001 &   0.6004 f
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0045     0.3191
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/CLK (DFFX1)   0.0000   0.3191 r
  library hold time                                                         0.0105     0.3296
  data required time                                                                   0.3296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3296
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__136_/CLK (DFFX1)   0.1853   0.0000   0.3377 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__136_/Q (DFFX1)   0.0544   0.2200   0.5577 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[676] (net)     2  13.1977   0.0000   0.5577 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1044/IN1 (MUX21X1)   0.0544  -0.0089 &   0.5488 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1044/Q (MUX21X1)   0.0642   0.0899   0.6388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n680 (net)     1  12.7404   0.0000   0.6388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__136_/D (DFFX1)   0.0642  -0.0175 &   0.6213 f
  data arrival time                                                                    0.6213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3454     0.3454
  clock reconvergence pessimism                                            -0.0055     0.3399
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__136_/CLK (DFFX1)   0.0000   0.3399 r
  library hold time                                                         0.0106     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.6213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  bp_fe_pc_gen_1/last_pc_reg_60_/CLK (DFFX1)                      0.0967    0.0000     0.3235 r
  bp_fe_pc_gen_1/last_pc_reg_60_/Q (DFFX1)                        0.0493    0.2068     0.5303 f
  bp_fe_pc_gen_1/last_pc[60] (net)              2      10.8833              0.0000     0.5303 f
  bp_fe_pc_gen_1/U888/IN1 (MUX21X1)                               0.0493   -0.0010 &   0.5293 f
  bp_fe_pc_gen_1/U888/Q (MUX21X1)                                 0.0542    0.0820     0.6113 f
  bp_fe_pc_gen_1/n632 (net)                     1       9.1017              0.0000     0.6113 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_60_/D (DFFX1)                 0.0542   -0.0090 &   0.6023 f
  data arrival time                                                                    0.6023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3320     0.3320
  clock reconvergence pessimism                                            -0.0055     0.3264
  bp_fe_pc_gen_1/icache_miss_pc_reg_60_/CLK (DFFX1)                         0.0000     0.3264 r
  library hold time                                                         0.0050     0.3315
  data required time                                                                   0.3315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3315
  data arrival time                                                                   -0.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/CLK (DFFX1)   0.1312   0.0000   0.3236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/Q (DFFX1)   0.0495   0.2120   0.5356 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1032] (net)     2  10.9651   0.0000   0.5356 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U645/IN1 (MUX21X1)   0.0495  -0.0043 &   0.5313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U645/Q (MUX21X1)   0.0573   0.0842   0.6155 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1036 (net)     1  10.2232   0.0000   0.6155 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/D (DFFX1)   0.0573  -0.0114 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                            -0.0055     0.3252
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/CLK (DFFX1)   0.0000   0.3252 r
  library hold time                                                         0.0080     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2708


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/CLK (DFFX1)   0.1462   0.0000   0.3175 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/Q (DFFX1)   0.0462   0.2111   0.5285 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[254] (net)     2   9.5313   0.0000   0.5285 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1511/IN1 (MUX21X1)   0.0462  -0.0032 &   0.5253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1511/Q (MUX21X1)   0.0539   0.0812   0.6065 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n258 (net)     1   8.9930   0.0000   0.6065 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/D (DFFX1)   0.0539  -0.0064 &   0.6001 f
  data arrival time                                                                    0.6001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3248     0.3248
  clock reconvergence pessimism                                            -0.0055     0.3193
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/CLK (DFFX1)   0.0000   0.3193 r
  library hold time                                                         0.0100     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2709


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_336_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_336_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  icache_1/lce/lce_cmd/data_r_reg_336_/CLK (DFFX1)                0.0672    0.0000     0.2937 r
  icache_1/lce/lce_cmd/data_r_reg_336_/Q (DFFX1)                  0.0409    0.1964     0.4901 f
  icache_1/lce/lce_cmd/data_r[336] (net)        2       7.1245              0.0000     0.4901 f
  icache_1/lce/lce_cmd/U494/IN2 (AO22X1)                          0.0409   -0.0026 &   0.4875 f
  icache_1/lce/lce_cmd/U494/Q (AO22X1)                            0.0426    0.0873     0.5748 f
  icache_1/lce/lce_cmd/n422 (net)               1       5.8278              0.0000     0.5748 f
  icache_1/lce/lce_cmd/data_r_reg_336_/D (DFFX1)                  0.0426   -0.0056 &   0.5691 f
  data arrival time                                                                    0.5691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  clock reconvergence pessimism                                            -0.0061     0.2948
  icache_1/lce/lce_cmd/data_r_reg_336_/CLK (DFFX1)                          0.0000     0.2948 r
  library hold time                                                         0.0035     0.2982
  data required time                                                                   0.2982
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2982
  data arrival time                                                                   -0.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2709


  Startpoint: icache_1/addr_tv_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                           0.1326    0.0000     0.3354 r
  icache_1/addr_tv_r_reg_0_/Q (DFFX1)                             0.0504    0.2127     0.5482 f
  icache_1/addr_tv_r[0] (net)                   2      11.3570              0.0000     0.5482 f
  icache_1/U337/IN4 (AO22X1)                                      0.0504    0.0001 &   0.5482 f
  icache_1/U337/Q (AO22X1)                                        0.0351    0.0732     0.6214 f
  icache_1/n550 (net)                           1       3.2073              0.0000     0.6214 f
  icache_1/addr_tv_r_reg_0_/D (DFFX1)                             0.0351    0.0000 &   0.6214 f
  data arrival time                                                                    0.6214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3370 r
  library hold time                                                         0.0135     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.6214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2709


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  icache_1/lce/lce_cmd/data_r_reg_174_/CLK (DFFX1)                0.1220    0.0000     0.3146 r
  icache_1/lce/lce_cmd/data_r_reg_174_/Q (DFFX1)                  0.0395    0.2037     0.5183 f
  icache_1/lce/lce_cmd/data_r[174] (net)        2       6.5299              0.0000     0.5183 f
  icache_1/lce/lce_cmd/U297/IN2 (AO22X1)                          0.0395    0.0001 &   0.5184 f
  icache_1/lce/lce_cmd/U297/Q (AO22X1)                            0.0358    0.0807     0.5991 f
  icache_1/lce/lce_cmd/n750 (net)               1       3.0913              0.0000     0.5991 f
  icache_1/lce/lce_cmd/data_r_reg_174_/D (DFFX1)                  0.0358    0.0000 &   0.5991 f
  data arrival time                                                                    0.5991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  clock reconvergence pessimism                                            -0.0058     0.3159
  icache_1/lce/lce_cmd/data_r_reg_174_/CLK (DFFX1)                          0.0000     0.3159 r
  library hold time                                                         0.0122     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.5991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2710


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.1312   0.0000   0.3237 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/Q (DFFX1)   0.0458   0.2095   0.5332 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[8] (net)     2   9.3443   0.0000   0.5332 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U112/IN1 (MUX21X1)   0.0458  -0.0007 &   0.5325 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U112/Q (MUX21X1)   0.0498   0.0783   0.6108 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n12 (net)     1   7.5043   0.0000   0.6108 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/D (DFFX1)   0.0498  -0.0046 &   0.6061 f
  data arrival time                                                                    0.6061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  clock reconvergence pessimism                                            -0.0055     0.3253
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.0000   0.3253 r
  library hold time                                                         0.0098     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.6061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2710


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/CLK (DFFX1)   0.1167   0.0000   0.3190 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/Q (DFFX1)   0.0433   0.2057   0.5247 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[22] (net)     2   8.1833   0.0000   0.5247 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U234/IN2 (MUX21X2)   0.0433  -0.0007 &   0.5240 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U234/Q (MUX21X2)   0.0394   0.0805   0.6046 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n126 (net)     1   3.9501   0.0000   0.6046 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/D (DFFX1)   0.0394  -0.0017 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0106     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2710


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_30_/CLK (DFFX1)   0.1439   0.0000   0.3297 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_30_/Q (DFFX1)   0.0390   0.2056   0.5353 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[30] (net)     2   6.3481   0.0000   0.5353 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1041/IN1 (AO22X1)   0.0390  -0.0013 &   0.5340 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1041/Q (AO22X1)   0.0459   0.0853   0.6193 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n140 (net)     1   6.5342   0.0000   0.6193 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_30_/D (DFFX1)   0.0459  -0.0044 &   0.6149 f
  data arrival time                                                                    0.6149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3367     0.3367
  clock reconvergence pessimism                                            -0.0045     0.3322
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_30_/CLK (DFFX1)   0.0000   0.3322 r
  library hold time                                                         0.0117     0.3439
  data required time                                                                   0.3439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3439
  data arrival time                                                                   -0.6149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2710


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__437_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__437_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__437_/CLK (DFFX1)   0.1699   0.0000   0.3265 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__437_/Q (DFFX1)   0.0485   0.2146   0.5412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[976] (net)     2  10.5500   0.0000   0.5412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U707/IN1 (MUX21X1)   0.0485  -0.0055 &   0.5357 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U707/Q (MUX21X1)   0.0532   0.0812   0.6168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n980 (net)     1   8.7404   0.0000   0.6168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__437_/D (DFFX1)   0.0532  -0.0054 &   0.6115 f
  data arrival time                                                                    0.6115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  clock reconvergence pessimism                                            -0.0055     0.3285
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__437_/CLK (DFFX1)   0.0000   0.3285 r
  library hold time                                                         0.0119     0.3404
  data required time                                                                   0.3404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3404
  data arrival time                                                                   -0.6115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2710


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3256     0.3256
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/CLK (DFFX1)   0.1700   0.0000   0.3256 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/Q (DFFX1)   0.0482   0.2145   0.5401 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[585] (net)     2  10.4452   0.0000   0.5401 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1142/IN1 (MUX21X1)   0.0482  -0.0016 &   0.5385 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1142/Q (MUX21X1)   0.0513   0.0798   0.6183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n589 (net)     1   8.0277   0.0000   0.6183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/D (DFFX1)   0.0513  -0.0073 &   0.6110 f
  data arrival time                                                                    0.6110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  clock reconvergence pessimism                                            -0.0055     0.3276
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/CLK (DFFX1)   0.0000   0.3276 r
  library hold time                                                         0.0124     0.3400
  data required time                                                                   0.3400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3400
  data arrival time                                                                   -0.6110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  icache_1/lce/lce_cmd/data_r_reg_266_/CLK (DFFX1)                0.1476    0.0000     0.3318 r
  icache_1/lce/lce_cmd/data_r_reg_266_/Q (DFFX1)                  0.0375    0.2047     0.5365 f
  icache_1/lce/lce_cmd/data_r[266] (net)        2       5.7018              0.0000     0.5365 f
  icache_1/lce/lce_cmd/U408/IN2 (AO22X1)                          0.0375   -0.0006 &   0.5359 f
  icache_1/lce/lce_cmd/U408/Q (AO22X1)                            0.0404    0.0850     0.6210 f
  icache_1/lce/lce_cmd/n564 (net)               1       5.1323              0.0000     0.6210 f
  icache_1/lce/lce_cmd/data_r_reg_266_/D (DFFX1)                  0.0404   -0.0030 &   0.6180 f
  data arrival time                                                                    0.6180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0061     0.3336
  icache_1/lce/lce_cmd/data_r_reg_266_/CLK (DFFX1)                          0.0000     0.3336 r
  library hold time                                                         0.0133     0.3469
  data required time                                                                   0.3469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3469
  data arrival time                                                                   -0.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/CLK (DFFX1)   0.1701   0.0000   0.3265 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/Q (DFFX1)   0.0510   0.2164   0.5429 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[972] (net)     2  11.6921   0.0000   0.5429 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U711/IN1 (MUX21X1)   0.0510  -0.0086 &   0.5343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U711/Q (MUX21X1)   0.0530   0.0815   0.6158 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n976 (net)     1   8.6426   0.0000   0.6158 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/D (DFFX1)   0.0530  -0.0043 &   0.6116 f
  data arrival time                                                                    0.6116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  clock reconvergence pessimism                                            -0.0055     0.3285
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/CLK (DFFX1)   0.0000   0.3285 r
  library hold time                                                         0.0120     0.3404
  data required time                                                                   0.3404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3404
  data arrival time                                                                   -0.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__327_/CLK (DFFX1)   0.1312   0.0000   0.3234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__327_/Q (DFFX1)   0.0529   0.2144   0.5378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[327] (net)     2  12.4863   0.0000   0.5378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1433/IN1 (MUX21X1)   0.0529  -0.0058 &   0.5320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1433/Q (MUX21X1)   0.0601   0.0868   0.6188 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n331 (net)     1  11.2438   0.0000   0.6188 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__327_/D (DFFX1)   0.0601  -0.0154 &   0.6035 f
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  clock reconvergence pessimism                                            -0.0055     0.3251
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__327_/CLK (DFFX1)   0.0000   0.3251 r
  library hold time                                                         0.0073     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__320_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__320_/CLK (DFFX1)   0.1159   0.0000   0.3263 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__320_/Q (DFFX1)   0.0465   0.2079   0.5342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[859] (net)     2   9.6501   0.0000   0.5342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U838/IN1 (MUX21X1)   0.0465   0.0003 &   0.5345 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U838/Q (MUX21X1)   0.0519   0.0799   0.6144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n863 (net)     1   8.2677   0.0000   0.6144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__320_/D (DFFX1)   0.0519  -0.0075 &   0.6068 f
  data arrival time                                                                    0.6068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  clock reconvergence pessimism                                            -0.0055     0.3280
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__320_/CLK (DFFX1)   0.0000   0.3280 r
  library hold time                                                         0.0077     0.3357
  data required time                                                                   0.3357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3357
  data arrival time                                                                   -0.6068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: icache_1/tag_tv_r_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  icache_1/tag_tv_r_reg_0__11_/CLK (DFFX1)                        0.0977    0.0000     0.3411 r
  icache_1/tag_tv_r_reg_0__11_/QN (DFFX1)                         0.0613    0.1593     0.5004 r
  icache_1/n1079 (net)                          2       7.8074              0.0000     0.5004 r
  icache_1/icc_place248/INP (INVX0)                               0.0613   -0.0073 &   0.4930 r
  icache_1/icc_place248/ZN (INVX0)                                0.0599    0.0443     0.5374 f
  icache_1/n1080 (net)                          1       7.8604              0.0000     0.5374 f
  icache_1/U382/IN2 (AO22X1)                                      0.0599   -0.0047 &   0.5326 f
  icache_1/U382/Q (AO22X1)                                        0.0420    0.0910     0.6237 f
  icache_1/n2074 (net)                          1       6.0149              0.0000     0.6237 f
  icache_1/tag_tv_r_reg_0__11_/D (DFFX1)                          0.0420   -0.0019 &   0.6217 f
  data arrival time                                                                    0.6217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  clock reconvergence pessimism                                            -0.0055     0.3431
  icache_1/tag_tv_r_reg_0__11_/CLK (DFFX1)                                  0.0000     0.3431 r
  library hold time                                                         0.0076     0.3506
  data required time                                                                   0.3506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3506
  data arrival time                                                                   -0.6217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/CLK (DFFX1)   0.1167   0.0000   0.3189 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/Q (DFFX1)   0.0493   0.2099   0.5288 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[37] (net)     3  10.8996   0.0000   0.5288 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U198/IN2 (MUX21X1)   0.0493   0.0002 &   0.5291 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U198/Q (MUX21X1)   0.0432   0.0740   0.6031 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n141 (net)     1   5.0047   0.0000   0.6031 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/D (DFFX1)   0.0432  -0.0010 &   0.6021 f
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  clock reconvergence pessimism                                            -0.0045     0.3212
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/CLK (DFFX1)   0.0000   0.3212 r
  library hold time                                                         0.0097     0.3309
  data required time                                                                   0.3309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3309
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.1220   0.0000   0.3233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/Q (DFFX1)   0.0466   0.2089   0.5322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1050] (net)     2   9.6877   0.0000   0.5322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U625/IN1 (MUX21X1)   0.0466  -0.0010 &   0.5312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U625/Q (MUX21X1)   0.0527   0.0804   0.6117 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1054 (net)     1   8.5614   0.0000   0.6117 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/D (DFFX1)   0.0527  -0.0075 &   0.6042 f
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  clock reconvergence pessimism                                            -0.0058     0.3249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0000   0.3249 r
  library hold time                                                         0.0082     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2711


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/last_pc_reg_34_/CLK (DFFX1)                      0.0963    0.0000     0.3227 r
  bp_fe_pc_gen_1/last_pc_reg_34_/Q (DFFX1)                        0.0549    0.2106     0.5332 f
  bp_fe_pc_gen_1/last_pc[34] (net)              2      13.3905              0.0000     0.5332 f
  bp_fe_pc_gen_1/U943/IN2 (MUX21X1)                               0.0549   -0.0061 &   0.5272 f
  bp_fe_pc_gen_1/U943/Q (MUX21X1)                                 0.0619    0.0894     0.6166 f
  bp_fe_pc_gen_1/n711 (net)                     1      11.8193              0.0000     0.6166 f
  bp_fe_pc_gen_1/last_pc_reg_34_/D (DFFX1)                        0.0619   -0.0162 &   0.6003 f
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  clock reconvergence pessimism                                            -0.0055     0.3257
  bp_fe_pc_gen_1/last_pc_reg_34_/CLK (DFFX1)                                0.0000     0.3257 r
  library hold time                                                         0.0035     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2712


  Startpoint: icache_1/vaddr_tl_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  icache_1/vaddr_tl_r_reg_1_/CLK (DFFX1)                          0.1326    0.0000     0.3354 r
  icache_1/vaddr_tl_r_reg_1_/Q (DFFX1)                            0.0399    0.2054     0.5407 f
  icache_1/vaddr_tl_r[1] (net)                  2       6.7298              0.0000     0.5407 f
  icache_1/U336/IN2 (AO22X1)                                      0.0399   -0.0009 &   0.5399 f
  icache_1/U336/Q (AO22X1)                                        0.0358    0.0816     0.6215 f
  icache_1/n112 (net)                           1       3.4615              0.0000     0.6215 f
  icache_1/addr_tv_r_reg_1_/D (DFFX1)                             0.0358    0.0000 &   0.6215 f
  data arrival time                                                                    0.6215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/addr_tv_r_reg_1_/CLK (DFFX1)                                     0.0000     0.3370 r
  library hold time                                                         0.0133     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.6215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2712


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_415_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_415_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  icache_1/lce/lce_cmd/data_r_reg_415_/CLK (DFFX1)                0.1475    0.0000     0.3298 r
  icache_1/lce/lce_cmd/data_r_reg_415_/Q (DFFX1)                  0.0386    0.2056     0.5354 f
  icache_1/lce/lce_cmd/data_r[415] (net)        2       6.1933              0.0000     0.5354 f
  icache_1/lce/lce_cmd/U589/IN2 (AO22X1)                          0.0386   -0.0008 &   0.5346 f
  icache_1/lce/lce_cmd/U589/Q (AO22X1)                            0.0368    0.0823     0.6169 f
  icache_1/lce/lce_cmd/n262 (net)               1       3.8545              0.0000     0.6169 f
  icache_1/lce/lce_cmd/data_r_reg_415_/D (DFFX1)                  0.0368    0.0001 &   0.6169 f
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  clock reconvergence pessimism                                            -0.0061     0.3315
  icache_1/lce/lce_cmd/data_r_reg_415_/CLK (DFFX1)                          0.0000     0.3315 r
  library hold time                                                         0.0142     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2712


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/last_pc_reg_24_/CLK (DFFX1)                      0.1131    0.0000     0.3227 r
  bp_fe_pc_gen_1/last_pc_reg_24_/Q (DFFX1)                        0.0550    0.2133     0.5360 f
  bp_fe_pc_gen_1/last_pc[24] (net)              2      13.4532              0.0000     0.5360 f
  bp_fe_pc_gen_1/U965/IN1 (MUX21X1)                               0.0550   -0.0056 &   0.5303 f
  bp_fe_pc_gen_1/U965/Q (MUX21X1)                                 0.0618    0.0884     0.6187 f
  bp_fe_pc_gen_1/n740 (net)                     1      11.8667              0.0000     0.6187 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_24_/D (DFFX1)                 0.0618   -0.0183 &   0.6004 f
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0055     0.3240
  bp_fe_pc_gen_1/icache_miss_pc_reg_24_/CLK (DFFX1)                         0.0000     0.3240 r
  library hold time                                                         0.0052     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2712


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/CLK (DFFX1)               0.0963    0.0000     0.3227 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/Q (DFFX1)                 0.0610    0.2146     0.5373 f
  bp_fe_pc_gen_1/icache_miss_pc[41] (net)       2      16.1151              0.0000     0.5373 f
  bp_fe_pc_gen_1/U929/IN2 (MUX21X1)                               0.0610   -0.0119 &   0.5255 f
  bp_fe_pc_gen_1/U929/Q (MUX21X1)                                 0.0605    0.0898     0.6152 f
  bp_fe_pc_gen_1/n689 (net)                     1      11.3698              0.0000     0.6152 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/D (DFFX1)                 0.0605   -0.0144 &   0.6008 f
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3258
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/CLK (DFFX1)                         0.0000     0.3258 r
  library hold time                                                         0.0038     0.3295
  data required time                                                                   0.3295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3295
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/CLK (DFFX1)   0.0917   0.0000   0.3161 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/Q (DFFX1)   0.0548   0.2098   0.5259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[61] (net)     2  13.3566   0.0000   0.5259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1729/IN1 (MUX21X1)   0.0548  -0.0101 &   0.5158 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1729/Q (MUX21X1)   0.0628   0.0890   0.6048 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n65 (net)     1  12.2139   0.0000   0.6048 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/D (DFFX1)   0.0628  -0.0133 &   0.5916 f
  data arrival time                                                                    0.5916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0058     0.3174
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/CLK (DFFX1)   0.0000   0.3174 r
  library hold time                                                         0.0029     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_148_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  icache_1/lce/lce_cmd/data_r_reg_148_/CLK (DFFX1)                0.0798    0.0000     0.2990 r
  icache_1/lce/lce_cmd/data_r_reg_148_/Q (DFFX1)                  0.0452    0.2014     0.5004 f
  icache_1/lce/lce_cmd/data_r[148] (net)        2       9.0471              0.0000     0.5004 f
  icache_1/lce/lce_cmd/U266/IN2 (AO22X1)                          0.0452   -0.0018 &   0.4986 f
  icache_1/lce/lce_cmd/U266/Q (AO22X1)                            0.0362    0.0828     0.5814 f
  icache_1/lce/lce_cmd/n802 (net)               1       3.5845              0.0000     0.5814 f
  icache_1/lce/lce_cmd/data_r_reg_148_/D (DFFX1)                  0.0362   -0.0038 &   0.5776 f
  data arrival time                                                                    0.5776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0061     0.3002
  icache_1/lce/lce_cmd/data_r_reg_148_/CLK (DFFX1)                          0.0000     0.3002 r
  library hold time                                                         0.0062     0.3063
  data required time                                                                   0.3063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3063
  data arrival time                                                                   -0.5776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  icache_1/lce/lce_cmd/data_r_reg_27_/CLK (DFFX1)                 0.0798    0.0000     0.2993 r
  icache_1/lce/lce_cmd/data_r_reg_27_/Q (DFFX1)                   0.0376    0.1957     0.4949 f
  icache_1/lce/lce_cmd/data_r[27] (net)         2       5.7255              0.0000     0.4949 f
  icache_1/lce/lce_cmd/U120/IN2 (AO22X1)                          0.0376    0.0001 &   0.4950 f
  icache_1/lce/lce_cmd/U120/Q (AO22X1)                            0.0413    0.0858     0.5808 f
  icache_1/lce/lce_cmd/n1046 (net)              1       5.4429              0.0000     0.5808 f
  icache_1/lce/lce_cmd/data_r_reg_27_/D (DFFX1)                   0.0413   -0.0038 &   0.5770 f
  data arrival time                                                                    0.5770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  clock reconvergence pessimism                                            -0.0061     0.3004
  icache_1/lce/lce_cmd/data_r_reg_27_/CLK (DFFX1)                           0.0000     0.3004 r
  library hold time                                                         0.0053     0.3057
  data required time                                                                   0.3057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3057
  data arrival time                                                                   -0.5770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/CLK (DFFX1)   0.1312   0.0000   0.3209 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/Q (DFFX1)   0.0573   0.2173   0.5382 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[142] (net)     2  14.4368   0.0000   0.5382 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1637/IN1 (MUX21X1)   0.0573  -0.0122 &   0.5260 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1637/Q (MUX21X1)   0.0613   0.0885   0.6145 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n146 (net)     1  11.6602   0.0000   0.6145 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/D (DFFX1)   0.0613  -0.0137 &   0.6007 f
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3279     0.3279
  clock reconvergence pessimism                                            -0.0055     0.3224
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/CLK (DFFX1)   0.0000   0.3224 r
  library hold time                                                         0.0070     0.3294
  data required time                                                                   0.3294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3294
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  icache_1/lce/lce_cmd/data_r_reg_197_/CLK (DFFX1)                0.1503    0.0000     0.3322 r
  icache_1/lce/lce_cmd/data_r_reg_197_/Q (DFFX1)                  0.0403    0.2072     0.5394 f
  icache_1/lce/lce_cmd/data_r[197] (net)        2       6.9213              0.0000     0.5394 f
  icache_1/lce/lce_cmd/U325/IN2 (AO22X1)                          0.0403   -0.0020 &   0.5374 f
  icache_1/lce/lce_cmd/U325/Q (AO22X1)                            0.0407    0.0851     0.6225 f
  icache_1/lce/lce_cmd/n704 (net)               1       4.9417              0.0000     0.6225 f
  icache_1/lce/lce_cmd/data_r_reg_197_/D (DFFX1)                  0.0407   -0.0038 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3401     0.3401
  clock reconvergence pessimism                                            -0.0061     0.3339
  icache_1/lce/lce_cmd/data_r_reg_197_/CLK (DFFX1)                          0.0000     0.3339 r
  library hold time                                                         0.0134     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_294_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  icache_1/lce/lce_cmd/data_r_reg_294_/CLK (DFFX1)                0.0672    0.0000     0.2926 r
  icache_1/lce/lce_cmd/data_r_reg_294_/Q (DFFX1)                  0.0380    0.1940     0.4866 f
  icache_1/lce/lce_cmd/data_r[294] (net)        2       5.8704              0.0000     0.4866 f
  icache_1/lce/lce_cmd/U441/IN2 (AO22X1)                          0.0380    0.0001 &   0.4866 f
  icache_1/lce/lce_cmd/U441/Q (AO22X1)                            0.0387    0.0836     0.5703 f
  icache_1/lce/lce_cmd/n508 (net)               1       4.4761              0.0000     0.5703 f
  icache_1/lce/lce_cmd/data_r_reg_294_/D (DFFX1)                  0.0387   -0.0013 &   0.5690 f
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0061     0.2936
  icache_1/lce/lce_cmd/data_r_reg_294_/CLK (DFFX1)                          0.0000     0.2936 r
  library hold time                                                         0.0041     0.2976
  data required time                                                                   0.2976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2976
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_159_/CLK (DFFX1)   0.1439   0.0000   0.3297 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_159_/Q (DFFX1)   0.0409   0.2071   0.5368 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[159] (net)     2   7.1752   0.0000   0.5368 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U899/IN1 (AO22X1)   0.0409  -0.0008 &   0.5360 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U899/Q (AO22X1)   0.0434   0.0837   0.6197 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n398 (net)     1   5.6647   0.0000   0.6197 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_159_/D (DFFX1)   0.0434  -0.0038 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3367     0.3367
  clock reconvergence pessimism                                            -0.0045     0.3322
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_159_/CLK (DFFX1)   0.0000   0.3322 r
  library hold time                                                         0.0123     0.3445
  data required time                                                                   0.3445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3445
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2713


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3272     0.3272
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/CLK (DFFX1)   0.1160   0.0000   0.3272 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/Q (DFFX1)   0.0494   0.2098   0.5370 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[53] (net)     2  10.9076   0.0000   0.5370 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1735/IN1 (MUX21X1)   0.0494  -0.0031 &   0.5340 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1735/Q (MUX21X1)   0.0538   0.0817   0.6156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n57 (net)     1   8.9277   0.0000   0.6156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/D (DFFX1)   0.0538  -0.0081 &   0.6076 f
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0055     0.3289
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/CLK (DFFX1)   0.0000   0.3289 r
  library hold time                                                         0.0073     0.3362
  data required time                                                                   0.3362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3362
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2714


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/CLK (DFFX1)   0.1312   0.0000   0.3239 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/Q (DFFX1)   0.0544   0.2154   0.5392 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[454] (net)     2  13.1402   0.0000   0.5392 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1290/IN1 (MUX21X1)   0.0544  -0.0065 &   0.5327 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1290/Q (MUX21X1)   0.0557   0.0840   0.6168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n458 (net)     1   9.6095   0.0000   0.6168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/D (DFFX1)   0.0557  -0.0115 &   0.6053 f
  data arrival time                                                                    0.6053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  clock reconvergence pessimism                                            -0.0055     0.3255
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/CLK (DFFX1)   0.0000   0.3255 r
  library hold time                                                         0.0084     0.3339
  data required time                                                                   0.3339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3339
  data arrival time                                                                   -0.6053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2714


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.1312   0.0000   0.3221 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/Q (DFFX1)   0.0522   0.2139   0.5360 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[8] (net)     2  12.1916   0.0000   0.5360 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1785/IN1 (MUX21X1)   0.0522  -0.0069 &   0.5291 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1785/Q (MUX21X1)   0.0550   0.0831   0.6122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n12 (net)     1   9.3570   0.0000   0.6122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/D (DFFX1)   0.0550  -0.0086 &   0.6037 f
  data arrival time                                                                    0.6037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  clock reconvergence pessimism                                            -0.0055     0.3237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.0000   0.3237 r
  library hold time                                                         0.0086     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.6037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2714


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.1220   0.0000   0.3232 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/Q (DFFX1)   0.0479   0.2097   0.5329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[511] (net)     2  10.2392   0.0000   0.5329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1226/IN1 (MUX21X1)   0.0479  -0.0035 &   0.5295 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1226/Q (MUX21X1)   0.0527   0.0806   0.6101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n515 (net)     1   8.5345   0.0000   0.6101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/D (DFFX1)   0.0527  -0.0057 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  clock reconvergence pessimism                                            -0.0058     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.0000   0.3247 r
  library hold time                                                         0.0082     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2714


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/CLK (DFFX1)   0.0849   0.0000   0.3104 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/Q (DFFX1)   0.0463   0.2029   0.5133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[43] (net)     2   9.5252   0.0000   0.5133 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1746/IN1 (MUX21X1)   0.0463  -0.0020 &   0.5113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1746/Q (MUX21X1)   0.0516   0.0796   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n47 (net)     1   8.1577   0.0000   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/D (DFFX1)   0.0516  -0.0036 &   0.5872 f
  data arrival time                                                                    0.5872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  clock reconvergence pessimism                                            -0.0058     0.3116
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__43_/CLK (DFFX1)   0.0000   0.3116 r
  library hold time                                                         0.0042     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.5872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2714


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/CLK (DFFX1)   0.1159   0.0000   0.3268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/Q (DFFX1)   0.0473   0.2084   0.5352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[555] (net)     2   9.9979   0.0000   0.5352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1178/IN1 (MUX21X1)   0.0473  -0.0058 &   0.5294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1178/Q (MUX21X1)   0.0521   0.0804   0.6098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n559 (net)     1   8.4573   0.0000   0.6098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/D (DFFX1)   0.0521  -0.0022 &   0.6076 f
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  clock reconvergence pessimism                                            -0.0055     0.3285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/CLK (DFFX1)   0.0000   0.3285 r
  library hold time                                                         0.0076     0.3361
  data required time                                                                   0.3361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3361
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__331_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__331_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__331_/CLK (DFFX1)   0.1159   0.0000   0.3265 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__331_/Q (DFFX1)   0.0538   0.2128   0.5393 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[870] (net)     2  12.8847   0.0000   0.5393 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U825/IN1 (MUX21X1)   0.0538  -0.0097 &   0.5297 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U825/Q (MUX21X1)   0.0602   0.0871   0.6167 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n874 (net)     1  11.2901   0.0000   0.6167 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__331_/D (DFFX1)   0.0602  -0.0113 &   0.6055 f
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  clock reconvergence pessimism                                            -0.0055     0.3282
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__331_/CLK (DFFX1)   0.0000   0.3282 r
  library hold time                                                         0.0058     0.3340
  data required time                                                                   0.3340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3340
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/CLK (DFFX1)   0.0917   0.0000   0.3159 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/Q (DFFX1)   0.0553   0.2101   0.5261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1030] (net)     2  13.5690   0.0000   0.5261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U651/IN1 (MUX21X1)   0.0553  -0.0068 &   0.5192 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U651/Q (MUX21X1)   0.0555   0.0840   0.6033 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1034 (net)     1   9.5177   0.0000   0.6033 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/D (DFFX1)   0.0555  -0.0102 &   0.5930 f
  data arrival time                                                                    0.5930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3231     0.3231
  clock reconvergence pessimism                                            -0.0058     0.3173
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__490_/CLK (DFFX1)   0.0000   0.3173 r
  library hold time                                                         0.0042     0.3216
  data required time                                                                   0.3216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3216
  data arrival time                                                                   -0.5930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.1312   0.0000   0.3213 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/Q (DFFX1)   0.0541   0.2152   0.5365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[480] (net)     2  13.0443   0.0000   0.5365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1260/IN1 (MUX21X1)   0.0541  -0.0082 &   0.5283 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1260/Q (MUX21X1)   0.0575   0.0853   0.6136 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n484 (net)     1  10.2906   0.0000   0.6136 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/D (DFFX1)   0.0575  -0.0112 &   0.6023 f
  data arrival time                                                                    0.6023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3284     0.3284
  clock reconvergence pessimism                                            -0.0055     0.3229
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.0000   0.3229 r
  library hold time                                                         0.0079     0.3308
  data required time                                                                   0.3308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3308
  data arrival time                                                                   -0.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_301_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3320     0.3320
  icache_1/lce/lce_cmd/data_r_reg_301_/CLK (DFFX1)                0.1476    0.0000     0.3320 r
  icache_1/lce/lce_cmd/data_r_reg_301_/Q (DFFX1)                  0.0407    0.2073     0.5393 f
  icache_1/lce/lce_cmd/data_r[301] (net)        2       7.0766              0.0000     0.5393 f
  icache_1/lce/lce_cmd/U452/IN2 (AO22X1)                          0.0407   -0.0011 &   0.5382 f
  icache_1/lce/lce_cmd/U452/Q (AO22X1)                            0.0373    0.0831     0.6212 f
  icache_1/lce/lce_cmd/n492 (net)               1       4.0293              0.0000     0.6212 f
  icache_1/lce/lce_cmd/data_r_reg_301_/D (DFFX1)                  0.0373   -0.0019 &   0.6193 f
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3399     0.3399
  clock reconvergence pessimism                                            -0.0061     0.3338
  icache_1/lce/lce_cmd/data_r_reg_301_/CLK (DFFX1)                          0.0000     0.3338 r
  library hold time                                                         0.0140     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_273_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_273_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  icache_1/lce/lce_cmd/data_r_reg_273_/CLK (DFFX1)                0.0672    0.0000     0.2935 r
  icache_1/lce/lce_cmd/data_r_reg_273_/Q (DFFX1)                  0.0426    0.1976     0.4911 f
  icache_1/lce/lce_cmd/data_r[273] (net)        2       7.8558              0.0000     0.4911 f
  icache_1/lce/lce_cmd/U417/IN2 (AO22X1)                          0.0426   -0.0012 &   0.4899 f
  icache_1/lce/lce_cmd/U417/Q (AO22X1)                            0.0366    0.0827     0.5726 f
  icache_1/lce/lce_cmd/n550 (net)               1       3.7411              0.0000     0.5726 f
  icache_1/lce/lce_cmd/data_r_reg_273_/D (DFFX1)                  0.0366   -0.0022 &   0.5704 f
  data arrival time                                                                    0.5704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0061     0.2945
  icache_1/lce/lce_cmd/data_r_reg_273_/CLK (DFFX1)                          0.0000     0.2945 r
  library hold time                                                         0.0044     0.2988
  data required time                                                                   0.2988
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2988
  data arrival time                                                                   -0.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__111_/CLK (DFFX1)   0.1462   0.0000   0.3171 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__111_/Q (DFFX1)   0.0455   0.2106   0.5276 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[650] (net)     2   9.1977   0.0000   0.5276 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1069/IN1 (MUX21X1)   0.0455  -0.0017 &   0.5259 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1069/Q (MUX21X1)   0.0540   0.0811   0.6070 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n654 (net)     1   9.0277   0.0000   0.6070 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__111_/D (DFFX1)   0.0540  -0.0067 &   0.6003 f
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  clock reconvergence pessimism                                            -0.0055     0.3189
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__111_/CLK (DFFX1)   0.0000   0.3189 r
  library hold time                                                         0.0099     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__1_/CLK (DFFX1)   0.1167   0.0000   0.3181 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__1_/Q (DFFX1)   0.0490   0.2097   0.5278 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[63] (net)     3  10.7612   0.0000   0.5278 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U192/IN2 (MUX21X1)   0.0490   0.0003 &   0.5281 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U192/Q (MUX21X1)   0.0463   0.0763   0.6045 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n167 (net)     1   6.0019   0.0000   0.6045 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__1_/D (DFFX1)   0.0463  -0.0035 &   0.6010 f
  data arrival time                                                                    0.6010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  clock reconvergence pessimism                                            -0.0045     0.3204
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__1_/CLK (DFFX1)   0.0000   0.3204 r
  library hold time                                                         0.0090     0.3294
  data required time                                                                   0.3294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3294
  data arrival time                                                                   -0.6010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3241     0.3241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/CLK (DFFX1)   0.1312   0.0000   0.3241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/Q (DFFX1)   0.0491   0.2118   0.5359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[424] (net)     2  10.8126   0.0000   0.5359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1326/IN1 (MUX21X1)   0.0491  -0.0047 &   0.5312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1326/Q (MUX21X1)   0.0538   0.0817   0.6129 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n428 (net)     1   8.9446   0.0000   0.6129 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/D (DFFX1)   0.0538  -0.0067 &   0.6062 f
  data arrival time                                                                    0.6062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                            -0.0055     0.3258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/CLK (DFFX1)   0.0000   0.3258 r
  library hold time                                                         0.0089     0.3346
  data required time                                                                   0.3346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3346
  data arrival time                                                                   -0.6062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  bp_fe_pc_gen_1/last_pc_reg_42_/CLK (DFFX1)                      0.0964    0.0000     0.3236 r
  bp_fe_pc_gen_1/last_pc_reg_42_/Q (DFFX1)                        0.0475    0.2055     0.5290 f
  bp_fe_pc_gen_1/last_pc[42] (net)              2      10.0599              0.0000     0.5290 f
  bp_fe_pc_gen_1/U926/IN2 (MUX21X1)                               0.0475   -0.0004 &   0.5287 f
  bp_fe_pc_gen_1/U926/Q (MUX21X1)                                 0.0489    0.0782     0.6068 f
  bp_fe_pc_gen_1/n687 (net)                     1       6.9004              0.0000     0.6068 f
  bp_fe_pc_gen_1/last_pc_reg_42_/D (DFFX1)                        0.0489   -0.0027 &   0.6042 f
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0055     0.3266
  bp_fe_pc_gen_1/last_pc_reg_42_/CLK (DFFX1)                                0.0000     0.3266 r
  library hold time                                                         0.0060     0.3326
  data required time                                                                   0.3326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3326
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2716


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3632     0.3632
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.1932   0.0000   0.3632 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/Q (DFFX1)   0.0509   0.2182   0.5815 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[19] (net)     2  11.6579   0.0000   0.5815 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1773/IN1 (MUX21X1)   0.0509  -0.0061 &   0.5754 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1773/Q (MUX21X1)   0.0585   0.0853   0.6607 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n23 (net)     1  10.6472   0.0000   0.6607 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/D (DFFX1)   0.0585  -0.0110 &   0.6496 f
  data arrival time                                                                    0.6496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0058     0.3656
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.0000   0.3656 r
  library hold time                                                         0.0125     0.3780
  data required time                                                                   0.3780
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3780
  data arrival time                                                                   -0.6496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2716


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3214     0.3214
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/CLK (DFFX1)   0.1312   0.0000   0.3214 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/Q (DFFX1)   0.0544   0.2154   0.5368 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[414] (net)     2  13.1782   0.0000   0.5368 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1334/IN1 (MUX21X1)   0.0544  -0.0051 &   0.5317 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1334/Q (MUX21X1)   0.0640   0.0898   0.6215 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n418 (net)     1  12.6815   0.0000   0.6215 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/D (DFFX1)   0.0640  -0.0207 &   0.6009 f
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3284     0.3284
  clock reconvergence pessimism                                            -0.0055     0.3229
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/CLK (DFFX1)   0.0000   0.3229 r
  library hold time                                                         0.0063     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2716


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  icache_1/lce/lce_cmd/data_r_reg_92_/CLK (DFFX1)                 0.0798    0.0000     0.2987 r
  icache_1/lce/lce_cmd/data_r_reg_92_/Q (DFFX1)                   0.0414    0.1987     0.4974 f
  icache_1/lce/lce_cmd/data_r[92] (net)         2       7.3437              0.0000     0.4974 f
  icache_1/lce/lce_cmd/U197/IN2 (AO22X1)                          0.0414   -0.0010 &   0.4964 f
  icache_1/lce/lce_cmd/U197/Q (AO22X1)                            0.0382    0.0838     0.5802 f
  icache_1/lce/lce_cmd/n916 (net)               1       4.3004              0.0000     0.5802 f
  icache_1/lce/lce_cmd/data_r_reg_92_/D (DFFX1)                   0.0382   -0.0030 &   0.5773 f
  data arrival time                                                                    0.5773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0061     0.2998
  icache_1/lce/lce_cmd/data_r_reg_92_/CLK (DFFX1)                           0.0000     0.2998 r
  library hold time                                                         0.0058     0.3057
  data required time                                                                   0.3057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3057
  data arrival time                                                                   -0.5773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2716


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/CLK (DFFX1)   0.1312   0.0000   0.3237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/Q (DFFX1)   0.0517   0.2135   0.5373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[685] (net)     2  11.9586   0.0000   0.5373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1030/IN1 (MUX21X1)   0.0517  -0.0047 &   0.5326 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1030/Q (MUX21X1)   0.0555   0.0833   0.6160 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n689 (net)     1   9.5391   0.0000   0.6160 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/D (DFFX1)   0.0555  -0.0105 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  clock reconvergence pessimism                                            -0.0055     0.3254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/CLK (DFFX1)   0.0000   0.3254 r
  library hold time                                                         0.0084     0.3338
  data required time                                                                   0.3338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3338
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2716


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_264_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_264_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  icache_1/lce/lce_cmd/data_r_reg_264_/CLK (DFFX1)                0.1503    0.0000     0.3317 r
  icache_1/lce/lce_cmd/data_r_reg_264_/Q (DFFX1)                  0.0403    0.2072     0.5389 f
  icache_1/lce/lce_cmd/data_r[264] (net)        2       6.9020              0.0000     0.5389 f
  icache_1/lce/lce_cmd/U406/IN2 (AO22X1)                          0.0403   -0.0005 &   0.5384 f
  icache_1/lce/lce_cmd/U406/Q (AO22X1)                            0.0389    0.0843     0.6227 f
  icache_1/lce/lce_cmd/n568 (net)               1       4.5862              0.0000     0.6227 f
  icache_1/lce/lce_cmd/data_r_reg_264_/D (DFFX1)                  0.0389   -0.0037 &   0.6190 f
  data arrival time                                                                    0.6190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0061     0.3335
  icache_1/lce/lce_cmd/data_r_reg_264_/CLK (DFFX1)                          0.0000     0.3335 r
  library hold time                                                         0.0139     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2716


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_25_/CLK (DFFX1)   0.1439   0.0000   0.3296 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_25_/Q (DFFX1)   0.0423   0.2082   0.5378 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[25] (net)     2   7.7814   0.0000   0.5378 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1047/IN1 (AO22X1)   0.0423  -0.0039 &   0.5339 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1047/Q (AO22X1)   0.0455   0.0855   0.6194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n130 (net)     1   6.3723   0.0000   0.6194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_25_/D (DFFX1)   0.0455  -0.0038 &   0.6156 f
  data arrival time                                                                    0.6156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3366     0.3366
  clock reconvergence pessimism                                            -0.0045     0.3321
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_25_/CLK (DFFX1)   0.0000   0.3321 r
  library hold time                                                         0.0118     0.3439
  data required time                                                                   0.3439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3439
  data arrival time                                                                   -0.6156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2717


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__325_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__325_/CLK (DFFX1)   0.1159   0.0000   0.3264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__325_/Q (DFFX1)   0.0458   0.2074   0.5337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[325] (net)     2   9.3281   0.0000   0.5337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1435/IN1 (MUX21X1)   0.0458  -0.0031 &   0.5307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1435/Q (MUX21X1)   0.0510   0.0791   0.6097 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n329 (net)     1   7.9406   0.0000   0.6097 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__325_/D (DFFX1)   0.0510  -0.0021 &   0.6076 f
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  clock reconvergence pessimism                                            -0.0055     0.3280
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__325_/CLK (DFFX1)   0.0000   0.3280 r
  library hold time                                                         0.0079     0.3359
  data required time                                                                   0.3359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3359
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2717


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/CLK (DFFX1)   0.0849   0.0000   0.3113 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/Q (DFFX1)   0.0457   0.2025   0.5139 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[41] (net)     2   9.2804   0.0000   0.5139 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1751/IN1 (MUX21X1)   0.0457  -0.0005 &   0.5134 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1751/Q (MUX21X1)   0.0534   0.0807   0.5941 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n45 (net)     1   8.8222   0.0000   0.5941 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/D (DFFX1)   0.0534  -0.0059 &   0.5882 f
  data arrival time                                                                    0.5882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  clock reconvergence pessimism                                            -0.0058     0.3126
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/CLK (DFFX1)   0.0000   0.3126 r
  library hold time                                                         0.0039     0.3165
  data required time                                                                   0.3165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3165
  data arrival time                                                                   -0.5882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2717


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__241_/CLK (DFFX1)   0.0917   0.0000   0.3136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__241_/Q (DFFX1)   0.0447   0.2029   0.5165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[780] (net)     2   8.8169   0.0000   0.5165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U925/IN1 (MUX21X1)   0.0447   0.0002 &   0.5167 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U925/Q (MUX21X1)   0.0495   0.0779   0.5946 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n784 (net)     1   7.4362   0.0000   0.5946 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__241_/D (DFFX1)   0.0495  -0.0026 &   0.5920 f
  data arrival time                                                                    0.5920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3207     0.3207
  clock reconvergence pessimism                                            -0.0058     0.3149
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__241_/CLK (DFFX1)   0.0000   0.3149 r
  library hold time                                                         0.0054     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2717


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__0_/CLK (DFFX1)   0.1163   0.0000   0.3172 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__0_/Q (DFFX1)   0.0430   0.2055   0.5227 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[26] (net)     2   8.0472   0.0000   0.5227 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U232/IN2 (MUX21X2)   0.0430  -0.0014 &   0.5213 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U232/Q (MUX21X2)   0.0392   0.0804   0.6018 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n130 (net)     1   3.9213   0.0000   0.6018 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__0_/D (DFFX1)   0.0392   0.0001 &   0.6018 f
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  clock reconvergence pessimism                                            -0.0045     0.3195
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__0_/CLK (DFFX1)   0.0000   0.3195 r
  library hold time                                                         0.0106     0.3301
  data required time                                                                   0.3301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3301
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2717


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/CLK (DFFX1)   0.1159   0.0000   0.3264 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/Q (DFFX1)   0.0500   0.2102   0.5366 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[819] (net)     2  11.1761   0.0000   0.5366 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U882/IN1 (MUX21X1)   0.0500  -0.0064 &   0.5302 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U882/Q (MUX21X1)   0.0535   0.0817   0.6119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n823 (net)     1   8.8468   0.0000   0.6119 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/D (DFFX1)   0.0535  -0.0047 &   0.6072 f
  data arrival time                                                                    0.6072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  clock reconvergence pessimism                                            -0.0055     0.3281
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/CLK (DFFX1)   0.0000   0.3281 r
  library hold time                                                         0.0073     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.6072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3133     0.3133
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/CLK (DFFX1)   0.0917   0.0000   0.3133 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/Q (DFFX1)   0.0487   0.2056   0.5189 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1017] (net)     2  10.6241   0.0000   0.5189 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U662/IN1 (MUX21X1)   0.0487  -0.0042 &   0.5148 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U662/Q (MUX21X1)   0.0500   0.0791   0.5938 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1021 (net)     1   7.6156   0.0000   0.5938 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/D (DFFX1)   0.0500  -0.0022 &   0.5917 f
  data arrival time                                                                    0.5917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3204     0.3204
  clock reconvergence pessimism                                            -0.0058     0.3146
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/CLK (DFFX1)   0.0000   0.3146 r
  library hold time                                                         0.0053     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.5917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/CLK (DFFX1)   0.1697   0.0000   0.3265 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/Q (DFFX1)   0.0549   0.2190   0.5455 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[793] (net)     2  13.4227   0.0000   0.5455 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U913/IN1 (MUX21X1)   0.0549  -0.0065 &   0.5389 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U913/Q (MUX21X1)   0.0516   0.0812   0.6201 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n797 (net)     1   8.0738   0.0000   0.6201 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/D (DFFX1)   0.0516  -0.0076 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  clock reconvergence pessimism                                            -0.0055     0.3284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/CLK (DFFX1)   0.0000   0.3284 r
  library hold time                                                         0.0123     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  icache_1/lce/lce_cmd/data_r_reg_250_/CLK (DFFX1)                0.1503    0.0000     0.3322 r
  icache_1/lce/lce_cmd/data_r_reg_250_/Q (DFFX1)                  0.0410    0.2078     0.5400 f
  icache_1/lce/lce_cmd/data_r[250] (net)        2       7.2304              0.0000     0.5400 f
  icache_1/lce/lce_cmd/U389/IN2 (AO22X1)                          0.0410   -0.0006 &   0.5394 f
  icache_1/lce/lce_cmd/U389/Q (AO22X1)                            0.0355    0.0817     0.6211 f
  icache_1/lce/lce_cmd/n596 (net)               1       3.4104              0.0000     0.6211 f
  icache_1/lce/lce_cmd/data_r_reg_250_/D (DFFX1)                  0.0355   -0.0007 &   0.6205 f
  data arrival time                                                                    0.6205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3401     0.3401
  clock reconvergence pessimism                                            -0.0061     0.3340
  icache_1/lce/lce_cmd/data_r_reg_250_/CLK (DFFX1)                          0.0000     0.3340 r
  library hold time                                                         0.0147     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.6205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_395_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_395_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  icache_1/lce/lce_cmd/data_r_reg_395_/CLK (DFFX1)                0.1694    0.0000     0.3269 r
  icache_1/lce/lce_cmd/data_r_reg_395_/Q (DFFX1)                  0.0423    0.2104     0.5373 f
  icache_1/lce/lce_cmd/data_r[395] (net)        2       7.8192              0.0000     0.5373 f
  icache_1/lce/lce_cmd/U563/IN2 (AO22X1)                          0.0423   -0.0043 &   0.5329 f
  icache_1/lce/lce_cmd/U563/Q (AO22X1)                            0.0384    0.0841     0.6171 f
  icache_1/lce/lce_cmd/n304 (net)               1       4.3674              0.0000     0.6171 f
  icache_1/lce/lce_cmd/data_r_reg_395_/D (DFFX1)                  0.0384   -0.0010 &   0.6161 f
  data arrival time                                                                    0.6161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0055     0.3289
  icache_1/lce/lce_cmd/data_r_reg_395_/CLK (DFFX1)                          0.0000     0.3289 r
  library hold time                                                         0.0154     0.3442
  data required time                                                                   0.3442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3442
  data arrival time                                                                   -0.6161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/CLK (DFFX1)   0.0849   0.0000   0.3113 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/Q (DFFX1)   0.0506   0.2059   0.5172 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[767] (net)     2  11.4765   0.0000   0.5172 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U943/IN1 (MUX21X1)   0.0506  -0.0065 &   0.5107 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U943/Q (MUX21X1)   0.0548   0.0826   0.5933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n771 (net)     1   9.2931   0.0000   0.5933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/D (DFFX1)   0.0548  -0.0053 &   0.5880 f
  data arrival time                                                                    0.5880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  clock reconvergence pessimism                                            -0.0058     0.3126
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/CLK (DFFX1)   0.0000   0.3126 r
  library hold time                                                         0.0036     0.3162
  data required time                                                                   0.3162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3162
  data arrival time                                                                   -0.5880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__182_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__182_/CLK (DFFX1)   0.1538   0.0000   0.3428 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__182_/Q (DFFX1)   0.0513   0.2151   0.5580 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[182] (net)     2  11.7764   0.0000   0.5580 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1591/IN1 (MUX21X1)   0.0513  -0.0057 &   0.5523 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1591/Q (MUX21X1)   0.0551   0.0830   0.6353 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n186 (net)     1   9.4003   0.0000   0.6353 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__182_/D (DFFX1)   0.0551  -0.0085 &   0.6268 f
  data arrival time                                                                    0.6268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  clock reconvergence pessimism                                            -0.0058     0.3447
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__182_/CLK (DFFX1)   0.0000   0.3447 r
  library hold time                                                         0.0103     0.3550
  data required time                                                                   0.3550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3550
  data arrival time                                                                   -0.6268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/CLK (DFFX1)   0.1312   0.0000   0.3235 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/Q (DFFX1)   0.0528   0.2143   0.5378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[867] (net)     2  12.4596   0.0000   0.5378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U831/IN1 (MUX21X1)   0.0528  -0.0057 &   0.5321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U831/Q (MUX21X1)   0.0553   0.0838   0.6158 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n871 (net)     1   9.6381   0.0000   0.6158 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/D (DFFX1)   0.0553  -0.0104 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  clock reconvergence pessimism                                            -0.0055     0.3251
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/CLK (DFFX1)   0.0000   0.3251 r
  library hold time                                                         0.0085     0.3336
  data required time                                                                   0.3336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3336
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/CLK (DFFX1)   0.1439   0.0000   0.3297 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/Q (DFFX1)   0.0417   0.2078   0.5375 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[415] (net)     2   7.5327   0.0000   0.5375 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U618/IN1 (AO22X1)   0.0417  -0.0028 &   0.5347 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U618/Q (AO22X1)   0.0420   0.0827   0.6175 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n910 (net)     1   5.2049   0.0000   0.6175 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/D (DFFX1)   0.0420  -0.0008 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3367     0.3367
  clock reconvergence pessimism                                            -0.0045     0.3322
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/CLK (DFFX1)   0.0000   0.3322 r
  library hold time                                                         0.0127     0.3448
  data required time                                                                   0.3448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3448
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0917   0.0000   0.3134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/Q (DFFX1)   0.0488   0.2057   0.5190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[479] (net)     2  10.6605   0.0000   0.5190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1261/IN1 (MUX21X1)   0.0488   0.0003 &   0.5194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1261/Q (MUX21X1)   0.0532   0.0812   0.6006 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n483 (net)     1   8.7322   0.0000   0.6006 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/D (DFFX1)   0.0532  -0.0094 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3205     0.3205
  clock reconvergence pessimism                                            -0.0058     0.3147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0000   0.3147 r
  library hold time                                                         0.0047     0.3193
  data required time                                                                   0.3193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3193
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3179     0.3179
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__1_/CLK (DFFX1)   0.1167   0.0000   0.3179 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__1_/Q (DFFX1)   0.0528   0.2123   0.5302 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[35] (net)     3  12.4498   0.0000   0.5302 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U196/IN2 (MUX21X1)   0.0528  -0.0046 &   0.5256 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U196/Q (MUX21X1)   0.0509   0.0814   0.6070 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n139 (net)     1   7.8508   0.0000   0.6070 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__1_/D (DFFX1)   0.0509  -0.0070 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3246     0.3246
  clock reconvergence pessimism                                            -0.0045     0.3201
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__1_/CLK (DFFX1)   0.0000   0.3201 r
  library hold time                                                         0.0080     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2718


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  icache_1/lce/lce_cmd/data_r_reg_127_/CLK (DFFX1)                0.0672    0.0000     0.2934 r
  icache_1/lce/lce_cmd/data_r_reg_127_/Q (DFFX1)                  0.0358    0.1922     0.4857 f
  icache_1/lce/lce_cmd/data_r[127] (net)        2       4.9334              0.0000     0.4857 f
  icache_1/lce/lce_cmd/U241/IN2 (AO22X1)                          0.0358    0.0000 &   0.4857 f
  icache_1/lce/lce_cmd/U241/Q (AO22X1)                            0.0407    0.0850     0.5707 f
  icache_1/lce/lce_cmd/n844 (net)               1       5.2299              0.0000     0.5707 f
  icache_1/lce/lce_cmd/data_r_reg_127_/D (DFFX1)                  0.0407   -0.0006 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0061     0.2944
  icache_1/lce/lce_cmd/data_r_reg_127_/CLK (DFFX1)                          0.0000     0.2944 r
  library hold time                                                         0.0038     0.2982
  data required time                                                                   0.2982
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2982
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/CLK (DFFX1)   0.1699   0.0000   0.3266 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/Q (DFFX1)   0.0507   0.2162   0.5427 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[603] (net)     2  11.5615   0.0000   0.5427 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1122/IN1 (MUX21X1)   0.0507  -0.0065 &   0.5362 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1122/Q (MUX21X1)   0.0541   0.0822   0.6184 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n607 (net)     1   9.0411   0.0000   0.6184 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/D (DFFX1)   0.0541  -0.0063 &   0.6121 f
  data arrival time                                                                    0.6121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  clock reconvergence pessimism                                            -0.0055     0.3285
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/CLK (DFFX1)   0.0000   0.3285 r
  library hold time                                                         0.0117     0.3402
  data required time                                                                   0.3402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3402
  data arrival time                                                                   -0.6121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3379     0.3379
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/CLK (DFFX1)   0.1846   0.0000   0.3379 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/Q (DFFX1)   0.0577   0.2221   0.5600 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[931] (net)     2  14.6426   0.0000   0.5600 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U758/IN1 (MUX21X1)   0.0577  -0.0119 &   0.5481 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U758/Q (MUX21X1)   0.0578   0.0861   0.6342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n935 (net)     1  10.3432   0.0000   0.6342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/D (DFFX1)   0.0578  -0.0102 &   0.6239 f
  data arrival time                                                                    0.6239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  clock reconvergence pessimism                                            -0.0055     0.3401
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/CLK (DFFX1)   0.0000   0.3401 r
  library hold time                                                         0.0120     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.6239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0917   0.0000   0.3146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/Q (DFFX1)   0.0491   0.2059   0.5205 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[476] (net)     2  10.7929   0.0000   0.5205 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1268/IN1 (MUX21X1)   0.0491  -0.0023 &   0.5182 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1268/Q (MUX21X1)   0.0556   0.0829   0.6012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n480 (net)     1   9.6118   0.0000   0.6012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/D (DFFX1)   0.0556  -0.0091 &   0.5920 f
  data arrival time                                                                    0.5920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  clock reconvergence pessimism                                            -0.0058     0.3159
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0000   0.3159 r
  library hold time                                                         0.0042     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.5920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3212     0.3212
  bp_fe_pc_gen_1/last_pc_reg_19_/CLK (DFFX1)                      0.1131    0.0000     0.3212 r
  bp_fe_pc_gen_1/last_pc_reg_19_/Q (DFFX1)                        0.0596    0.2164     0.5375 f
  bp_fe_pc_gen_1/last_pc[19] (net)              2      15.5096              0.0000     0.5375 f
  bp_fe_pc_gen_1/U976/IN1 (MUX21X1)                               0.0596   -0.0137 &   0.5238 f
  bp_fe_pc_gen_1/U976/Q (MUX21X1)                                 0.0647    0.0913     0.6152 f
  bp_fe_pc_gen_1/n755 (net)                     1      12.9027              0.0000     0.6152 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_19_/D (DFFX1)                 0.0647   -0.0163 &   0.5989 f
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3279     0.3279
  clock reconvergence pessimism                                            -0.0055     0.3224
  bp_fe_pc_gen_1/icache_miss_pc_reg_19_/CLK (DFFX1)                         0.0000     0.3224 r
  library hold time                                                         0.0046     0.3270
  data required time                                                                   0.3270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3270
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/eaddr_tl_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  icache_1/eaddr_tl_r_reg_62_/CLK (DFFX1)                         0.0964    0.0000     0.3244 r
  icache_1/eaddr_tl_r_reg_62_/Q (DFFX1)                           0.0491    0.2066     0.5310 f
  icache_1/eaddr_tl_r[62] (net)                 2      10.7817              0.0000     0.5310 f
  icache_1/U984/IN4 (AO22X1)                                      0.0491   -0.0032 &   0.5278 f
  icache_1/U984/Q (AO22X1)                                        0.0441    0.0798     0.6076 f
  icache_1/n541 (net)                           1       6.4064              0.0000     0.6076 f
  icache_1/eaddr_tl_r_reg_62_/D (DFFX1)                           0.0441   -0.0011 &   0.6066 f
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  clock reconvergence pessimism                                            -0.0055     0.3277
  icache_1/eaddr_tl_r_reg_62_/CLK (DFFX1)                                   0.0000     0.3277 r
  library hold time                                                         0.0070     0.3347
  data required time                                                                   0.3347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3347
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3138     0.3138
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/CLK (DFFX1)   0.0917   0.0000   0.3138 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/Q (DFFX1)   0.0466   0.2041   0.5180 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[710] (net)     2   9.6565   0.0000   0.5180 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1003/IN1 (MUX21X1)   0.0466   0.0003 &   0.5182 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1003/Q (MUX21X1)   0.0501   0.0787   0.5969 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n714 (net)     1   7.6294   0.0000   0.5969 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/D (DFFX1)   0.0501  -0.0046 &   0.5923 f
  data arrival time                                                                    0.5923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  clock reconvergence pessimism                                            -0.0058     0.3151
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/CLK (DFFX1)   0.0000   0.3151 r
  library hold time                                                         0.0053     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__310_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__310_/CLK (DFFX1)   0.1158   0.0000   0.3247 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__310_/Q (DFFX1)   0.0636   0.2192   0.5439 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[310] (net)     2  17.2479   0.0000   0.5439 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1450/IN1 (MUX21X1)   0.0636  -0.0088 &   0.5350 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1450/Q (MUX21X1)   0.0434   0.0765   0.6115 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n314 (net)     1   5.1379   0.0000   0.6115 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__310_/D (DFFX1)   0.0434  -0.0037 &   0.6078 f
  data arrival time                                                                    0.6078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3318     0.3318
  clock reconvergence pessimism                                            -0.0055     0.3263
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__310_/CLK (DFFX1)   0.0000   0.3263 r
  library hold time                                                         0.0096     0.3359
  data required time                                                                   0.3359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3359
  data arrival time                                                                   -0.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/CLK (DFFX1)   0.0917   0.0000   0.3157 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/Q (DFFX1)   0.0515   0.2075   0.5232 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[172] (net)     2  11.8609   0.0000   0.5232 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1603/IN1 (MUX21X1)   0.0515  -0.0050 &   0.5182 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1603/Q (MUX21X1)   0.0587   0.0856   0.6038 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n176 (net)     1  10.7512   0.0000   0.6038 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/D (DFFX1)   0.0587  -0.0111 &   0.5926 f
  data arrival time                                                                    0.5926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  clock reconvergence pessimism                                            -0.0058     0.3171
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/CLK (DFFX1)   0.0000   0.3171 r
  library hold time                                                         0.0036     0.3207
  data required time                                                                   0.3207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3207
  data arrival time                                                                   -0.5926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/CLK (DFFX1)   0.0917   0.0000   0.3152 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/Q (DFFX1)   0.0498   0.2063   0.5216 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[787] (net)     2  11.0938   0.0000   0.5216 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U918/IN1 (MUX21X1)   0.0498  -0.0028 &   0.5188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U918/Q (MUX21X1)   0.0542   0.0823   0.6011 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n791 (net)     1   9.2105   0.0000   0.6011 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/D (DFFX1)   0.0542  -0.0081 &   0.5930 f
  data arrival time                                                                    0.5930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3224     0.3224
  clock reconvergence pessimism                                            -0.0058     0.3166
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__248_/CLK (DFFX1)   0.0000   0.3166 r
  library hold time                                                         0.0045     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.5930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2719


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_365_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_365_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_365_/CLK (DFFX1)   0.1465   0.0000   0.3303 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_365_/Q (DFFX1)   0.0417   0.2080   0.5383 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[365] (net)     2   7.5301   0.0000   0.5383 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U674/IN1 (AO22X1)   0.0417   0.0002 &   0.5385 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U674/Q (AO22X1)   0.0465   0.0862   0.6247 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n810 (net)     1   6.7275   0.0000   0.6247 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_365_/D (DFFX1)   0.0465  -0.0082 &   0.6165 f
  data arrival time                                                                    0.6165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0045     0.3328
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_365_/CLK (DFFX1)   0.0000   0.3328 r
  library hold time                                                         0.0118     0.3445
  data required time                                                                   0.3445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3445
  data arrival time                                                                   -0.6165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2720


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.1312   0.0000   0.3236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/Q (DFFX1)   0.0535   0.2148   0.5384 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[635] (net)     2  12.7750   0.0000   0.5384 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1090/IN1 (MUX21X1)   0.0535  -0.0085 &   0.5299 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1090/Q (MUX21X1)   0.0582   0.0860   0.6159 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n639 (net)     1  10.7562   0.0000   0.6159 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/D (DFFX1)   0.0582  -0.0110 &   0.6049 f
  data arrival time                                                                    0.6049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                            -0.0055     0.3252
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.0000   0.3252 r
  library hold time                                                         0.0078     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.6049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2720


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__349_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__349_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__349_/CLK (DFFX1)   0.1650   0.0000   0.3277 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__349_/Q (DFFX1)   0.0493   0.2148   0.5425 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[888] (net)     2  10.9316   0.0000   0.5425 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U805/IN1 (MUX21X1)   0.0493  -0.0070 &   0.5355 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U805/Q (MUX21X1)   0.0554   0.0829   0.6183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n892 (net)     1   9.5479   0.0000   0.6183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__349_/D (DFFX1)   0.0554  -0.0056 &   0.6127 f
  data arrival time                                                                    0.6127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3352     0.3352
  clock reconvergence pessimism                                            -0.0055     0.3297
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__349_/CLK (DFFX1)   0.0000   0.3297 r
  library hold time                                                         0.0110     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.6127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2720


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.1312   0.0000   0.3242 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/Q (DFFX1)   0.0476   0.2107   0.5350 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[15] (net)     2  10.1305   0.0000   0.5350 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U105/IN1 (MUX21X1)   0.0476  -0.0028 &   0.5322 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U105/Q (MUX21X1)   0.0548   0.0821   0.6143 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n19 (net)     1   9.3414   0.0000   0.6143 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/D (DFFX1)   0.0548  -0.0078 &   0.6065 f
  data arrival time                                                                    0.6065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                            -0.0055     0.3259
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.0000   0.3259 r
  library hold time                                                         0.0086     0.3344
  data required time                                                                   0.3344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3344
  data arrival time                                                                   -0.6065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2720


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__341_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__341_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__341_/CLK (DFFX1)   0.1312   0.0000   0.3235 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__341_/Q (DFFX1)   0.0539   0.2151   0.5386 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[880] (net)     2  12.9505   0.0000   0.5386 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U814/IN1 (MUX21X1)   0.0539  -0.0084 &   0.5303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U814/Q (MUX21X1)   0.0607   0.0874   0.6177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n884 (net)     1  11.4633   0.0000   0.6177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__341_/D (DFFX1)   0.0607  -0.0133 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                            -0.0055     0.3252
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__341_/CLK (DFFX1)   0.0000   0.3252 r
  library hold time                                                         0.0072     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2720


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/CLK (DFFX1)   0.1312   0.0000   0.3237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/Q (DFFX1)   0.0538   0.2150   0.5387 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[456] (net)     2  12.8892   0.0000   0.5387 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1287/IN1 (MUX21X1)   0.0538  -0.0071 &   0.5317 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1287/Q (MUX21X1)   0.0558   0.0839   0.6156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n460 (net)     1   9.6333   0.0000   0.6156 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/D (DFFX1)   0.0558  -0.0098 &   0.6058 f
  data arrival time                                                                    0.6058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  clock reconvergence pessimism                                            -0.0055     0.3254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/CLK (DFFX1)   0.0000   0.3254 r
  library hold time                                                         0.0084     0.3337
  data required time                                                                   0.3337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3337
  data arrival time                                                                   -0.6058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2720


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/CLK (DFFX1)   0.1850   0.0000   0.3373 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/Q (DFFX1)   0.0662   0.2275   0.5647 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[455] (net)     2  18.4229   0.0000   0.5647 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1292/IN1 (MUX21X1)   0.0662  -0.0179 &   0.5469 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1292/Q (MUX21X1)   0.0625   0.0909   0.6378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n459 (net)     1  12.0060   0.0000   0.6378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/D (DFFX1)   0.0625  -0.0153 &   0.6225 f
  data arrival time                                                                    0.6225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  clock reconvergence pessimism                                            -0.0055     0.3395
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/CLK (DFFX1)   0.0000   0.3395 r
  library hold time                                                         0.0109     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.6225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2721


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3162     0.3162
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/CLK (DFFX1)   0.1164   0.0000   0.3162 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/Q (DFFX1)   0.0446   0.2066   0.5228 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[36] (net)     2   8.7639   0.0000   0.5228 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U226/IN2 (MUX21X2)   0.0446  -0.0007 &   0.5221 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U226/Q (MUX21X2)   0.0425   0.0823   0.6045 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n140 (net)     1   5.0989   0.0000   0.6045 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/D (DFFX1)   0.0425  -0.0041 &   0.6004 f
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  clock reconvergence pessimism                                            -0.0045     0.3184
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/CLK (DFFX1)   0.0000   0.3184 r
  library hold time                                                         0.0099     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2721


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/CLK (DFFX1)   0.0917   0.0000   0.3158 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/Q (DFFX1)   0.0483   0.2054   0.5212 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[75] (net)     2  10.4422   0.0000   0.5212 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1710/IN1 (MUX21X1)   0.0483  -0.0012 &   0.5199 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1710/Q (MUX21X1)   0.0550   0.0824   0.6023 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n79 (net)     1   9.4073   0.0000   0.6023 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/D (DFFX1)   0.0550  -0.0087 &   0.5936 f
  data arrival time                                                                    0.5936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  clock reconvergence pessimism                                            -0.0058     0.3172
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/CLK (DFFX1)   0.0000   0.3172 r
  library hold time                                                         0.0043     0.3215
  data required time                                                                   0.3215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3215
  data arrival time                                                                   -0.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2721


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3290     0.3290
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_283_/CLK (DFFX1)   0.1444   0.0000   0.3290 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_283_/Q (DFFX1)   0.0431   0.2088   0.5377 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[283] (net)     2   8.1170   0.0000   0.5377 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U763/IN1 (AO22X1)   0.0431  -0.0031 &   0.5346 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U763/Q (AO22X1)   0.0438   0.0843   0.6190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n646 (net)     1   5.8038   0.0000   0.6190 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_283_/D (DFFX1)   0.0438  -0.0032 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3359     0.3359
  clock reconvergence pessimism                                            -0.0045     0.3314
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_283_/CLK (DFFX1)   0.0000   0.3314 r
  library hold time                                                         0.0123     0.3437
  data required time                                                                   0.3437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3437
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2721


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_166_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_166_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  icache_1/lce/lce_cmd/data_r_reg_166_/CLK (DFFX1)                0.0672    0.0000     0.2938 r
  icache_1/lce/lce_cmd/data_r_reg_166_/Q (DFFX1)                  0.0385    0.1944     0.4882 f
  icache_1/lce/lce_cmd/data_r[166] (net)        2       6.0959              0.0000     0.4882 f
  icache_1/lce/lce_cmd/U288/IN2 (AO22X1)                          0.0385    0.0000 &   0.4883 f
  icache_1/lce/lce_cmd/U288/Q (AO22X1)                            0.0383    0.0833     0.5716 f
  icache_1/lce/lce_cmd/n766 (net)               1       4.2964              0.0000     0.5716 f
  icache_1/lce/lce_cmd/data_r_reg_166_/D (DFFX1)                  0.0383   -0.0005 &   0.5710 f
  data arrival time                                                                    0.5710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  clock reconvergence pessimism                                            -0.0061     0.2948
  icache_1/lce/lce_cmd/data_r_reg_166_/CLK (DFFX1)                          0.0000     0.2948 r
  library hold time                                                         0.0041     0.2989
  data required time                                                                   0.2989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2989
  data arrival time                                                                   -0.5710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2721


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3128     0.3128
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/CLK (DFFX1)   0.1458   0.0000   0.3128 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/Q (DFFX1)   0.0469   0.2115   0.5243 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[482] (net)     2   9.8125   0.0000   0.5243 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1258/IN1 (MUX21X1)   0.0469  -0.0024 &   0.5219 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1258/Q (MUX21X1)   0.0530   0.0807   0.6026 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n486 (net)     1   8.6851   0.0000   0.6026 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/D (DFFX1)   0.0530  -0.0058 &   0.5968 f
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  clock reconvergence pessimism                                            -0.0055     0.3145
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/CLK (DFFX1)   0.0000   0.3145 r
  library hold time                                                         0.0101     0.3247
  data required time                                                                   0.3247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3247
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/CLK (DFFX1)   0.1164   0.0000   0.3159 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/Q (DFFX1)   0.0414   0.2044   0.5203 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[32] (net)     2   7.3558   0.0000   0.5203 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U229/IN2 (MUX21X2)   0.0414   0.0001 &   0.5204 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U229/Q (MUX21X2)   0.0392   0.0811   0.6015 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n136 (net)     1   4.6602   0.0000   0.6015 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/D (DFFX1)   0.0392  -0.0006 &   0.6009 f
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  clock reconvergence pessimism                                            -0.0045     0.3181
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/CLK (DFFX1)   0.0000   0.3181 r
  library hold time                                                         0.0106     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__168_/CLK (DFFX1)   0.1159   0.0000   0.3264 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__168_/Q (DFFX1)   0.0492   0.2097   0.5361 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[168] (net)     2  10.8452   0.0000   0.5361 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1607/IN1 (MUX21X1)   0.0492  -0.0013 &   0.5347 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1607/Q (MUX21X1)   0.0536   0.0816   0.6163 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n172 (net)     1   8.8847   0.0000   0.6163 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__168_/D (DFFX1)   0.0536  -0.0088 &   0.6075 f
  data arrival time                                                                    0.6075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  clock reconvergence pessimism                                            -0.0055     0.3281
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__168_/CLK (DFFX1)   0.0000   0.3281 r
  library hold time                                                         0.0073     0.3353
  data required time                                                                   0.3353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3353
  data arrival time                                                                   -0.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  bp_fe_pc_gen_1/last_pc_reg_42_/CLK (DFFX1)                      0.0964    0.0000     0.3236 r
  bp_fe_pc_gen_1/last_pc_reg_42_/Q (DFFX1)                        0.0475    0.2055     0.5290 f
  bp_fe_pc_gen_1/last_pc[42] (net)              2      10.0599              0.0000     0.5290 f
  bp_fe_pc_gen_1/U927/IN1 (MUX21X1)                               0.0475   -0.0004 &   0.5287 f
  bp_fe_pc_gen_1/U927/Q (MUX21X1)                                 0.0504    0.0790     0.6077 f
  bp_fe_pc_gen_1/n686 (net)                     1       7.7178              0.0000     0.6077 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_42_/D (DFFX1)                 0.0504   -0.0033 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3320     0.3320
  clock reconvergence pessimism                                            -0.0055     0.3264
  bp_fe_pc_gen_1/icache_miss_pc_reg_42_/CLK (DFFX1)                         0.0000     0.3264 r
  library hold time                                                         0.0058     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_236_/CLK (DFFX1)   0.1467   0.0000   0.3313 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_236_/Q (DFFX1)   0.0478   0.2122   0.5435 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[236] (net)     2  10.2352   0.0000   0.5435 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U815/IN1 (AO22X1)   0.0478  -0.0074 &   0.5361 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U815/Q (AO22X1)   0.0535   0.0922   0.6284 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n552 (net)     1   9.2374   0.0000   0.6284 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_236_/D (DFFX1)   0.0535  -0.0122 &   0.6162 f
  data arrival time                                                                    0.6162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3384     0.3384
  clock reconvergence pessimism                                            -0.0045     0.3339
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_236_/CLK (DFFX1)   0.0000   0.3339 r
  library hold time                                                         0.0101     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.6162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/CLK (DFFX1)   0.1463   0.0000   0.3159 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/Q (DFFX1)   0.0501   0.2137   0.5296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[418] (net)     2  11.2411   0.0000   0.5296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1333/IN1 (MUX21X1)   0.0501  -0.0062 &   0.5234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1333/Q (MUX21X1)   0.0525   0.0810   0.6044 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n422 (net)     1   8.4606   0.0000   0.6044 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/D (DFFX1)   0.0525  -0.0042 &   0.6002 f
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0055     0.3177
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/CLK (DFFX1)   0.0000   0.3177 r
  library hold time                                                         0.0103     0.3280
  data required time                                                                   0.3280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3280
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0917   0.0000   0.3146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/Q (DFFX1)   0.0518   0.2078   0.5224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[478] (net)     2  12.0143   0.0000   0.5224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1266/IN1 (MUX21X1)   0.0518  -0.0061 &   0.5163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1266/Q (MUX21X1)   0.0571   0.0845   0.6008 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n482 (net)     1  10.1420   0.0000   0.6008 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/D (DFFX1)   0.0571  -0.0086 &   0.5921 f
  data arrival time                                                                    0.5921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  clock reconvergence pessimism                                            -0.0058     0.3160
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0000   0.3160 r
  library hold time                                                         0.0039     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.5921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__391_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__391_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__391_/CLK (DFFX1)   0.1312   0.0000   0.3237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__391_/Q (DFFX1)   0.0458   0.2095   0.5332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[391] (net)     2   9.3421   0.0000   0.5332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1360/IN1 (MUX21X1)   0.0458  -0.0035 &   0.5297 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1360/Q (MUX21X1)   0.0529   0.0804   0.6101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n395 (net)     1   8.6349   0.0000   0.6101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__391_/D (DFFX1)   0.0529  -0.0035 &   0.6066 f
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  clock reconvergence pessimism                                            -0.0055     0.3253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__391_/CLK (DFFX1)   0.0000   0.3253 r
  library hold time                                                         0.0091     0.3344
  data required time                                                                   0.3344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3344
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


  Startpoint: icache_1/vaddr_tl_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  icache_1/vaddr_tl_r_reg_0_/CLK (DFFX1)                          0.1289    0.0000     0.3305 r
  icache_1/vaddr_tl_r_reg_0_/Q (DFFX1)                            0.0465    0.2098     0.5403 f
  icache_1/vaddr_tl_r[0] (net)                  2       9.6141              0.0000     0.5403 f
  icache_1/U337/IN2 (AO22X1)                                      0.0465    0.0002 &   0.5405 f
  icache_1/U337/Q (AO22X1)                                        0.0351    0.0822     0.6227 f
  icache_1/n550 (net)                           1       3.2073              0.0000     0.6227 f
  icache_1/addr_tv_r_reg_0_/D (DFFX1)                             0.0351    0.0000 &   0.6228 f
  data arrival time                                                                    0.6228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0055     0.3370
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3370 r
  library hold time                                                         0.0135     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.6228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2722


1
