# This script was generated automatically by bender.
set ROOT "/scratch2/msc24h6/carfield"

set_property include_dirs [list \
    $ROOT/.bender/git/checkouts/apb-b4001f257d213e88/include \
    $ROOT/.bender/git/checkouts/apb_adv_timer-050e196197682a7e/rtl \
    $ROOT/.bender/git/checkouts/axi-218ece9b30b7949c/include \
    $ROOT/.bender/git/checkouts/axi_llc-39fcc7a8f168039b/include \
    $ROOT/.bender/git/checkouts/axi_rt-5a0ffecf7e59e51d/include \
    $ROOT/.bender/git/checkouts/cheshire-acb5a5c89450fbac/hw/include \
    $ROOT/.bender/git/checkouts/cluster_interconnect-aa5217178b44316e/rtl/low_latency_interco \
    $ROOT/.bender/git/checkouts/cluster_interconnect-aa5217178b44316e/rtl/peripheral_interco \
    $ROOT/.bender/git/checkouts/cluster_peripherals-a7758140881de042/event_unit/include \
    $ROOT/.bender/git/checkouts/common_cells-3885ac54f8de1bd3/include \
    $ROOT/.bender/git/checkouts/cv32e40p-d41b2ea47947600c/bhv \
    $ROOT/.bender/git/checkouts/cv32e40p-d41b2ea47947600c/rtl/include \
    $ROOT/.bender/git/checkouts/cva6-31251bc6c5833b34/common/local/util \
    $ROOT/.bender/git/checkouts/event_unit_flex-70a6f33814d5c5e6/rtl \
    $ROOT/.bender/git/checkouts/hci-59bfe29e706e1855/rtl \
    $ROOT/.bender/git/checkouts/hwpe-ctrl-a50a0401d5974344/rtl \
    $ROOT/.bender/git/checkouts/hwpe-stream-5f0b1b4c5c4d5065/rtl \
    $ROOT/.bender/git/checkouts/ibex-ea749f6618bddf71/rtl \
    $ROOT/.bender/git/checkouts/ibex-ea749f6618bddf71/vendor/lowrisc_ip/ip/prim/rtl \
    $ROOT/.bender/git/checkouts/idma-3c35b23d5aa29e3e/src/include \
    $ROOT/.bender/git/checkouts/mchan-99030d5ccb65254c/rtl/include \
    $ROOT/.bender/git/checkouts/obi-2d7cf773380bbea5/include \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/dv/sv/dv_utils \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/lowrisc_ibex/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/prim/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/rv_core_ibex/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/tlul/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/tlul2axi/test \
    $ROOT/.bender/git/checkouts/pulp_cluster-31f38132e1297a56/include \
    $ROOT/.bender/git/checkouts/redundancy_cells-5c52c46f97beb8d5/rtl/ODRG_unit \
    $ROOT/.bender/git/checkouts/redundancy_cells-5c52c46f97beb8d5/rtl/pulpissimo_tcls \
    $ROOT/.bender/git/checkouts/register_interface-2fa61c05f1d73e9d/include \
    $ROOT/.bender/git/checkouts/riscv-7b13a3b1480a160e/rtl/include \
    $ROOT/.bender/git/checkouts/serial_link-913325e56f786833/src/axis/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/mem_interface/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/reqrsp_interface/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/snitch/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/tcdm_interface/include \
    $ROOT/.bender/git/checkouts/tagger-0a1db6611c06eb4c/include \
] [current_fileset]

set_property include_dirs [list \
    $ROOT/.bender/git/checkouts/apb-b4001f257d213e88/include \
    $ROOT/.bender/git/checkouts/apb_adv_timer-050e196197682a7e/rtl \
    $ROOT/.bender/git/checkouts/axi-218ece9b30b7949c/include \
    $ROOT/.bender/git/checkouts/axi_llc-39fcc7a8f168039b/include \
    $ROOT/.bender/git/checkouts/axi_rt-5a0ffecf7e59e51d/include \
    $ROOT/.bender/git/checkouts/cheshire-acb5a5c89450fbac/hw/include \
    $ROOT/.bender/git/checkouts/cluster_interconnect-aa5217178b44316e/rtl/low_latency_interco \
    $ROOT/.bender/git/checkouts/cluster_interconnect-aa5217178b44316e/rtl/peripheral_interco \
    $ROOT/.bender/git/checkouts/cluster_peripherals-a7758140881de042/event_unit/include \
    $ROOT/.bender/git/checkouts/common_cells-3885ac54f8de1bd3/include \
    $ROOT/.bender/git/checkouts/cv32e40p-d41b2ea47947600c/bhv \
    $ROOT/.bender/git/checkouts/cv32e40p-d41b2ea47947600c/rtl/include \
    $ROOT/.bender/git/checkouts/cva6-31251bc6c5833b34/common/local/util \
    $ROOT/.bender/git/checkouts/event_unit_flex-70a6f33814d5c5e6/rtl \
    $ROOT/.bender/git/checkouts/hci-59bfe29e706e1855/rtl \
    $ROOT/.bender/git/checkouts/hwpe-ctrl-a50a0401d5974344/rtl \
    $ROOT/.bender/git/checkouts/hwpe-stream-5f0b1b4c5c4d5065/rtl \
    $ROOT/.bender/git/checkouts/ibex-ea749f6618bddf71/rtl \
    $ROOT/.bender/git/checkouts/ibex-ea749f6618bddf71/vendor/lowrisc_ip/ip/prim/rtl \
    $ROOT/.bender/git/checkouts/idma-3c35b23d5aa29e3e/src/include \
    $ROOT/.bender/git/checkouts/mchan-99030d5ccb65254c/rtl/include \
    $ROOT/.bender/git/checkouts/obi-2d7cf773380bbea5/include \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/dv/sv/dv_utils \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/lowrisc_ibex/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/prim/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/rv_core_ibex/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/tlul/rtl \
    $ROOT/.bender/git/checkouts/opentitan-7d9ffd8b698d2da4/hw/ip/tlul2axi/test \
    $ROOT/.bender/git/checkouts/pulp_cluster-31f38132e1297a56/include \
    $ROOT/.bender/git/checkouts/redundancy_cells-5c52c46f97beb8d5/rtl/ODRG_unit \
    $ROOT/.bender/git/checkouts/redundancy_cells-5c52c46f97beb8d5/rtl/pulpissimo_tcls \
    $ROOT/.bender/git/checkouts/register_interface-2fa61c05f1d73e9d/include \
    $ROOT/.bender/git/checkouts/riscv-7b13a3b1480a160e/rtl/include \
    $ROOT/.bender/git/checkouts/serial_link-913325e56f786833/src/axis/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/mem_interface/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/reqrsp_interface/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/snitch/include \
    $ROOT/.bender/git/checkouts/spatz-d72d4c3c17553134/hw/ip/tcdm_interface/include \
    $ROOT/.bender/git/checkouts/tagger-0a1db6611c06eb4c/include \
] [current_fileset -simset]

set_property verilog_define [list \
    FPGA_EMUL \
    SNITCH_ENABLE_PERF \
    TARGET_CARFIELD_L2DUAL_SPATZ_PERIPH \
    TARGET_CV32E40P_USE_FF_REGFILE \
    TARGET_CV64A6_IMAFDCSCLIC_SV39 \
    TARGET_CVA6 \
    TARGET_FPGA \
    TARGET_INTEGER_CLUSTER \
    TARGET_MCHAN \
    TARGET_RTL \
    TARGET_SCM_USE_FPGA_SCM \
    TARGET_SPATZ \
    TARGET_SYNTHESIS \
    TARGET_VCU128 \
    TARGET_VIVADO \
    TARGET_XILINX \
    TARGET_XILINX_BD \
    FEATURE_ICACHE_STAT \
    PRIVATE_ICACHE \
    HIERARCHY_ICACHE_32BIT \
    ICAHE_USE_FF \
    CLUSTER_ALIAS \
    PULP_FPGA_EMUL \
    GEN_NO_HYPERBUS=1 \
    GEN_EXT_JTAG=1 \
] [current_fileset]

set_property verilog_define [list \
    FPGA_EMUL \
    SNITCH_ENABLE_PERF \
    TARGET_CARFIELD_L2DUAL_SPATZ_PERIPH \
    TARGET_CV32E40P_USE_FF_REGFILE \
    TARGET_CV64A6_IMAFDCSCLIC_SV39 \
    TARGET_CVA6 \
    TARGET_FPGA \
    TARGET_INTEGER_CLUSTER \
    TARGET_MCHAN \
    TARGET_RTL \
    TARGET_SCM_USE_FPGA_SCM \
    TARGET_SPATZ \
    TARGET_SYNTHESIS \
    TARGET_VCU128 \
    TARGET_VIVADO \
    TARGET_XILINX \
    TARGET_XILINX_BD \
    FEATURE_ICACHE_STAT \
    PRIVATE_ICACHE \
    HIERARCHY_ICACHE_32BIT \
    ICAHE_USE_FF \
    CLUSTER_ALIAS \
    PULP_FPGA_EMUL \
    GEN_NO_HYPERBUS=1 \
    GEN_EXT_JTAG=1 \
] [current_fileset -simset]

