

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Fri Aug  1 13:55:22 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha512Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.113 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  1.310 us|  1.310 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |      129|      129|         4|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.68>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln7 = store i7 16, i7 %i_1" [../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 8 'store' 'store_ln7' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i, i7 80" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 11 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc22.i.split, void %for.inc.preheader.exitStub" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 13 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%add_ln13 = add i7 %i, i7 113" [../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 14 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %add_ln13" [../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 15 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = getelementptr i64 %wValues, i64 0, i64 %zext_ln13" [../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 16 'getelementptr' 'x' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.77ns)   --->   "%x_load = load i7 %x" [../functions512.cpp:27->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 17 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%add_ln14 = add i7 %i, i7 126" [../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 18 'add' 'add_ln14' <Predicate = (!icmp_ln11)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %add_ln14" [../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 19 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1 = getelementptr i64 %wValues, i64 0, i64 %zext_ln14" [../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 20 'getelementptr' 'x_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%x_1_load = load i7 %x_1" [../functions512.cpp:37->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 21 'load' 'x_1_load' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%add_ln16 = add i7 %i, i7 121" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 22 'add' 'add_ln16' <Predicate = (!icmp_ln11)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %add_ln16" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 23 'zext' 'zext_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wValues_addr = getelementptr i64 %wValues, i64 0, i64 %zext_ln16" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 24 'getelementptr' 'wValues_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%wValues_load = load i7 %wValues_addr" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 25 'load' 'wValues_load' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>

State 2 <SV = 1> <Delay = 5.69>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i7 %i" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 26 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:2.77ns O:2.77ns )   --->   "%x_load = load i7 %x" [../functions512.cpp:27->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 27 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %x_load, i32 1, i32 63" [../functions512.cpp:27->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%trunc_ln27 = trunc i64 %x_load" [../functions512.cpp:27->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 29 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%lshr_ln2 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_load, i32 8, i32 63" [../functions512.cpp:28->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 30 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%trunc_ln28 = trunc i64 %x_load" [../functions512.cpp:28->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 31 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%shr3 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %x_load, i32 7, i32 63" [../functions512.cpp:29->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 32 'partselect' 'shr3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%zext_ln29 = zext i57 %shr3" [../functions512.cpp:29->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 33 'zext' 'zext_ln29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] ( I:2.77ns O:2.77ns )   --->   "%x_1_load = load i7 %x_1" [../functions512.cpp:37->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 34 'load' 'x_1_load' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%lshr_ln3 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_1_load, i32 19, i32 63" [../functions512.cpp:37->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 35 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%trunc_ln37 = trunc i64 %x_1_load" [../functions512.cpp:37->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 36 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_1_load, i32 61, i32 63" [../functions512.cpp:38->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 37 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%trunc_ln38 = trunc i64 %x_1_load" [../functions512.cpp:38->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 38 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%shr10 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %x_1_load, i32 6, i32 63" [../functions512.cpp:39->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 39 'partselect' 'shr10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%zext_ln39 = zext i58 %shr10" [../functions512.cpp:39->../wGenerator512/wGenerator512.cpp:14->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 40 'zext' 'zext_ln39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wValues_load = load i7 %wValues_addr" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 41 'load' 'wValues_load' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 42 [1/1] (1.60ns)   --->   "%add_ln16_1 = add i6 %trunc_ln11, i6 48" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 42 'add' 'add_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %add_ln16_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 43 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%wValues_addr_1 = getelementptr i64 %wValues, i64 0, i64 %zext_ln16_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 44 'getelementptr' 'wValues_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.77ns)   --->   "%wValues_load_1 = load i7 %wValues_addr_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 45 'load' 'wValues_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln38, i3 %lshr_ln4" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%or_ln16_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln37, i45 %lshr_ln3" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 47 'bitconcatenate' 'or_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%or_ln16_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln28, i56 %lshr_ln2" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 48 'bitconcatenate' 'or_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%xor_ln16 = xor i64 %zext_ln39, i64 %or_ln16_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 49 'xor' 'xor_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%xor_ln16_1 = xor i64 %xor_ln16, i64 %or_ln" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 50 'xor' 'xor_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%or_ln16_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %trunc_ln27, i63 %lshr_ln" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 51 'bitconcatenate' 'or_ln16_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%xor_ln16_2 = xor i64 %or_ln16_3, i64 %zext_ln29" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 52 'xor' 'xor_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%xor_ln16_3 = xor i64 %xor_ln16_2, i64 %or_ln16_2" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 53 'xor' 'xor_ln16_3' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.92ns) (out node of the LUT)   --->   "%add_ln16_3 = add i64 %xor_ln16_3, i64 %xor_ln16_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 54 'add' 'add_ln16_3' <Predicate = (!icmp_ln11)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.61ns)   --->   "%add_ln11 = add i7 %i, i7 1" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 55 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln7 = store i7 %add_ln11, i7 %i_1" [../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 56 'store' 'store_ln7' <Predicate = (!icmp_ln11)> <Delay = 1.29>
ST_2 : Operation 66 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.11>
ST_3 : Operation 57 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wValues_load_1 = load i7 %wValues_addr_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 57 'load' 'wValues_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_2 = add i64 %wValues_load, i64 %wValues_load_1" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 58 'add' 'add_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln16_4 = add i64 %add_ln16_3, i64 %add_ln16_2" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 59 'add' 'add_ln16_4' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 60 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 61 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 62 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%wValues_addr_2 = getelementptr i64 %wValues, i64 0, i64 %zext_ln11" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 63 'getelementptr' 'wValues_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln16 = store i64 %add_ln16_4, i7 %wValues_addr_2" [../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 64 'store' 'store_ln16' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc22.i" [../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20]   --->   Operation 65 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.684ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln7', ../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20) of constant 16 on local variable 'i', ../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20 [3]  (1.294 ns)
	'load' operation 7 bit ('i', ../wGenerator512/wGenerator512.cpp:11->../chunkProcessor512/chunkProcessor512.cpp:20) on local variable 'i', ../wGenerator512/wGenerator512.cpp:7->../chunkProcessor512/chunkProcessor512.cpp:20 [6]  (0.000 ns)
	'add' operation 7 bit ('add_ln13', ../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20) [15]  (1.619 ns)
	'getelementptr' operation 7 bit ('x', ../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20) [17]  (0.000 ns)
	'load' operation 64 bit ('x_load', ../functions512.cpp:27->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20) on array 'wValues' [18]  (2.771 ns)

 <State 2>: 5.691ns
The critical path consists of the following:
	'load' operation 64 bit ('x_load', ../functions512.cpp:27->../wGenerator512/wGenerator512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:20) on array 'wValues' [18]  (2.771 ns)
	'xor' operation 64 bit ('xor_ln16_3', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) [50]  (0.000 ns)
	'add' operation 64 bit ('add_ln16_3', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) [52]  (2.920 ns)

 <State 3>: 7.113ns
The critical path consists of the following:
	'load' operation 64 bit ('wValues_load_1', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) on array 'wValues' [42]  (2.771 ns)
	'add' operation 64 bit ('add_ln16_2', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) [51]  (0.000 ns)
	'add' operation 64 bit ('add_ln16_4', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) [53]  (4.342 ns)

 <State 4>: 2.771ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('wValues_addr_2', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) [54]  (0.000 ns)
	'store' operation 0 bit ('store_ln16', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20) of variable 'add_ln16_4', ../wGenerator512/wGenerator512.cpp:16->../chunkProcessor512/chunkProcessor512.cpp:20 on array 'wValues' [55]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
