#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Feb  6 14:40:29 2023
# Process ID: 10864
# Current directory: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex
# Command line: vivado.exe -notrace -source e:/Research/Ethernet1G/EthernetIP_zuc102_v2/EthernetIP_zuc102_v2.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_ex.tcl
# Log file: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/vivado.log
# Journal file: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex\vivado.jou
# Running On: LAPTOP-7UM5MEUP, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16556 MB
#-----------------------------------------------------------
start_gui
source e:/Research/Ethernet1G/EthernetIP_zuc102_v2/EthernetIP_zuc102_v2.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.984 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xcelium/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xcelium/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/vcs/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/vcs/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/configure_gt.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/sources_1/new
close [ open e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/sources_1/new/MDIO_demo_tb.v w ]
add_files e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/sources_1/new/MDIO_demo_tb.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <e:\Research\Ethernet1G\zcu102_v2_egdesign\gig_ethernet_pcs_pma_0_ex\gig_ethernet_pcs_pma_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1593.781 ; gain = 7.797
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.445 ; gain = 1120.855
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {300.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT2_REQUESTED_PHASE {180} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {50} CONFIG.CLKIN1_JITTER_PS {33.330000000000005} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} CONFIG.MMCM_CLKIN1_PERIOD {3.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.MMCM_CLKOUT1_PHASE {180.000} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.MMCM_CLKOUT3_DIVIDE {25} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {106.400} CONFIG.CLKOUT1_PHASE_ERROR {84.520} CONFIG.CLKOUT2_JITTER {106.400} CONFIG.CLKOUT2_PHASE_ERROR {84.520} CONFIG.CLKOUT3_JITTER {106.400} CONFIG.CLKOUT3_PHASE_ERROR {84.520} CONFIG.CLKOUT4_JITTER {126.438} CONFIG.CLKOUT4_PHASE_ERROR {84.520}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out_125M_p} CONFIG.CLK_OUT2_PORT {clk_out_125M_n} CONFIG.CLK_OUT3_PORT {clk_out_125M} CONFIG.CLK_OUT4_PORT {clk_out_50M}] [get_bd_cells clk_wiz_0]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins clk_wiz_0/clk_in1_n]
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins clk_wiz_0/clk_in1_n]'
startgroup
create_bd_port -dir I -type clk -freq_hz 300000000 clk_in_300M_n
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1_n] [get_bd_ports clk_in_300M_n]
WARNING: [BD 41-1306] The connection to interface pin </clk_wiz_0/clk_in1_n> is being overridden by the user with net <clk_in_300M_n_1>. This pin will not be connected as a part of interface connection <CLK_IN1_D>.
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 300000000 clk_in_300M_p
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1_p] [get_bd_ports clk_in_300M_p]
WARNING: [BD 41-1306] The connection to interface pin </clk_wiz_0/clk_in1_p> is being overridden by the user with net <clk_in_300M_p_1>. This pin will not be connected as a part of interface connection <CLK_IN1_D>.
endgroup
startgroup
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY [get_property CONFIG.POLARITY [get_bd_pins clk_wiz_0/reset]] [get_bd_ports reset]
connect_bd_net [get_bd_pins /clk_wiz_0/reset] [get_bd_ports reset]
endgroup
startgroup
create_bd_port -dir O locked
connect_bd_net [get_bd_pins /clk_wiz_0/locked] [get_bd_ports locked]
endgroup
startgroup
create_bd_port -dir O -type clk clk_out_125M_p
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out_125M_p] [get_bd_ports clk_out_125M_p]
endgroup
startgroup
create_bd_port -dir O -type clk clk_out_125M_n
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out_125M_n] [get_bd_ports clk_out_125M_n]
endgroup
startgroup
create_bd_port -dir O -type clk clk_out_125M
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out_125M] [get_bd_ports clk_out_125M]
endgroup
startgroup
create_bd_port -dir O -type clk clk_out_50M
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out_50M] [get_bd_ports clk_out_50M]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <e:\Research\Ethernet1G\zcu102_v2_egdesign\gig_ethernet_pcs_pma_0_ex\gig_ethernet_pcs_pma_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <e:\Research\Ethernet1G\zcu102_v2_egdesign\gig_ethernet_pcs_pma_0_ex\gig_ethernet_pcs_pma_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property top MDIO_demo_tb [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/constrs_1
file mkdir e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/constrs_1/new
close [ open e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/constrs_1/new/top.xdc w ]
add_files -fileset constrs_1 e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/constrs_1/new/top.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Feb  6 15:35:37 2023] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 15:35:37 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/MDIO_demo_tb.dcp to e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  6 15:39:49 2023] Launched synth_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 15:39:49 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/utils_1/imports/synth_1/MDIO_demo_tb.dcp with file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/MDIO_demo_tb.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  6 15:44:06 2023] Launched synth_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 15:44:06 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/utils_1/imports/synth_1/MDIO_demo_tb.dcp with file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/MDIO_demo_tb.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  6 15:48:12 2023] Launched synth_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 15:48:12 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
reset_run synth_1
INFO: [Project 1-1161] Replacing file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/utils_1/imports/synth_1/MDIO_demo_tb.dcp with file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/MDIO_demo_tb.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  6 16:28:35 2023] Launched synth_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 16:28:35 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/utils_1/imports/synth_1/MDIO_demo_tb.dcp with file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/MDIO_demo_tb.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  6 16:30:49 2023] Launched synth_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 16:30:49 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.srcs/utils_1/imports/synth_1/MDIO_demo_tb.dcp with file e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/MDIO_demo_tb.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  6 16:34:00 2023] Launched synth_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/synth_1/runme.log
[Mon Feb  6 16:34:00 2023] Launched impl_1...
Run output will be captured here: e:/Research/Ethernet1G/zcu102_v2_egdesign/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 23:42:31 2023...
