Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx/Project/New/a1_tb_isim_beh.exe -prj D:/Xilinx/Project/New/a1_tb_beh.prj work.a1_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/Project/New/a1.v" into library work
Analyzing Verilog file "D:/Xilinx/Project/New/a1_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Xilinx/Project/New/a1_tb.v" Line 34: Port ans1 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 159836 KB
Fuse CPU Usage: 187 ms
Compiling module a1
Compiling module a1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
