
Bai2_Lab8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001540  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080016d4  080016d4  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080016d4  080016d4  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  080016d4  080016d4  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016d4  080016d4  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016d4  080016d4  000116d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080016d8  080016d8  000116d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  080016dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000024  08001700  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08001700  000201dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ee2  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000142b  00000000  00000000  00025f36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000748  00000000  00000000  00027368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000690  00000000  00000000  00027ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dc50  00000000  00000000  00028140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006226  00000000  00000000  00035d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004567a  00000000  00000000  0003bfb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00081630  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e70  00000000  00000000  00081684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000024 	.word	0x20000024
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080016bc 	.word	0x080016bc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000028 	.word	0x20000028
 80001d0:	080016bc 	.word	0x080016bc

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	; (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	; (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	; (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	; (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f88f 	bl	8000344 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000240:	b480      	push	{r7}
 8000242:	b087      	sub	sp, #28
 8000244:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]
 800024e:	2302      	movs	r3, #2
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	2300      	movs	r3, #0
 8000254:	60bb      	str	r3, [r7, #8]
 8000256:	2302      	movs	r3, #2
 8000258:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800025a:	4b35      	ldr	r3, [pc, #212]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	f003 030c 	and.w	r3, r3, #12
 8000262:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b08      	cmp	r3, #8
 8000268:	d011      	beq.n	800028e <SystemCoreClockUpdate+0x4e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b08      	cmp	r3, #8
 800026e:	d844      	bhi.n	80002fa <SystemCoreClockUpdate+0xba>
 8000270:	693b      	ldr	r3, [r7, #16]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d003      	beq.n	800027e <SystemCoreClockUpdate+0x3e>
 8000276:	693b      	ldr	r3, [r7, #16]
 8000278:	2b04      	cmp	r3, #4
 800027a:	d004      	beq.n	8000286 <SystemCoreClockUpdate+0x46>
 800027c:	e03d      	b.n	80002fa <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800027e:	4b2d      	ldr	r3, [pc, #180]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000280:	4a2d      	ldr	r2, [pc, #180]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e03d      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000286:	4b2b      	ldr	r3, [pc, #172]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000288:	4a2c      	ldr	r2, [pc, #176]	; (800033c <SystemCoreClockUpdate+0xfc>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	e039      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800028e:	4b28      	ldr	r3, [pc, #160]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	0d9b      	lsrs	r3, r3, #22
 8000294:	f003 0301 	and.w	r3, r3, #1
 8000298:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800029a:	4b25      	ldr	r3, [pc, #148]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d00c      	beq.n	80002c4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002aa:	4a24      	ldr	r2, [pc, #144]	; (800033c <SystemCoreClockUpdate+0xfc>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b2:	4a1f      	ldr	r2, [pc, #124]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002b4:	6852      	ldr	r2, [r2, #4]
 80002b6:	0992      	lsrs	r2, r2, #6
 80002b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	617b      	str	r3, [r7, #20]
 80002c2:	e00b      	b.n	80002dc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002c4:	4a1c      	ldr	r2, [pc, #112]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002cc:	4a18      	ldr	r2, [pc, #96]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002ce:	6852      	ldr	r2, [r2, #4]
 80002d0:	0992      	lsrs	r2, r2, #6
 80002d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002d6:	fb02 f303 	mul.w	r3, r2, r3
 80002da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002dc:	4b14      	ldr	r3, [pc, #80]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	0c1b      	lsrs	r3, r3, #16
 80002e2:	f003 0303 	and.w	r3, r3, #3
 80002e6:	3301      	adds	r3, #1
 80002e8:	005b      	lsls	r3, r3, #1
 80002ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f4:	4a0f      	ldr	r2, [pc, #60]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 80002f6:	6013      	str	r3, [r2, #0]
      break;
 80002f8:	e003      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 80002fc:	4a0e      	ldr	r2, [pc, #56]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 80002fe:	601a      	str	r2, [r3, #0]
      break;
 8000300:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000302:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	091b      	lsrs	r3, r3, #4
 8000308:	f003 030f 	and.w	r3, r3, #15
 800030c:	4a0c      	ldr	r2, [pc, #48]	; (8000340 <SystemCoreClockUpdate+0x100>)
 800030e:	5cd3      	ldrb	r3, [r2, r3]
 8000310:	b2db      	uxtb	r3, r3
 8000312:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000314:	4b07      	ldr	r3, [pc, #28]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	fa22 f303 	lsr.w	r3, r2, r3
 800031e:	4a05      	ldr	r2, [pc, #20]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000320:	6013      	str	r3, [r2, #0]
}
 8000322:	bf00      	nop
 8000324:	371c      	adds	r7, #28
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	20000000 	.word	0x20000000
 8000338:	00f42400 	.word	0x00f42400
 800033c:	017d7840 	.word	0x017d7840
 8000340:	20000004 	.word	0x20000004

08000344 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000348:	4b23      	ldr	r3, [pc, #140]	; (80003d8 <SetSysClock+0x94>)
 800034a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800034c:	4a22      	ldr	r2, [pc, #136]	; (80003d8 <SetSysClock+0x94>)
 800034e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000352:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SetSysClock+0x98>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a20      	ldr	r2, [pc, #128]	; (80003dc <SetSysClock+0x98>)
 800035a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800035e:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000360:	4b1d      	ldr	r3, [pc, #116]	; (80003d8 <SetSysClock+0x94>)
 8000362:	4a1d      	ldr	r2, [pc, #116]	; (80003d8 <SetSysClock+0x94>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000368:	4b1b      	ldr	r3, [pc, #108]	; (80003d8 <SetSysClock+0x94>)
 800036a:	4a1b      	ldr	r2, [pc, #108]	; (80003d8 <SetSysClock+0x94>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000370:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <SetSysClock+0x94>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a18      	ldr	r2, [pc, #96]	; (80003d8 <SetSysClock+0x94>)
 8000376:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800037a:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800037c:	4b16      	ldr	r3, [pc, #88]	; (80003d8 <SetSysClock+0x94>)
 800037e:	4a18      	ldr	r2, [pc, #96]	; (80003e0 <SetSysClock+0x9c>)
 8000380:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000382:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <SetSysClock+0x94>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <SetSysClock+0x94>)
 8000388:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800038c:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800038e:	bf00      	nop
 8000390:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <SetSysClock+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <SetSysClock+0xa0>)
 800039e:	f240 6202 	movw	r2, #1538	; 0x602
 80003a2:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <SetSysClock+0x94>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a0b      	ldr	r2, [pc, #44]	; (80003d8 <SetSysClock+0x94>)
 80003aa:	f023 0303 	bic.w	r3, r3, #3
 80003ae:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003b0:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <SetSysClock+0x94>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	4a08      	ldr	r2, [pc, #32]	; (80003d8 <SetSysClock+0x94>)
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003bc:	bf00      	nop
 80003be:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <SetSysClock+0x94>)
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	f003 030c 	and.w	r3, r3, #12
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1f9      	bne.n	80003be <SetSysClock+0x7a>
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40023800 	.word	0x40023800
 80003dc:	40007000 	.word	0x40007000
 80003e0:	08015410 	.word	0x08015410
 80003e4:	40023c00 	.word	0x40023c00

080003e8 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 80003ec:	2101      	movs	r1, #1
 80003ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80003f2:	f000 fce1 	bl	8000db8 <RCC_APB2PeriphResetCmd>

  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80003f6:	2100      	movs	r1, #0
 80003f8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80003fc:	f000 fcdc 	bl	8000db8 <RCC_APB2PeriphResetCmd>
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}

08000404 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800040e:	2300      	movs	r3, #0
 8000410:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000412:	2300      	movs	r3, #0
 8000414:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	60fb      	str	r3, [r7, #12]

  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000422:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000426:	60fb      	str	r3, [r7, #12]

  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	791b      	ldrb	r3, [r3, #4]
 800042c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000432:	4313      	orrs	r3, r2
 8000434:	68fa      	ldr	r2, [r7, #12]
 8000436:	4313      	orrs	r3, r2
 8000438:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	68fa      	ldr	r2, [r7, #12]
 800043e:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	689b      	ldr	r3, [r3, #8]
 8000444:	60fb      	str	r3, [r7, #12]

  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000446:	68fa      	ldr	r2, [r7, #12]
 8000448:	4b18      	ldr	r3, [pc, #96]	; (80004ac <ADC_Init+0xa8>)
 800044a:	4013      	ands	r3, r2
 800044c:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv |
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000456:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv |
 800045c:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	795b      	ldrb	r3, [r3, #5]
 8000462:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000464:	4313      	orrs	r3, r2
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	4313      	orrs	r3, r2
 800046a:	60fb      	str	r3, [r7, #12]

  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	68fa      	ldr	r2, [r7, #12]
 8000470:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000476:	60fb      	str	r3, [r7, #12]

  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800047e:	60fb      	str	r3, [r7, #12]

  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	7d1b      	ldrb	r3, [r3, #20]
 8000484:	3b01      	subs	r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	7afb      	ldrb	r3, [r7, #11]
 800048a:	4313      	orrs	r3, r2
 800048c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800048e:	7afb      	ldrb	r3, [r7, #11]
 8000490:	051b      	lsls	r3, r3, #20
 8000492:	68fa      	ldr	r2, [r7, #12]
 8000494:	4313      	orrs	r3, r2
 8000496:	60fb      	str	r3, [r7, #12]

  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	68fa      	ldr	r2, [r7, #12]
 800049c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	c0fff7fd 	.word	0xc0fff7fd

080004b0 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80004bc:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <ADC_CommonInit+0x48>)
 80004be:	685b      	ldr	r3, [r3, #4]
 80004c0:	60fb      	str	r3, [r7, #12]

  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80004c2:	68fa      	ldr	r2, [r7, #12]
 80004c4:	4b0d      	ldr	r3, [pc, #52]	; (80004fc <ADC_CommonInit+0x4c>)
 80004c6:	4013      	ands	r3, r2
 80004c8:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode |
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler |
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode |
 80004d2:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode |
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler |
 80004d8:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode |
 80004de:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode |
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	4313      	orrs	r3, r2
 80004e4:	60fb      	str	r3, [r7, #12]

  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80004e6:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <ADC_CommonInit+0x48>)
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	6053      	str	r3, [r2, #4]
}
 80004ec:	bf00      	nop
 80004ee:	3714      	adds	r7, #20
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	40012300 	.word	0x40012300
 80004fc:	fffc30e0 	.word	0xfffc30e0

08000500 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	460b      	mov	r3, r1
 800050a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800050c:	78fb      	ldrb	r3, [r7, #3]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d006      	beq.n	8000520 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	f043 0201 	orr.w	r2, r3, #1
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800051e:	e005      	b.n	800052c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	689b      	ldr	r3, [r3, #8]
 8000524:	f023 0201 	bic.w	r2, r3, #1
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	609a      	str	r2, [r3, #8]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr

08000538 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	4608      	mov	r0, r1
 8000542:	4611      	mov	r1, r2
 8000544:	461a      	mov	r2, r3
 8000546:	4603      	mov	r3, r0
 8000548:	70fb      	strb	r3, [r7, #3]
 800054a:	460b      	mov	r3, r1
 800054c:	70bb      	strb	r3, [r7, #2]
 800054e:	4613      	mov	r3, r2
 8000550:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800055a:	78fb      	ldrb	r3, [r7, #3]
 800055c:	2b09      	cmp	r3, #9
 800055e:	d923      	bls.n	80005a8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	68db      	ldr	r3, [r3, #12]
 8000564:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000566:	78fb      	ldrb	r3, [r7, #3]
 8000568:	f1a3 020a 	sub.w	r2, r3, #10
 800056c:	4613      	mov	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	4413      	add	r3, r2
 8000572:	2207      	movs	r2, #7
 8000574:	fa02 f303 	lsl.w	r3, r2, r3
 8000578:	60bb      	str	r3, [r7, #8]

    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	43db      	mvns	r3, r3
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	4013      	ands	r3, r2
 8000582:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000584:	7879      	ldrb	r1, [r7, #1]
 8000586:	78fb      	ldrb	r3, [r7, #3]
 8000588:	f1a3 020a 	sub.w	r2, r3, #10
 800058c:	4613      	mov	r3, r2
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	4413      	add	r3, r2
 8000592:	fa01 f303 	lsl.w	r3, r1, r3
 8000596:	60bb      	str	r3, [r7, #8]

    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000598:	68fa      	ldr	r2, [r7, #12]
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	4313      	orrs	r3, r2
 800059e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	68fa      	ldr	r2, [r7, #12]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	e01e      	b.n	80005e6 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	691b      	ldr	r3, [r3, #16]
 80005ac:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80005ae:	78fa      	ldrb	r2, [r7, #3]
 80005b0:	4613      	mov	r3, r2
 80005b2:	005b      	lsls	r3, r3, #1
 80005b4:	4413      	add	r3, r2
 80005b6:	2207      	movs	r2, #7
 80005b8:	fa02 f303 	lsl.w	r3, r2, r3
 80005bc:	60bb      	str	r3, [r7, #8]

    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	43db      	mvns	r3, r3
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	4013      	ands	r3, r2
 80005c6:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80005c8:	7879      	ldrb	r1, [r7, #1]
 80005ca:	78fa      	ldrb	r2, [r7, #3]
 80005cc:	4613      	mov	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	4413      	add	r3, r2
 80005d2:	fa01 f303 	lsl.w	r3, r1, r3
 80005d6:	60bb      	str	r3, [r7, #8]

    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	4313      	orrs	r3, r2
 80005de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80005e6:	78bb      	ldrb	r3, [r7, #2]
 80005e8:	2b06      	cmp	r3, #6
 80005ea:	d821      	bhi.n	8000630 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005f0:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80005f2:	78bb      	ldrb	r3, [r7, #2]
 80005f4:	1e5a      	subs	r2, r3, #1
 80005f6:	4613      	mov	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	4413      	add	r3, r2
 80005fc:	221f      	movs	r2, #31
 80005fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000602:	60bb      	str	r3, [r7, #8]

    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	43db      	mvns	r3, r3
 8000608:	68fa      	ldr	r2, [r7, #12]
 800060a:	4013      	ands	r3, r2
 800060c:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800060e:	78f9      	ldrb	r1, [r7, #3]
 8000610:	78bb      	ldrb	r3, [r7, #2]
 8000612:	1e5a      	subs	r2, r3, #1
 8000614:	4613      	mov	r3, r2
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	4413      	add	r3, r2
 800061a:	fa01 f303 	lsl.w	r3, r1, r3
 800061e:	60bb      	str	r3, [r7, #8]

    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000620:	68fa      	ldr	r2, [r7, #12]
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	4313      	orrs	r3, r2
 8000626:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	68fa      	ldr	r2, [r7, #12]
 800062c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;

    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800062e:	e047      	b.n	80006c0 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000630:	78bb      	ldrb	r3, [r7, #2]
 8000632:	2b0c      	cmp	r3, #12
 8000634:	d821      	bhi.n	800067a <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800063c:	78bb      	ldrb	r3, [r7, #2]
 800063e:	1fda      	subs	r2, r3, #7
 8000640:	4613      	mov	r3, r2
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	4413      	add	r3, r2
 8000646:	221f      	movs	r2, #31
 8000648:	fa02 f303 	lsl.w	r3, r2, r3
 800064c:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	43db      	mvns	r3, r3
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	4013      	ands	r3, r2
 8000656:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000658:	78f9      	ldrb	r1, [r7, #3]
 800065a:	78bb      	ldrb	r3, [r7, #2]
 800065c:	1fda      	subs	r2, r3, #7
 800065e:	4613      	mov	r3, r2
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	4413      	add	r3, r2
 8000664:	fa01 f303 	lsl.w	r3, r1, r3
 8000668:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	4313      	orrs	r3, r2
 8000670:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	68fa      	ldr	r2, [r7, #12]
 8000676:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000678:	e022      	b.n	80006c0 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800067e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000680:	78bb      	ldrb	r3, [r7, #2]
 8000682:	f1a3 020d 	sub.w	r2, r3, #13
 8000686:	4613      	mov	r3, r2
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	4413      	add	r3, r2
 800068c:	221f      	movs	r2, #31
 800068e:	fa02 f303 	lsl.w	r3, r2, r3
 8000692:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	43db      	mvns	r3, r3
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	4013      	ands	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800069e:	78f9      	ldrb	r1, [r7, #3]
 80006a0:	78bb      	ldrb	r3, [r7, #2]
 80006a2:	f1a3 020d 	sub.w	r2, r3, #13
 80006a6:	4613      	mov	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	4413      	add	r3, r2
 80006ac:	fa01 f303 	lsl.w	r3, r1, r3
 80006b0:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	609a      	str	r2, [r3, #8]
}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d006      	beq.n	800070c <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 800070a:	e005      	b.n	8000718 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	609a      	str	r2, [r3, #8]
}
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000730:	78fb      	ldrb	r3, [r7, #3]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d006      	beq.n	8000744 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	689b      	ldr	r3, [r3, #8]
 800073a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8000742:	e005      	b.n	8000750 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	609a      	str	r2, [r3, #8]
}
 8000750:	bf00      	nop
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f023 0201 	bic.w	r2, r3, #1
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2200      	movs	r2, #0
 800077a:	605a      	str	r2, [r3, #4]

  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]

  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2221      	movs	r2, #33	; 0x21
 8000792:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4a46      	ldr	r2, [pc, #280]	; (80008b0 <DMA_DeInit+0x154>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d103      	bne.n	80007a4 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 800079c:	4b45      	ldr	r3, [pc, #276]	; (80008b4 <DMA_DeInit+0x158>)
 800079e:	223d      	movs	r2, #61	; 0x3d
 80007a0:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007a2:	e07e      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a44      	ldr	r2, [pc, #272]	; (80008b8 <DMA_DeInit+0x15c>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d104      	bne.n	80007b6 <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80007ac:	4b41      	ldr	r3, [pc, #260]	; (80008b4 <DMA_DeInit+0x158>)
 80007ae:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80007b2:	609a      	str	r2, [r3, #8]
}
 80007b4:	e075      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a40      	ldr	r2, [pc, #256]	; (80008bc <DMA_DeInit+0x160>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d104      	bne.n	80007c8 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 80007be:	4b3d      	ldr	r3, [pc, #244]	; (80008b4 <DMA_DeInit+0x158>)
 80007c0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80007c4:	609a      	str	r2, [r3, #8]
}
 80007c6:	e06c      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4a3d      	ldr	r2, [pc, #244]	; (80008c0 <DMA_DeInit+0x164>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d104      	bne.n	80007da <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 80007d0:	4b38      	ldr	r3, [pc, #224]	; (80008b4 <DMA_DeInit+0x158>)
 80007d2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80007d6:	609a      	str	r2, [r3, #8]
}
 80007d8:	e063      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a39      	ldr	r2, [pc, #228]	; (80008c4 <DMA_DeInit+0x168>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d103      	bne.n	80007ea <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80007e2:	4b34      	ldr	r3, [pc, #208]	; (80008b4 <DMA_DeInit+0x158>)
 80007e4:	4a38      	ldr	r2, [pc, #224]	; (80008c8 <DMA_DeInit+0x16c>)
 80007e6:	60da      	str	r2, [r3, #12]
}
 80007e8:	e05b      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4a37      	ldr	r2, [pc, #220]	; (80008cc <DMA_DeInit+0x170>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d103      	bne.n	80007fa <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80007f2:	4b30      	ldr	r3, [pc, #192]	; (80008b4 <DMA_DeInit+0x158>)
 80007f4:	4a36      	ldr	r2, [pc, #216]	; (80008d0 <DMA_DeInit+0x174>)
 80007f6:	60da      	str	r2, [r3, #12]
}
 80007f8:	e053      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	4a35      	ldr	r2, [pc, #212]	; (80008d4 <DMA_DeInit+0x178>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d103      	bne.n	800080a <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000802:	4b2c      	ldr	r3, [pc, #176]	; (80008b4 <DMA_DeInit+0x158>)
 8000804:	4a34      	ldr	r2, [pc, #208]	; (80008d8 <DMA_DeInit+0x17c>)
 8000806:	60da      	str	r2, [r3, #12]
}
 8000808:	e04b      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a33      	ldr	r2, [pc, #204]	; (80008dc <DMA_DeInit+0x180>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d104      	bne.n	800081c <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000812:	4b28      	ldr	r3, [pc, #160]	; (80008b4 <DMA_DeInit+0x158>)
 8000814:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000818:	60da      	str	r2, [r3, #12]
}
 800081a:	e042      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a30      	ldr	r2, [pc, #192]	; (80008e0 <DMA_DeInit+0x184>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d103      	bne.n	800082c <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000824:	4b2f      	ldr	r3, [pc, #188]	; (80008e4 <DMA_DeInit+0x188>)
 8000826:	223d      	movs	r2, #61	; 0x3d
 8000828:	609a      	str	r2, [r3, #8]
}
 800082a:	e03a      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4a2e      	ldr	r2, [pc, #184]	; (80008e8 <DMA_DeInit+0x18c>)
 8000830:	4293      	cmp	r3, r2
 8000832:	d104      	bne.n	800083e <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000834:	4b2b      	ldr	r3, [pc, #172]	; (80008e4 <DMA_DeInit+0x188>)
 8000836:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800083a:	609a      	str	r2, [r3, #8]
}
 800083c:	e031      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a2a      	ldr	r2, [pc, #168]	; (80008ec <DMA_DeInit+0x190>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d104      	bne.n	8000850 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000846:	4b27      	ldr	r3, [pc, #156]	; (80008e4 <DMA_DeInit+0x188>)
 8000848:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800084c:	609a      	str	r2, [r3, #8]
}
 800084e:	e028      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4a27      	ldr	r2, [pc, #156]	; (80008f0 <DMA_DeInit+0x194>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d104      	bne.n	8000862 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000858:	4b22      	ldr	r3, [pc, #136]	; (80008e4 <DMA_DeInit+0x188>)
 800085a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800085e:	609a      	str	r2, [r3, #8]
}
 8000860:	e01f      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4a23      	ldr	r2, [pc, #140]	; (80008f4 <DMA_DeInit+0x198>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d103      	bne.n	8000872 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800086a:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <DMA_DeInit+0x188>)
 800086c:	4a16      	ldr	r2, [pc, #88]	; (80008c8 <DMA_DeInit+0x16c>)
 800086e:	60da      	str	r2, [r3, #12]
}
 8000870:	e017      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4a20      	ldr	r2, [pc, #128]	; (80008f8 <DMA_DeInit+0x19c>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d103      	bne.n	8000882 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800087a:	4b1a      	ldr	r3, [pc, #104]	; (80008e4 <DMA_DeInit+0x188>)
 800087c:	4a14      	ldr	r2, [pc, #80]	; (80008d0 <DMA_DeInit+0x174>)
 800087e:	60da      	str	r2, [r3, #12]
}
 8000880:	e00f      	b.n	80008a2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	4a1d      	ldr	r2, [pc, #116]	; (80008fc <DMA_DeInit+0x1a0>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d103      	bne.n	8000892 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800088a:	4b16      	ldr	r3, [pc, #88]	; (80008e4 <DMA_DeInit+0x188>)
 800088c:	4a12      	ldr	r2, [pc, #72]	; (80008d8 <DMA_DeInit+0x17c>)
 800088e:	60da      	str	r2, [r3, #12]
}
 8000890:	e007      	b.n	80008a2 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4a1a      	ldr	r2, [pc, #104]	; (8000900 <DMA_DeInit+0x1a4>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d103      	bne.n	80008a2 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800089a:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <DMA_DeInit+0x188>)
 800089c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80008a0:	60da      	str	r2, [r3, #12]
}
 80008a2:	bf00      	nop
 80008a4:	370c      	adds	r7, #12
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	40026010 	.word	0x40026010
 80008b4:	40026000 	.word	0x40026000
 80008b8:	40026028 	.word	0x40026028
 80008bc:	40026040 	.word	0x40026040
 80008c0:	40026058 	.word	0x40026058
 80008c4:	40026070 	.word	0x40026070
 80008c8:	2000003d 	.word	0x2000003d
 80008cc:	40026088 	.word	0x40026088
 80008d0:	20000f40 	.word	0x20000f40
 80008d4:	400260a0 	.word	0x400260a0
 80008d8:	203d0000 	.word	0x203d0000
 80008dc:	400260b8 	.word	0x400260b8
 80008e0:	40026410 	.word	0x40026410
 80008e4:	40026400 	.word	0x40026400
 80008e8:	40026428 	.word	0x40026428
 80008ec:	40026440 	.word	0x40026440
 80008f0:	40026458 	.word	0x40026458
 80008f4:	40026470 	.word	0x40026470
 80008f8:	40026488 	.word	0x40026488
 80008fc:	400264a0 	.word	0x400264a0
 8000900:	400264b8 	.word	0x400264b8

08000904 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000918:	68fa      	ldr	r2, [r7, #12]
 800091a:	4b25      	ldr	r3, [pc, #148]	; (80009b0 <DMA_Init+0xac>)
 800091c:	4013      	ands	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800092e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800093a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	6a1b      	ldr	r3, [r3, #32]
 8000940:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000946:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800094c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000952:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000958:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	4313      	orrs	r3, r2
 800095e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	695b      	ldr	r3, [r3, #20]
 800096a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f023 0307 	bic.w	r3, r3, #7
 8000972:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO:
    Set DMDIS bits according to DMA_FIFOMode value
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097c:	4313      	orrs	r3, r2
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	4313      	orrs	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	691a      	ldr	r2, [r3, #16]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	685a      	ldr	r2, [r3, #4]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	689a      	ldr	r2, [r3, #8]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	60da      	str	r2, [r3, #12]
}
 80009a2:	bf00      	nop
 80009a4:	3714      	adds	r7, #20
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	f01c803f 	.word	0xf01c803f

080009b4 <DMA_Cmd>:
  *        this single data is finished.
  *
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	460b      	mov	r3, r1
 80009be:	70fb      	strb	r3, [r7, #3]
  if (NewState != DISABLE)
 80009c0:	78fb      	ldrb	r3, [r7, #3]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d006      	beq.n	80009d4 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	f043 0201 	orr.w	r2, r3, #1
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80009d2:	e005      	b.n	80009e0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f023 0201 	bic.w	r2, r3, #1
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	601a      	str	r2, [r3, #0]
}
 80009e0:	bf00      	nop
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b087      	sub	sp, #28
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80009f6:	2300      	movs	r3, #0
 80009f8:	617b      	str	r3, [r7, #20]
 80009fa:	2300      	movs	r3, #0
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	e076      	b.n	8000af6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000a08:	2201      	movs	r2, #1
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a10:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d165      	bne.n	8000af0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	2103      	movs	r1, #3
 8000a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	401a      	ands	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	791b      	ldrb	r3, [r3, #4]
 8000a42:	4619      	mov	r1, r3
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4c:	431a      	orrs	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	791b      	ldrb	r3, [r3, #4]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d003      	beq.n	8000a62 <GPIO_Init+0x76>
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	791b      	ldrb	r3, [r3, #4]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d12e      	bne.n	8000ac0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	689a      	ldr	r2, [r3, #8]
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	2103      	movs	r1, #3
 8000a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a70:	43db      	mvns	r3, r3
 8000a72:	401a      	ands	r2, r3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	689a      	ldr	r2, [r3, #8]
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	795b      	ldrb	r3, [r3, #5]
 8000a80:	4619      	mov	r1, r3
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	fa01 f303 	lsl.w	r3, r1, r3
 8000a8a:	431a      	orrs	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685a      	ldr	r2, [r3, #4]
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	4619      	mov	r1, r3
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	401a      	ands	r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	683a      	ldr	r2, [r7, #0]
 8000aac:	7992      	ldrb	r2, [r2, #6]
 8000aae:	4611      	mov	r1, r2
 8000ab0:	697a      	ldr	r2, [r7, #20]
 8000ab2:	b292      	uxth	r2, r2
 8000ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab8:	b292      	uxth	r2, r2
 8000aba:	431a      	orrs	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	68da      	ldr	r2, [r3, #12]
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	2103      	movs	r1, #3
 8000acc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	401a      	ands	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	68da      	ldr	r2, [r3, #12]
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	79db      	ldrb	r3, [r3, #7]
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aea:	431a      	orrs	r2, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	3301      	adds	r3, #1
 8000af4:	617b      	str	r3, [r7, #20]
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	2b0f      	cmp	r3, #15
 8000afa:	d985      	bls.n	8000a08 <GPIO_Init+0x1c>
    }
  }
}
 8000afc:	bf00      	nop
 8000afe:	bf00      	nop
 8000b00:	371c      	adds	r7, #28
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr

08000b0a <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices.
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	b085      	sub	sp, #20
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
 8000b12:	460b      	mov	r3, r1
 8000b14:	807b      	strh	r3, [r7, #2]
 8000b16:	4613      	mov	r3, r2
 8000b18:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b22:	787a      	ldrb	r2, [r7, #1]
 8000b24:	887b      	ldrh	r3, [r7, #2]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	08db      	lsrs	r3, r3, #3
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	461a      	mov	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3208      	adds	r2, #8
 8000b3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b42:	887b      	ldrh	r3, [r7, #2]
 8000b44:	f003 0307 	and.w	r3, r3, #7
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	210f      	movs	r1, #15
 8000b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b50:	43db      	mvns	r3, r3
 8000b52:	8879      	ldrh	r1, [r7, #2]
 8000b54:	08c9      	lsrs	r1, r1, #3
 8000b56:	b289      	uxth	r1, r1
 8000b58:	4608      	mov	r0, r1
 8000b5a:	ea02 0103 	and.w	r1, r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f100 0208 	add.w	r2, r0, #8
 8000b64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000b68:	887b      	ldrh	r3, [r7, #2]
 8000b6a:	08db      	lsrs	r3, r3, #3
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	461a      	mov	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	3208      	adds	r2, #8
 8000b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000b7e:	887b      	ldrh	r3, [r7, #2]
 8000b80:	08db      	lsrs	r3, r3, #3
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	461a      	mov	r2, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	3208      	adds	r2, #8
 8000b8a:	68b9      	ldr	r1, [r7, #8]
 8000b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b90:	bf00      	nop
 8000b92:	3714      	adds	r7, #20
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	; 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61bb      	str	r3, [r7, #24]
 8000ba8:	2300      	movs	r3, #0
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	2300      	movs	r3, #0
 8000bae:	61fb      	str	r3, [r7, #28]
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	613b      	str	r3, [r7, #16]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	2302      	movs	r3, #2
 8000bba:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000bbc:	4b4a      	ldr	r3, [pc, #296]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	f003 030c 	and.w	r3, r3, #12
 8000bc4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	2b08      	cmp	r3, #8
 8000bca:	d011      	beq.n	8000bf0 <RCC_GetClocksFreq+0x54>
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	2b08      	cmp	r3, #8
 8000bd0:	d844      	bhi.n	8000c5c <RCC_GetClocksFreq+0xc0>
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d003      	beq.n	8000be0 <RCC_GetClocksFreq+0x44>
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	2b04      	cmp	r3, #4
 8000bdc:	d004      	beq.n	8000be8 <RCC_GetClocksFreq+0x4c>
 8000bde:	e03d      	b.n	8000c5c <RCC_GetClocksFreq+0xc0>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a42      	ldr	r2, [pc, #264]	; (8000cec <RCC_GetClocksFreq+0x150>)
 8000be4:	601a      	str	r2, [r3, #0]
    break;
 8000be6:	e03d      	b.n	8000c64 <RCC_GetClocksFreq+0xc8>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a41      	ldr	r2, [pc, #260]	; (8000cf0 <RCC_GetClocksFreq+0x154>)
 8000bec:	601a      	str	r2, [r3, #0]
    break;
 8000bee:	e039      	b.n	8000c64 <RCC_GetClocksFreq+0xc8>
  case 0x08:  /* PLL P used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000bf0:	4b3d      	ldr	r3, [pc, #244]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	0d9b      	lsrs	r3, r3, #22
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bfc:	4b3a      	ldr	r3, [pc, #232]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000c04:	60bb      	str	r3, [r7, #8]

    if (pllsource != 0)
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d00c      	beq.n	8000c26 <RCC_GetClocksFreq+0x8a>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000c0c:	4a38      	ldr	r2, [pc, #224]	; (8000cf0 <RCC_GetClocksFreq+0x154>)
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c14:	4a34      	ldr	r2, [pc, #208]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000c16:	6852      	ldr	r2, [r2, #4]
 8000c18:	0992      	lsrs	r2, r2, #6
 8000c1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000c1e:	fb02 f303 	mul.w	r3, r2, r3
 8000c22:	61fb      	str	r3, [r7, #28]
 8000c24:	e00b      	b.n	8000c3e <RCC_GetClocksFreq+0xa2>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000c26:	4a31      	ldr	r2, [pc, #196]	; (8000cec <RCC_GetClocksFreq+0x150>)
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c2e:	4a2e      	ldr	r2, [pc, #184]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000c30:	6852      	ldr	r2, [r2, #4]
 8000c32:	0992      	lsrs	r2, r2, #6
 8000c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000c38:	fb02 f303 	mul.w	r3, r2, r3
 8000c3c:	61fb      	str	r3, [r7, #28]
    }

    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000c3e:	4b2a      	ldr	r3, [pc, #168]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	0c1b      	lsrs	r3, r3, #16
 8000c44:	f003 0303 	and.w	r3, r3, #3
 8000c48:	3301      	adds	r3, #1
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000c4e:	69fa      	ldr	r2, [r7, #28]
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	601a      	str	r2, [r3, #0]
    break;
 8000c5a:	e003      	b.n	8000c64 <RCC_GetClocksFreq+0xc8>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */

  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a23      	ldr	r2, [pc, #140]	; (8000cec <RCC_GetClocksFreq+0x150>)
 8000c60:	601a      	str	r2, [r3, #0]
    break;
 8000c62:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000c64:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c6c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	091b      	lsrs	r3, r3, #4
 8000c72:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c74:	4a1f      	ldr	r2, [pc, #124]	; (8000cf4 <RCC_GetClocksFreq+0x158>)
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	4413      	add	r3, r2
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	40da      	lsrs	r2, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000c8c:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000c94:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	0a9b      	lsrs	r3, r3, #10
 8000c9a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c9c:	4a15      	ldr	r2, [pc, #84]	; (8000cf4 <RCC_GetClocksFreq+0x158>)
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685a      	ldr	r2, [r3, #4]
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	40da      	lsrs	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <RCC_GetClocksFreq+0x14c>)
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000cbc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	0b5b      	lsrs	r3, r3, #13
 8000cc2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000cc4:	4a0b      	ldr	r2, [pc, #44]	; (8000cf4 <RCC_GetClocksFreq+0x158>)
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	4413      	add	r3, r2
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685a      	ldr	r2, [r3, #4]
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	40da      	lsrs	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	60da      	str	r2, [r3, #12]
}
 8000cdc:	bf00      	nop
 8000cde:	3724      	adds	r7, #36	; 0x24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	40023800 	.word	0x40023800
 8000cec:	00f42400 	.word	0x00f42400
 8000cf0:	017d7840 	.word	0x017d7840
 8000cf4:	20000014 	.word	0x20000014

08000cf8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	460b      	mov	r3, r1
 8000d02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d04:	78fb      	ldrb	r3, [r7, #3]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d006      	beq.n	8000d18 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d0e:	4909      	ldr	r1, [pc, #36]	; (8000d34 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000d16:	e006      	b.n	8000d26 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	4904      	ldr	r1, [pc, #16]	; (8000d34 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d22:	4013      	ands	r3, r2
 8000d24:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	40023800 	.word	0x40023800

08000d38 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d006      	beq.n	8000d58 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d4e:	4909      	ldr	r1, [pc, #36]	; (8000d74 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000d56:	e006      	b.n	8000d66 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	4904      	ldr	r1, [pc, #16]	; (8000d74 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40023800 	.word	0x40023800

08000d78 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d84:	78fb      	ldrb	r3, [r7, #3]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d006      	beq.n	8000d98 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d8e:	4909      	ldr	r1, [pc, #36]	; (8000db4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d96:	e006      	b.n	8000da6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	4904      	ldr	r1, [pc, #16]	; (8000db4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000da2:	4013      	ands	r3, r2
 8000da4:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40023800 	.word	0x40023800

08000db8 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000dc4:	78fb      	ldrb	r3, [r7, #3]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d006      	beq.n	8000dd8 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000dca:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dce:	4909      	ldr	r1, [pc, #36]	; (8000df4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000dd6:	e006      	b.n	8000de6 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	; (8000df4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	43db      	mvns	r3, r3
 8000de0:	4904      	ldr	r1, [pc, #16]	; (8000df4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000de2:	4013      	ands	r3, r2
 8000de4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800

08000df8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000e02:	2300      	movs	r3, #0
 8000e04:	627b      	str	r3, [r7, #36]	; 0x24
 8000e06:	2300      	movs	r3, #0
 8000e08:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	8a1b      	ldrh	r3, [r3, #16]
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	88db      	ldrh	r3, [r3, #6]
 8000e26:	461a      	mov	r2, r3
 8000e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	899b      	ldrh	r3, [r3, #12]
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e40:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000e44:	f023 030c 	bic.w	r3, r3, #12
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	889a      	ldrh	r2, [r3, #4]
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	891b      	ldrh	r3, [r3, #8]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	461a      	mov	r2, r3
 8000e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e62:	4313      	orrs	r3, r2
 8000e64:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	8a9b      	ldrh	r3, [r3, #20]
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	899b      	ldrh	r3, [r3, #12]
 8000e82:	461a      	mov	r2, r3
 8000e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e86:	4313      	orrs	r3, r2
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fe80 	bl	8000b9c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a30      	ldr	r2, [pc, #192]	; (8000f60 <USART_Init+0x168>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d003      	beq.n	8000eac <USART_Init+0xb4>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a2f      	ldr	r2, [pc, #188]	; (8000f64 <USART_Init+0x16c>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d102      	bne.n	8000eb2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	623b      	str	r3, [r7, #32]
 8000eb0:	e001      	b.n	8000eb6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	899b      	ldrh	r3, [r3, #12]
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	b21b      	sxth	r3, r3
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	da0c      	bge.n	8000edc <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ec2:	6a3a      	ldr	r2, [r7, #32]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	009a      	lsls	r2, r3, #2
 8000ecc:	441a      	add	r2, r3
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed8:	61fb      	str	r3, [r7, #28]
 8000eda:	e00b      	b.n	8000ef4 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000edc:	6a3a      	ldr	r2, [r7, #32]
 8000ede:	4613      	mov	r3, r2
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	4413      	add	r3, r2
 8000ee4:	009a      	lsls	r2, r3, #2
 8000ee6:	441a      	add	r2, r3
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	4a1c      	ldr	r2, [pc, #112]	; (8000f68 <USART_Init+0x170>)
 8000ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8000efc:	095b      	lsrs	r3, r3, #5
 8000efe:	011b      	lsls	r3, r3, #4
 8000f00:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	091b      	lsrs	r3, r3, #4
 8000f06:	2264      	movs	r2, #100	; 0x64
 8000f08:	fb02 f303 	mul.w	r3, r2, r3
 8000f0c:	69fa      	ldr	r2, [r7, #28]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	899b      	ldrh	r3, [r3, #12]
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	b21b      	sxth	r3, r3
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	da0c      	bge.n	8000f38 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	00db      	lsls	r3, r3, #3
 8000f22:	3332      	adds	r3, #50	; 0x32
 8000f24:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <USART_Init+0x170>)
 8000f26:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2a:	095b      	lsrs	r3, r3, #5
 8000f2c:	f003 0307 	and.w	r3, r3, #7
 8000f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f32:	4313      	orrs	r3, r2
 8000f34:	627b      	str	r3, [r7, #36]	; 0x24
 8000f36:	e00b      	b.n	8000f50 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000f38:	69bb      	ldr	r3, [r7, #24]
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	3332      	adds	r3, #50	; 0x32
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <USART_Init+0x170>)
 8000f40:	fba2 2303 	umull	r2, r3, r2, r3
 8000f44:	095b      	lsrs	r3, r3, #5
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	811a      	strh	r2, [r3, #8]
}
 8000f58:	bf00      	nop
 8000f5a:	3728      	adds	r7, #40	; 0x28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40011000 	.word	0x40011000
 8000f64:	40011400 	.word	0x40011400
 8000f68:	51eb851f 	.word	0x51eb851f

08000f6c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	460b      	mov	r3, r1
 8000f76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f78:	78fb      	ldrb	r3, [r7, #3]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d008      	beq.n	8000f90 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	899b      	ldrh	r3, [r3, #12]
 8000f82:	b29b      	uxth	r3, r3
 8000f84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000f8e:	e007      	b.n	8000fa0 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	899b      	ldrh	r3, [r3, #12]
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f9a:	b29a      	uxth	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	819a      	strh	r2, [r3, #12]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000fb8:	887b      	ldrh	r3, [r7, #2]
 8000fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	809a      	strh	r2, [r3, #4]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	889b      	ldrh	r3, [r3, #4]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fe2:	b29b      	uxth	r3, r3
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b087      	sub	sp, #28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	2300      	movs	r3, #0
 8001006:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001008:	2300      	movs	r3, #0
 800100a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	b2db      	uxtb	r3, r3
 8001010:	095b      	lsrs	r3, r3, #5
 8001012:	b2db      	uxtb	r3, r3
 8001014:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	f003 031f 	and.w	r3, r3, #31
 800101c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800101e:	2201      	movs	r2, #1
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d107      	bne.n	800103e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	899b      	ldrh	r3, [r3, #12]
 8001032:	b29b      	uxth	r3, r3
 8001034:	461a      	mov	r2, r3
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	4013      	ands	r3, r2
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e011      	b.n	8001062 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	2b02      	cmp	r3, #2
 8001042:	d107      	bne.n	8001054 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	8a1b      	ldrh	r3, [r3, #16]
 8001048:	b29b      	uxth	r3, r3
 800104a:	461a      	mov	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	4013      	ands	r3, r2
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	e006      	b.n	8001062 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	8a9b      	ldrh	r3, [r3, #20]
 8001058:	b29b      	uxth	r3, r3
 800105a:	461a      	mov	r2, r3
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	4013      	ands	r3, r2
 8001060:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001062:	887b      	ldrh	r3, [r7, #2]
 8001064:	0a1b      	lsrs	r3, r3, #8
 8001066:	b29b      	uxth	r3, r3
 8001068:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800106a:	2201      	movs	r2, #1
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	b29b      	uxth	r3, r3
 800107a:	461a      	mov	r2, r3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4013      	ands	r3, r2
 8001080:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <USART_GetITStatus+0xa4>
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d002      	beq.n	8001094 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800108e:	2301      	movs	r3, #1
 8001090:	74fb      	strb	r3, [r7, #19]
 8001092:	e001      	b.n	8001098 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001094:	2300      	movs	r3, #0
 8001096:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001098:	7cfb      	ldrb	r3, [r7, #19]
}
 800109a:	4618      	mov	r0, r3
 800109c:	371c      	adds	r7, #28
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b085      	sub	sp, #20
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
 80010ae:	460b      	mov	r3, r1
 80010b0:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80010b2:	2300      	movs	r3, #0
 80010b4:	81fb      	strh	r3, [r7, #14]
 80010b6:	2300      	movs	r3, #0
 80010b8:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 80010ba:	887b      	ldrh	r3, [r7, #2]
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80010c0:	89fb      	ldrh	r3, [r7, #14]
 80010c2:	2201      	movs	r2, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80010ca:	89bb      	ldrh	r3, [r7, #12]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	801a      	strh	r2, [r3, #0]
}
 80010d4:	bf00      	nop
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	da0b      	bge.n	800110c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	; (800112c <NVIC_SetPriority+0x4c>)
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	f003 030f 	and.w	r3, r3, #15
 8001100:	3b04      	subs	r3, #4
 8001102:	0112      	lsls	r2, r2, #4
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	440b      	add	r3, r1
 8001108:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800110a:	e009      	b.n	8001120 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	4907      	ldr	r1, [pc, #28]	; (8001130 <NVIC_SetPriority+0x50>)
 8001112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001116:	0112      	lsls	r2, r2, #4
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	440b      	add	r3, r1
 800111c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000ed00 	.word	0xe000ed00
 8001130:	e000e100 	.word	0xe000e100

08001134 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001144:	d301      	bcc.n	800114a <SysTick_Config+0x16>
 8001146:	2301      	movs	r3, #1
 8001148:	e00f      	b.n	800116a <SysTick_Config+0x36>

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800114a:	4a0a      	ldr	r2, [pc, #40]	; (8001174 <SysTick_Config+0x40>)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3b01      	subs	r3, #1
 8001150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001152:	210f      	movs	r1, #15
 8001154:	f04f 30ff 	mov.w	r0, #4294967295
 8001158:	f7ff ffc2 	bl	80010e0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <SysTick_Config+0x40>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001162:	4b04      	ldr	r3, [pc, #16]	; (8001174 <SysTick_Config+0x40>)
 8001164:	2207      	movs	r2, #7
 8001166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	e000e010 	.word	0xe000e010

08001178 <TimerInit>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
TimerInit(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;

    RCC_GetClocksFreq(&RCC_Clocks);
 800117e:	463b      	mov	r3, r7
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fd0b 	bl	8000b9c <RCC_GetClocksFreq>
    SysTick_Config(RCC_Clocks.SYSCLK_Frequency/1000);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	4a0a      	ldr	r2, [pc, #40]	; (80011b4 <TimerInit+0x3c>)
 800118a:	fba2 2303 	umull	r2, r3, r2, r3
 800118e:	099b      	lsrs	r3, r3, #6
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ffcf 	bl	8001134 <SysTick_Config>
    NVIC_SetPriority(SysTick_IRQn, 1);
 8001196:	2101      	movs	r1, #1
 8001198:	f04f 30ff 	mov.w	r0, #4294967295
 800119c:	f7ff ffa0 	bl	80010e0 <NVIC_SetPriority>
    memsetl((uint8_t *)g_pTimerHandle, 0, sizeof(g_pTimerHandle));
 80011a0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80011a4:	2100      	movs	r1, #0
 80011a6:	4804      	ldr	r0, [pc, #16]	; (80011b8 <TimerInit+0x40>)
 80011a8:	f000 f8af 	bl	800130a <memsetl>
    DBG_TIMER_SEND_STR("$ TimerInit\n");
}
 80011ac:	bf00      	nop
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	10624dd3 	.word	0x10624dd3
 80011b8:	20000040 	.word	0x20000040

080011bc <GetMilSecTick>:
 * @brief  None
 * @param  None
 * @retval None
 */
uint32_t
GetMilSecTick(void) {
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
    return g_wMilSecTickTimer;
 80011c0:	4b03      	ldr	r3, [pc, #12]	; (80011d0 <GetMilSecTick+0x14>)
 80011c2:	681b      	ldr	r3, [r3, #0]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	200001c0 	.word	0x200001c0

080011d4 <SysTick_Handler>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
SysTick_Handler(void) {
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
    g_wMilSecTickTimer++;
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <SysTick_Handler+0x18>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	3301      	adds	r3, #1
 80011de:	4a03      	ldr	r2, [pc, #12]	; (80011ec <SysTick_Handler+0x18>)
 80011e0:	6013      	str	r3, [r2, #0]
}
 80011e2:	bf00      	nop
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	200001c0 	.word	0x200001c0

080011f0 <USART2_IRQHandler>:
 *   This parameter can be one of the following values:
 *   UART1_IDX, UART2_IDX
 * @retval None
 */
void
USART2_IRQHandler(void) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f6:	b672      	cpsid	i
}
 80011f8:	bf00      	nop
	__disable_irq();
    if (USART_GetITStatus(USART2, USART_IT_RXNE) == SET) {
 80011fa:	f240 5125 	movw	r1, #1317	; 0x525
 80011fe:	480f      	ldr	r0, [pc, #60]	; (800123c <USART2_IRQHandler+0x4c>)
 8001200:	f7ff fef6 	bl	8000ff0 <USART_GetITStatus>
 8001204:	4603      	mov	r3, r0
 8001206:	2b01      	cmp	r3, #1
 8001208:	d112      	bne.n	8001230 <USART2_IRQHandler+0x40>
        buffqueue_p pUartBuffQueueRx = (buffqueue_p) g_pUartQueueRx[0];
 800120a:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <USART2_IRQHandler+0x50>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	607b      	str	r3, [r7, #4]
        uint8_t byReceiverData = USART_ReceiveData(USART2);
 8001210:	480a      	ldr	r0, [pc, #40]	; (800123c <USART2_IRQHandler+0x4c>)
 8001212:	f7ff fedd 	bl	8000fd0 <USART_ReceiveData>
 8001216:	4603      	mov	r3, r0
 8001218:	b2db      	uxtb	r3, r3
 800121a:	70fb      	strb	r3, [r7, #3]
        if (bufEnDat(pUartBuffQueueRx, &byReceiverData) == ERR_BUF_FULL) {}
 800121c:	1cfb      	adds	r3, r7, #3
 800121e:	4619      	mov	r1, r3
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 f822 	bl	800126a <bufEnDat>
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8001226:	f240 5125 	movw	r1, #1317	; 0x525
 800122a:	4804      	ldr	r0, [pc, #16]	; (800123c <USART2_IRQHandler+0x4c>)
 800122c:	f7ff ff3b 	bl	80010a6 <USART_ClearITPendingBit>
  __ASM volatile ("cpsie i" : : : "memory");
 8001230:	b662      	cpsie	i
}
 8001232:	bf00      	nop
    }
    __enable_irq();
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40004400 	.word	0x40004400
 8001240:	200001c4 	.word	0x200001c4

08001244 <bufIsFull>:
 * @return 1 if full; 0 otherwise
 */
uint8_t
bufIsFull(
    buffqueue_p pQueue
) {
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
    return (pQueue->wCountEle >= pQueue->wSize);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	885a      	ldrh	r2, [r3, #2]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	429a      	cmp	r2, r3
 8001256:	bf2c      	ite	cs
 8001258:	2301      	movcs	r3, #1
 800125a:	2300      	movcc	r3, #0
 800125c:	b2db      	uxtb	r3, r3
}
 800125e:	4618      	mov	r0, r3
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <bufEnDat>:
 */
uint8_t
bufEnDat(
    buffqueue_p pQueue,
	uint8_t *pReceiverData
) {
 800126a:	b580      	push	{r7, lr}
 800126c:	b084      	sub	sp, #16
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001274:	b672      	cpsid	i
}
 8001276:	bf00      	nop
	__disable_irq();
    
    /* Place data in buffer */
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]
 800127c:	e021      	b.n	80012c2 <bufEnDat+0x58>
        pQueue->pData[pQueue->wHeadIndex] = pReceiverData[i];
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	441a      	add	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	6879      	ldr	r1, [r7, #4]
 800128a:	88c9      	ldrh	r1, [r1, #6]
 800128c:	440b      	add	r3, r1
 800128e:	7812      	ldrb	r2, [r2, #0]
 8001290:	701a      	strb	r2, [r3, #0]
        pQueue->wHeadIndex = ((pQueue->wHeadIndex + 1)  & (pQueue->wSize - 1));
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	88db      	ldrh	r3, [r3, #6]
 8001296:	3301      	adds	r3, #1
 8001298:	b29b      	uxth	r3, r3
 800129a:	b21a      	sxth	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	4013      	ands	r3, r2
 80012a8:	b21b      	sxth	r3, r3
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	80da      	strh	r2, [r3, #6]
        pQueue->wCountEle++;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	885b      	ldrh	r3, [r3, #2]
 80012b4:	3301      	adds	r3, #1
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	805a      	strh	r2, [r3, #2]
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	3301      	adds	r3, #1
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	791b      	ldrb	r3, [r3, #4]
 80012c6:	7bfa      	ldrb	r2, [r7, #15]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3d8      	bcc.n	800127e <bufEnDat+0x14>
    }
    
    if (bufIsFull(pQueue)) {
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff ffb9 	bl	8001244 <bufIsFull>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d011      	beq.n	80012fc <bufEnDat+0x92>
        /* Is going to overwrite the oldest byte */
        /* Increase tail index */
        pQueue->wTailIndex = (pQueue->wTailIndex + pQueue->byItemSize) & (pQueue->wSize - 1);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	891a      	ldrh	r2, [r3, #8]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	791b      	ldrb	r3, [r3, #4]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	4413      	add	r3, r2
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	b21a      	sxth	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	4013      	ands	r3, r2
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	811a      	strh	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80012fc:	b662      	cpsie	i
}
 80012fe:	bf00      	nop
    }
    
    __enable_irq();
    return ERR_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <memsetl>:
void
memsetl(
	uint8_t *dst,
	uint8_t value,
	uint16_t size
) {
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	460b      	mov	r3, r1
 8001314:	70fb      	strb	r3, [r7, #3]
 8001316:	4613      	mov	r3, r2
 8001318:	803b      	strh	r3, [r7, #0]
    while (size--) {
 800131a:	e004      	b.n	8001326 <memsetl+0x1c>
        *dst++ = value;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	1c5a      	adds	r2, r3, #1
 8001320:	607a      	str	r2, [r7, #4]
 8001322:	78fa      	ldrb	r2, [r7, #3]
 8001324:	701a      	strb	r2, [r3, #0]
    while (size--) {
 8001326:	883b      	ldrh	r3, [r7, #0]
 8001328:	1e5a      	subs	r2, r3, #1
 800132a:	803a      	strh	r2, [r7, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d1f5      	bne.n	800131c <memsetl+0x12>
    }    
}
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <main>:

/******************************************************************************/


int main(void_t)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	af00      	add	r7, sp, #0
	appInitCommon();
 8001342:	f000 f803 	bl	800134c <appInitCommon>
	while(1)
	{
		MultiSensorScan();
 8001346:	f000 f8ef 	bl	8001528 <MultiSensorScan>
 800134a:	e7fc      	b.n	8001346 <main+0x8>

0800134c <appInitCommon>:
 * @brief  Initialize peripheral
 * @param  None
 * @retval None
 */
static void_t appInitCommon(void_t)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 8001350:	f7fe ff76 	bl	8000240 <SystemCoreClockUpdate>
	TimerInit();
 8001354:	f7ff ff10 	bl	8001178 <TimerInit>
	LightSenSor_Init();
 8001358:	f000 f804 	bl	8001364 <LightSenSor_Init>
	USART2_Init();
 800135c:	f000 f8a4 	bl	80014a8 <USART2_Init>
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}

08001364 <LightSenSor_Init>:
 * @brief  Initialize LighSensor
 * @param  None
 * @retval None
 */
void_t LightSenSor_Init(void_t)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b09c      	sub	sp, #112	; 0x70
 8001368:	af00      	add	r7, sp, #0
	ADC_InitTypeDef			ADC_InitStructure;
	ADC_CommonInitTypeDef	ADC_CommnonInitStructure;
	DMA_InitTypeDef			DMA_InitStructure;
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 800136a:	2101      	movs	r1, #1
 800136c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001370:	f7ff fcc2 	bl	8000cf8 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001374:	2101      	movs	r1, #1
 8001376:	2004      	movs	r0, #4
 8001378:	f7ff fcbe 	bl	8000cf8 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(ADCx_CLOCK,ENABLE);
 800137c:	2101      	movs	r1, #1
 800137e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001382:	f7ff fcf9 	bl	8000d78 <RCC_APB2PeriphClockCmd>


	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8001386:	2303      	movs	r3, #3
 8001388:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	GPIO_InitStructure.GPIO_Pin = ADC_PIN;
 800138c:	2320      	movs	r3, #32
 800138e:	66bb      	str	r3, [r7, #104]	; 0x68
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	GPIO_Init(ADC_PORT,&GPIO_InitStructure);
 8001396:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800139a:	4619      	mov	r1, r3
 800139c:	4837      	ldr	r0, [pc, #220]	; (800147c <LightSenSor_Init+0x118>)
 800139e:	f7ff fb25 	bl	80009ec <GPIO_Init>
	//
	ADC_DeInit();
 80013a2:	f7ff f821 	bl	80003e8 <ADC_DeInit>
	//
	ADC_CommnonInitStructure.ADC_Mode = ADC_Mode_Independent;
 80013a6:	2300      	movs	r3, #0
 80013a8:	643b      	str	r3, [r7, #64]	; 0x40
	ADC_CommnonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 80013aa:	2300      	movs	r3, #0
 80013ac:	647b      	str	r3, [r7, #68]	; 0x44
	ADC_CommnonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80013ae:	2300      	movs	r3, #0
 80013b0:	64bb      	str	r3, [r7, #72]	; 0x48
	ADC_CommnonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 80013b2:	2300      	movs	r3, #0
 80013b4:	64fb      	str	r3, [r7, #76]	; 0x4c
	ADC_CommonInit(&ADC_CommnonInitStructure);
 80013b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f878 	bl	80004b0 <ADC_CommonInit>

	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80013c0:	2300      	movs	r3, #0
 80013c2:	653b      	str	r3, [r7, #80]	; 0x50
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80013c4:	2300      	movs	r3, #0
 80013c6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80013ca:	2301      	movs	r3, #1
 80013cc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80013d0:	2300      	movs	r3, #0
 80013d2:	65bb      	str	r3, [r7, #88]	; 0x58
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	65fb      	str	r3, [r7, #92]	; 0x5c
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80013d8:	2300      	movs	r3, #0
 80013da:	663b      	str	r3, [r7, #96]	; 0x60
	ADC_InitStructure.ADC_NbrOfConversion = 1;
 80013dc:	2301      	movs	r3, #1
 80013de:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

	ADC_Init(ADCx_SENSOR,&ADC_InitStructure);
 80013e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013e6:	4619      	mov	r1, r3
 80013e8:	4825      	ldr	r0, [pc, #148]	; (8001480 <LightSenSor_Init+0x11c>)
 80013ea:	f7ff f80b 	bl	8000404 <ADC_Init>

	//
	DMA_DeInit(DMA2_Stream0);
 80013ee:	4825      	ldr	r0, [pc, #148]	; (8001484 <LightSenSor_Init+0x120>)
 80013f0:	f7ff f9b4 	bl	800075c <DMA_DeInit>
	DMA_InitStructure.DMA_Channel = DMA_CHANNEL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_PeripheralBaseAddr = (u32_t)ADCx_DR_ADDRESS;
 80013f8:	4b23      	ldr	r3, [pc, #140]	; (8001488 <LightSenSor_Init+0x124>)
 80013fa:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_Memory0BaseAddr = (u32_t)&wUhADCConvertedValue;
 80013fc:	4b23      	ldr	r3, [pc, #140]	; (800148c <LightSenSor_Init+0x128>)
 80013fe:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_BufferSize = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001408:	2300      	movs	r3, #0
 800140a:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Disable;
 800140c:	2300      	movs	r3, #0
 800140e:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001410:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001414:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_PeripheralDataSize_HalfWord;
 8001416:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800141a:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 800141c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001420:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8001422:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001426:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001428:	2300      	movs	r3, #0
 800142a:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800142c:	2301      	movs	r3, #1
 800142e:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001430:	2300      	movs	r3, #0
 8001432:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001434:	2300      	movs	r3, #0
 8001436:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_Init(DMA_STREAMx,&DMA_InitStructure);
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	4619      	mov	r1, r3
 800143c:	4811      	ldr	r0, [pc, #68]	; (8001484 <LightSenSor_Init+0x120>)
 800143e:	f7ff fa61 	bl	8000904 <DMA_Init>
	DMA_Cmd(DMA_STREAMx,ENABLE);
 8001442:	2101      	movs	r1, #1
 8001444:	480f      	ldr	r0, [pc, #60]	; (8001484 <LightSenSor_Init+0x120>)
 8001446:	f7ff fab5 	bl	80009b4 <DMA_Cmd>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_15, 1, ADC_SampleTime_3Cycles);
 800144a:	2300      	movs	r3, #0
 800144c:	2201      	movs	r2, #1
 800144e:	210f      	movs	r1, #15
 8001450:	480b      	ldr	r0, [pc, #44]	; (8001480 <LightSenSor_Init+0x11c>)
 8001452:	f7ff f871 	bl	8000538 <ADC_RegularChannelConfig>

	ADC_DMARequestAfterLastTransferCmd(ADCx_SENSOR, ENABLE);
 8001456:	2101      	movs	r1, #1
 8001458:	4809      	ldr	r0, [pc, #36]	; (8001480 <LightSenSor_Init+0x11c>)
 800145a:	f7ff f963 	bl	8000724 <ADC_DMARequestAfterLastTransferCmd>

	ADC_DMACmd(ADCx_SENSOR, ENABLE);
 800145e:	2101      	movs	r1, #1
 8001460:	4807      	ldr	r0, [pc, #28]	; (8001480 <LightSenSor_Init+0x11c>)
 8001462:	f7ff f943 	bl	80006ec <ADC_DMACmd>

	ADC_Cmd(ADC1,ENABLE);
 8001466:	2101      	movs	r1, #1
 8001468:	4805      	ldr	r0, [pc, #20]	; (8001480 <LightSenSor_Init+0x11c>)
 800146a:	f7ff f849 	bl	8000500 <ADC_Cmd>

	ADC_SoftwareStartConv(ADC1);
 800146e:	4804      	ldr	r0, [pc, #16]	; (8001480 <LightSenSor_Init+0x11c>)
 8001470:	f7ff f92c 	bl	80006cc <ADC_SoftwareStartConv>

}
 8001474:	bf00      	nop
 8001476:	3770      	adds	r7, #112	; 0x70
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40020800 	.word	0x40020800
 8001480:	40012000 	.word	0x40012000
 8001484:	40026410 	.word	0x40026410
 8001488:	4001204c 	.word	0x4001204c
 800148c:	200001cc 	.word	0x200001cc

08001490 <LightSenSor_MeasureuseDMA>:
 * @brief	MeasureuseDMA  LightSenSor
 * @param  None
 * @retval None
 */
static u16_t LightSenSor_MeasureuseDMA(void_t)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	return wUhADCConvertedValue;
 8001494:	4b03      	ldr	r3, [pc, #12]	; (80014a4 <LightSenSor_MeasureuseDMA+0x14>)
 8001496:	881b      	ldrh	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	200001cc 	.word	0x200001cc

080014a8 <USART2_Init>:
 * @brief	Initialize  USART2
 * @param 	None
 * @retval	None
 */
static void_t USART2_Init(void_t)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    USART_InitTypeDef USART_InitStructure;

    //Enable GPIO clock --------------------------------------------------------
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80014ae:	2101      	movs	r1, #1
 80014b0:	2001      	movs	r0, #1
 80014b2:	f7ff fc21 	bl	8000cf8 <RCC_AHB1PeriphClockCmd>

    //Configure USART Tx as alternate function push-pull------------------------
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80014b6:	2302      	movs	r3, #2
 80014b8:	753b      	strb	r3, [r7, #20]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80014ba:	2303      	movs	r3, #3
 80014bc:	757b      	strb	r3, [r7, #21]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80014be:	2300      	movs	r3, #0
 80014c0:	75bb      	strb	r3, [r7, #22]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	75fb      	strb	r3, [r7, #23]

    //Connect USART pins--------------------------------------------------------
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 80014c6:	2207      	movs	r2, #7
 80014c8:	2102      	movs	r1, #2
 80014ca:	4815      	ldr	r0, [pc, #84]	; (8001520 <USART2_Init+0x78>)
 80014cc:	f7ff fb1d 	bl	8000b0a <GPIO_PinAFConfig>

    GPIO_InitStructure.GPIO_Pin = USART2_TX;
 80014d0:	2304      	movs	r3, #4
 80014d2:	613b      	str	r3, [r7, #16]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	4619      	mov	r1, r3
 80014da:	4811      	ldr	r0, [pc, #68]	; (8001520 <USART2_Init+0x78>)
 80014dc:	f7ff fa86 	bl	80009ec <GPIO_Init>

	//Enable USART clock--------------------------------------------------------
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 80014e0:	2101      	movs	r1, #1
 80014e2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80014e6:	f7ff fc27 	bl	8000d38 <RCC_APB1PeriphClockCmd>

    USART_InitStructure.USART_BaudRate = 57600;
 80014ea:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80014ee:	603b      	str	r3, [r7, #0]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80014f0:	2300      	movs	r3, #0
 80014f2:	80bb      	strh	r3, [r7, #4]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	80fb      	strh	r3, [r7, #6]
    USART_InitStructure.USART_Parity = USART_Parity_No;
 80014f8:	2300      	movs	r3, #0
 80014fa:	813b      	strh	r3, [r7, #8]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80014fc:	2300      	movs	r3, #0
 80014fe:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_Mode = USART_Mode_Tx;
 8001500:	2308      	movs	r3, #8
 8001502:	817b      	strh	r3, [r7, #10]

    USART_Init(USART2, &USART_InitStructure);
 8001504:	463b      	mov	r3, r7
 8001506:	4619      	mov	r1, r3
 8001508:	4806      	ldr	r0, [pc, #24]	; (8001524 <USART2_Init+0x7c>)
 800150a:	f7ff fc75 	bl	8000df8 <USART_Init>

	//Enable USART--------------------------------------------------------------
    USART_Cmd(USART2, ENABLE);
 800150e:	2101      	movs	r1, #1
 8001510:	4804      	ldr	r0, [pc, #16]	; (8001524 <USART2_Init+0x7c>)
 8001512:	f7ff fd2b 	bl	8000f6c <USART_Cmd>
}
 8001516:	bf00      	nop
 8001518:	3718      	adds	r7, #24
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40020000 	.word	0x40020000
 8001524:	40004400 	.word	0x40004400

08001528 <MultiSensorScan>:
 * @param 	None
 * @retval	None
 */
static
void_t MultiSensorScan(void_t)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0

	dwTimeCurrent = GetMilSecTick();
 800152e:	f7ff fe45 	bl	80011bc <GetMilSecTick>
 8001532:	4603      	mov	r3, r0
 8001534:	4a25      	ldr	r2, [pc, #148]	; (80015cc <MultiSensorScan+0xa4>)
 8001536:	6013      	str	r3, [r2, #0]
	if(dwTimeCurrent >= dwTimeInitial)
 8001538:	4b24      	ldr	r3, [pc, #144]	; (80015cc <MultiSensorScan+0xa4>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	4b24      	ldr	r3, [pc, #144]	; (80015d0 <MultiSensorScan+0xa8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d30a      	bcc.n	800155a <MultiSensorScan+0x32>
	{
		dwTimeTotal += dwTimeCurrent - dwTimeInitial;
 8001544:	4b21      	ldr	r3, [pc, #132]	; (80015cc <MultiSensorScan+0xa4>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4b21      	ldr	r3, [pc, #132]	; (80015d0 <MultiSensorScan+0xa8>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	1ad2      	subs	r2, r2, r3
 800154e:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <MultiSensorScan+0xac>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4413      	add	r3, r2
 8001554:	4a1f      	ldr	r2, [pc, #124]	; (80015d4 <MultiSensorScan+0xac>)
 8001556:	6013      	str	r3, [r2, #0]
 8001558:	e00a      	b.n	8001570 <MultiSensorScan+0x48>
	}
	else
	{
		dwTimeTotal += 0xFFFFFFFFU - dwTimeCurrent + dwTimeInitial;
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MultiSensorScan+0xa8>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <MultiSensorScan+0xa4>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	1ad2      	subs	r2, r2, r3
 8001564:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <MultiSensorScan+0xac>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4413      	add	r3, r2
 800156a:	3b01      	subs	r3, #1
 800156c:	4a19      	ldr	r2, [pc, #100]	; (80015d4 <MultiSensorScan+0xac>)
 800156e:	6013      	str	r3, [r2, #0]
	}
	if(dwTimeTotal >= TIME_SEND_LIGHT)
 8001570:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <MultiSensorScan+0xac>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f241 3287 	movw	r2, #4999	; 0x1387
 8001578:	4293      	cmp	r3, r2
 800157a:	d91f      	bls.n	80015bc <MultiSensorScan+0x94>
	{
		dwTimeTotal = 0;
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <MultiSensorScan+0xac>)
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
		wLinghtFromSensor = LightSenSor_MeasureuseDMA();
 8001582:	f7ff ff85 	bl	8001490 <LightSenSor_MeasureuseDMA>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <MultiSensorScan+0xb0>)
 800158c:	801a      	strh	r2, [r3, #0]
		u8_t wLinghtFromSensor_HightBit = (uint8_t)(wLinghtFromSensor >>8) ;
 800158e:	4b12      	ldr	r3, [pc, #72]	; (80015d8 <MultiSensorScan+0xb0>)
 8001590:	881b      	ldrh	r3, [r3, #0]
 8001592:	0a1b      	lsrs	r3, r3, #8
 8001594:	b29b      	uxth	r3, r3
 8001596:	71fb      	strb	r3, [r7, #7]
		u8_t wLinghtFromSensor_LowBit = (uint8_t)(wLinghtFromSensor & 0xFF);
 8001598:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <MultiSensorScan+0xb0>)
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	71bb      	strb	r3, [r7, #6]
		USART_SendData(USART2,wLinghtFromSensor_HightBit);
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	4619      	mov	r1, r3
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <MultiSensorScan+0xb4>)
 80015a6:	f7ff fd01 	bl	8000fac <USART_SendData>
		delay_Ms(5);
 80015aa:	2005      	movs	r0, #5
 80015ac:	f000 f818 	bl	80015e0 <delay_Ms>
		USART_SendData(USART2,wLinghtFromSensor_LowBit);
 80015b0:	79bb      	ldrb	r3, [r7, #6]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	4809      	ldr	r0, [pc, #36]	; (80015dc <MultiSensorScan+0xb4>)
 80015b8:	f7ff fcf8 	bl	8000fac <USART_SendData>
	}
	dwTimeInitial = dwTimeCurrent;
 80015bc:	4b03      	ldr	r3, [pc, #12]	; (80015cc <MultiSensorScan+0xa4>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a03      	ldr	r2, [pc, #12]	; (80015d0 <MultiSensorScan+0xa8>)
 80015c2:	6013      	str	r3, [r2, #0]

}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	200001d0 	.word	0x200001d0
 80015d0:	200001d4 	.word	0x200001d4
 80015d4:	200001d8 	.word	0x200001d8
 80015d8:	200001ce 	.word	0x200001ce
 80015dc:	40004400 	.word	0x40004400

080015e0 <delay_Ms>:

void_t delay_Ms(u32_t milisecond)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	for(u32_t i= 0;i<milisecond;i++)
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	e00d      	b.n	800160a <delay_Ms+0x2a>
	{
		for(u32_t j=0;j<5000;j++);
 80015ee:	2300      	movs	r3, #0
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	e002      	b.n	80015fa <delay_Ms+0x1a>
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	3301      	adds	r3, #1
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	f241 3287 	movw	r2, #4999	; 0x1387
 8001600:	4293      	cmp	r3, r2
 8001602:	d9f7      	bls.n	80015f4 <delay_Ms+0x14>
	for(u32_t i= 0;i<milisecond;i++)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	3301      	adds	r3, #1
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	429a      	cmp	r2, r3
 8001610:	d3ed      	bcc.n	80015ee <delay_Ms+0xe>
	}
}
 8001612:	bf00      	nop
 8001614:	bf00      	nop
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001620:	480d      	ldr	r0, [pc, #52]	; (8001658 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001622:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001624:	f7fe fdd6 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001628:	480c      	ldr	r0, [pc, #48]	; (800165c <LoopForever+0x6>)
  ldr r1, =_edata
 800162a:	490d      	ldr	r1, [pc, #52]	; (8001660 <LoopForever+0xa>)
  ldr r2, =_sidata
 800162c:	4a0d      	ldr	r2, [pc, #52]	; (8001664 <LoopForever+0xe>)
  movs r3, #0
 800162e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001630:	e002      	b.n	8001638 <LoopCopyDataInit>

08001632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001636:	3304      	adds	r3, #4

08001638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800163c:	d3f9      	bcc.n	8001632 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800163e:	4a0a      	ldr	r2, [pc, #40]	; (8001668 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001640:	4c0a      	ldr	r4, [pc, #40]	; (800166c <LoopForever+0x16>)
  movs r3, #0
 8001642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001644:	e001      	b.n	800164a <LoopFillZerobss>

08001646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001648:	3204      	adds	r2, #4

0800164a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800164c:	d3fb      	bcc.n	8001646 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800164e:	f000 f811 	bl	8001674 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001652:	f7ff fe74 	bl	800133e <main>

08001656 <LoopForever>:

LoopForever:
    b LoopForever
 8001656:	e7fe      	b.n	8001656 <LoopForever>
  ldr   r0, =_estack
 8001658:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800165c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001660:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001664:	080016dc 	.word	0x080016dc
  ldr r2, =_sbss
 8001668:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800166c:	200001dc 	.word	0x200001dc

08001670 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001670:	e7fe      	b.n	8001670 <ADC_IRQHandler>
	...

08001674 <__libc_init_array>:
 8001674:	b570      	push	{r4, r5, r6, lr}
 8001676:	4d0d      	ldr	r5, [pc, #52]	; (80016ac <__libc_init_array+0x38>)
 8001678:	4c0d      	ldr	r4, [pc, #52]	; (80016b0 <__libc_init_array+0x3c>)
 800167a:	1b64      	subs	r4, r4, r5
 800167c:	10a4      	asrs	r4, r4, #2
 800167e:	2600      	movs	r6, #0
 8001680:	42a6      	cmp	r6, r4
 8001682:	d109      	bne.n	8001698 <__libc_init_array+0x24>
 8001684:	4d0b      	ldr	r5, [pc, #44]	; (80016b4 <__libc_init_array+0x40>)
 8001686:	4c0c      	ldr	r4, [pc, #48]	; (80016b8 <__libc_init_array+0x44>)
 8001688:	f000 f818 	bl	80016bc <_init>
 800168c:	1b64      	subs	r4, r4, r5
 800168e:	10a4      	asrs	r4, r4, #2
 8001690:	2600      	movs	r6, #0
 8001692:	42a6      	cmp	r6, r4
 8001694:	d105      	bne.n	80016a2 <__libc_init_array+0x2e>
 8001696:	bd70      	pop	{r4, r5, r6, pc}
 8001698:	f855 3b04 	ldr.w	r3, [r5], #4
 800169c:	4798      	blx	r3
 800169e:	3601      	adds	r6, #1
 80016a0:	e7ee      	b.n	8001680 <__libc_init_array+0xc>
 80016a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80016a6:	4798      	blx	r3
 80016a8:	3601      	adds	r6, #1
 80016aa:	e7f2      	b.n	8001692 <__libc_init_array+0x1e>
 80016ac:	080016d4 	.word	0x080016d4
 80016b0:	080016d4 	.word	0x080016d4
 80016b4:	080016d4 	.word	0x080016d4
 80016b8:	080016d8 	.word	0x080016d8

080016bc <_init>:
 80016bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016be:	bf00      	nop
 80016c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016c2:	bc08      	pop	{r3}
 80016c4:	469e      	mov	lr, r3
 80016c6:	4770      	bx	lr

080016c8 <_fini>:
 80016c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016ca:	bf00      	nop
 80016cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016ce:	bc08      	pop	{r3}
 80016d0:	469e      	mov	lr, r3
 80016d2:	4770      	bx	lr
