<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `arch/src/x86_common.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>x86_common.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../tartan_arch/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Architecture-specific bindings common to 32-bit and 64-bit x86 processors.</span>

<span class="kw">use</span> <span class="ident">tartan_bitfield</span>::<span class="ident">bitfield</span>;

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">doc</span>)]</span>
<span class="kw">use</span> <span class="ident">features</span>::<span class="ident">BasicFeatures</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">doc</span>)]</span>
<span class="kw">use</span> <span class="ident">protection</span>::<span class="ident">IOPermissionBitmap</span>;

<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">features</span>;
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">interrupt</span>;
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">io</span>;
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">paging</span>;
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">protection</span>;


<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// `EFLAGS`/`RFLAGS`: General flags, including control, status, and basic system</span>
    <span class="doccomment">/// flags.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Getters and setters for this structure only access a value in memory, not the</span>
    <span class="doccomment">/// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to work</span>
    <span class="doccomment">/// with the actual register.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">FlagRegister</span>(<span class="ident">usize</span>) {
        <span class="doccomment">/// `CF`: Indicates an arithmetic instruction generated a carry/borrow (unsigned</span>
        <span class="doccomment">/// overflow).</span>
        [<span class="number">0</span>] <span class="kw">pub</span> <span class="ident">carry</span>,
        <span class="doccomment">/// `PF`: Indicates that the least-significant byte of the result has *even*</span>
        <span class="doccomment">/// parity.</span>
        [<span class="number">2</span>] <span class="kw">pub</span> <span class="ident">parity</span>,
        <span class="doccomment">/// `AF`: Indicates a carry/borrow/overflow out of bit 3 in binary-coded decimal</span>
        <span class="doccomment">/// (BCD) arithmetic.</span>
        [<span class="number">4</span>] <span class="kw">pub</span> <span class="ident">aux_carry</span>,
        <span class="doccomment">/// `ZF`: Indicates that the result of an instruction is zero.</span>
        [<span class="number">6</span>] <span class="kw">pub</span> <span class="ident">zero</span>,
        <span class="doccomment">/// `SF`: Indicates that the most-significant bit of a result is 1.</span>
        [<span class="number">7</span>] <span class="kw">pub</span> <span class="ident">sign</span>,
        <span class="doccomment">/// `TF`: Enable single-step debugging.</span>
        [<span class="number">8</span>] <span class="kw">pub</span> <span class="ident">trap</span>,
        <span class="doccomment">/// `IF`: Enable non-maskable interrupts. Non-maskable interrupts are always</span>
        <span class="doccomment">/// enabled.</span>
        [<span class="number">9</span>] <span class="kw">pub</span> <span class="ident">interrupt_enabled</span>,
        <span class="doccomment">/// `DF`: String instructions work on addresses high-to-low when set, low-to-high</span>
        <span class="doccomment">/// when clear.</span>
        [<span class="number">10</span>] <span class="kw">pub</span> <span class="ident">direction</span>,
        <span class="doccomment">/// `OF`: Indicates that the result overflowed for signed arithmetic (carry/borrow</span>
        <span class="doccomment">/// for the second-most-significant bit).</span>
        [<span class="number">11</span>] <span class="kw">pub</span> <span class="ident">signed_overflow</span>,
        <span class="doccomment">/// `IOPL`: Sets the privilege threshold for a task to access I/O address space.</span>
        <span class="doccomment">/// Smaller numbers are higher privilege.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Individual I/O ports may still be accessible at lower privilege levels</span>
        <span class="doccomment">/// (greater numeric values) if allowed by [`IOPermissionBitmap`] for the current</span>
        <span class="doccomment">/// task.</span>
        [<span class="number">12</span>..<span class="number">14</span>] <span class="kw">pub</span> <span class="ident">io_privilege_level</span>: <span class="ident">u8</span>,
        <span class="doccomment">/// `NT`: Indicates that the processor should switch back to a parent task when it</span>
        <span class="doccomment">/// executes an `IRET` instruction.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Only supported in 32-bit mode. If this is set in 64-bit mode, `IRET` will</span>
        <span class="doccomment">/// trigger an exception.</span>
        [<span class="number">14</span>] <span class="kw">pub</span> <span class="ident">nested_task</span>,
        <span class="doccomment">/// `RF`: Disable instruction breakpoints.</span>
        [<span class="number">16</span>] <span class="kw">pub</span> <span class="ident">resume</span>,
        <span class="doccomment">/// `VM`: Enable virtual real mode.</span>
        [<span class="number">17</span>] <span class="kw">pub</span> <span class="ident">virtual_8086_mode</span>,
        <span class="doccomment">/// `AC`: Enable strict alignment checks for memory accesses in privilege level 3.</span>
        <span class="doccomment">/// In privilege levels 0–2, allow access to pages assigned to lower privilege</span>
        <span class="doccomment">/// levels.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Alignment checking requires [`ControlRegister0::alignment_check_mask`]. Access</span>
        <span class="doccomment">/// protection requires [`ControlRegister4::supervisor_access_prevention`].</span>
        [<span class="number">18</span>] <span class="kw">pub</span> <span class="ident">alignment_check_or_access_control</span>,
        <span class="doccomment">/// `VIF`: Virtual counterpart to the `interrupt_enabled` flag, used with</span>
        <span class="doccomment">/// [VME](ControlRegister4::virtual_8086_extensions) or</span>
        <span class="doccomment">/// [PVI](ControlRegister4::protected_virtual_interrupts).</span>
        [<span class="number">19</span>] <span class="kw">pub</span> <span class="ident">virtual_interrupt_enabled</span>,
        <span class="doccomment">/// `VIP`: Indicates an interrupt is pending for</span>
        <span class="doccomment">/// [VME](ControlRegister4::virtual_8086_extensions) or</span>
        <span class="doccomment">/// [PVI](ControlRegister4::protected_virtual_interrupts).</span>
        [<span class="number">20</span>] <span class="kw">pub</span> <span class="ident">virtual_interrupt_pending</span>,
        <span class="doccomment">/// `ID`: Indicates `CPUID` support when the flag is modifiable.</span>
        [<span class="number">21</span>] <span class="kw">pub</span> <span class="ident">identification</span>,
    }
}

<span class="kw">impl</span> <span class="ident">FlagRegister</span> {
    <span class="doccomment">/// Retrieve the current value of the `EFLAGS` register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="self">Self</span>(<span class="number">0</span>);
        <span class="kw">unsafe</span> {
            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86&quot;</span>)]</span>
            <span class="macro">asm</span><span class="macro">!</span>(
                <span class="string">&quot;
                pushfd
                pop {0:e}
                &quot;</span>,
                <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>.<span class="number">0</span>,
            );

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>)]</span>
            <span class="macro">asm</span><span class="macro">!</span>(
                <span class="string">&quot;
                pushfq
                pop {0:r}
                &quot;</span>,
                <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>.<span class="number">0</span>,
            );
        }
        <span class="ident">value</span>
    }

    <span class="doccomment">/// Update the `EFLAGS` register with the values in this struct, as permission level</span>
    <span class="doccomment">/// allows.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Some flags will be unaffected depending on the processor mode and permission level</span>
    <span class="doccomment">/// flags. See the reference for the POPF instruction in the _Intel 64 and IA-32</span>
    <span class="doccomment">/// Architectures Software Developer&#39;s Manual_, volume 2.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">/// Altering certain system flags can have dramatic effects on the execution of this</span>
    <span class="doccomment">/// and other programs, including memory safety. See volume 1 §3.4.3 (&quot;EFLAGS</span>
    <span class="doccomment">/// Register&quot;) and volume 3 §2.3 (&quot;System Flags and Fields in the EFLAGS Register&quot;) of</span>
    <span class="doccomment">/// the _Intel 64 and IA-32 Architectures Software Developer&#39;s Manual_.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set</span>(<span class="self">self</span>) {
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86&quot;</span>)]</span>
        <span class="macro">asm</span><span class="macro">!</span>(
            <span class="string">&quot;
            push {0:e}
            popfd
            &quot;</span>,
            <span class="kw">in</span>(<span class="ident">reg</span>) <span class="self">self</span>.<span class="number">0</span>,
        );

        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>)]</span>
        <span class="macro">asm</span><span class="macro">!</span>(
            <span class="string">&quot;
            push {0:r}
            popfq
            &quot;</span>,
            <span class="kw">in</span>(<span class="ident">reg</span>) <span class="self">self</span>.<span class="number">0</span>,
        );
    }
}


<span class="attribute">#[<span class="ident">macro_export</span>]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="macro">macro_rules</span><span class="macro">!</span> <span class="ident">simple_register_access</span> {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">register</span>:<span class="ident">literal</span>] <span class="op">=</span><span class="op">&gt;</span> {
        <span class="kw">impl</span> <span class="macro-nonterminal">$</span><span class="kw">struct</span> {
            <span class="doccomment">/// Retrieve the current value of this register</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="macro-nonterminal">get</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="self">Self</span>(<span class="number">0</span>);
                <span class="kw">unsafe</span> {
                    <span class="macro">asm</span><span class="macro">!</span>(
                        <span class="macro">concat</span><span class="macro">!</span>(<span class="string">&quot;mov {0}, &quot;</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">register</span>),
                        <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>.<span class="number">0</span>,
                    );
                }
                <span class="ident">value</span>
            }

            <span class="doccomment">/// Update the register with the value in this struct.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// # Safety</span>
            <span class="doccomment">/// Altering certain system flags can have dramatic effects on the execution</span>
            <span class="doccomment">/// of this and other programs, including memory safety.</span>
            <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set</span>(<span class="self">self</span>) {
                <span class="macro">asm</span><span class="macro">!</span>(
                    <span class="macro">concat</span><span class="macro">!</span>(<span class="string">&quot;mov &quot;</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">register</span>, <span class="string">&quot;, {0}&quot;</span>),
                    <span class="kw">in</span>(<span class="ident">reg</span>) <span class="self">self</span>.<span class="number">0</span>,
                );
            }
        }
    }
}

<span class="attribute">#[<span class="ident">macro_export</span>]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="macro">macro_rules</span><span class="macro">!</span> <span class="ident">indexed_register_access</span> {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>:<span class="ident">literal</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">read_instr</span>:<span class="ident">literal</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">write_instr</span>:<span class="ident">literal</span>] <span class="op">=</span><span class="op">&gt;</span> {
        <span class="kw">impl</span> <span class="macro-nonterminal">$</span><span class="kw">struct</span> {
            <span class="doccomment">/// Retrieve the current value of this register</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="macro-nonterminal">get</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
                <span class="kw">let</span> <span class="ident">lower</span>: <span class="ident">u32</span>;
                <span class="kw">let</span> <span class="ident">upper</span>: <span class="ident">u32</span>;
                <span class="kw">unsafe</span> {
                    <span class="macro">asm</span><span class="macro">!</span>(
                        <span class="macro-nonterminal">$</span><span class="macro-nonterminal">read_instr</span>,
                        <span class="kw">in</span>(<span class="string">&quot;ecx&quot;</span>) <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>,
                        <span class="ident">out</span>(<span class="string">&quot;eax&quot;</span>) <span class="ident">lower</span>,
                        <span class="ident">out</span>(<span class="string">&quot;edx&quot;</span>) <span class="ident">upper</span>,
                    );
                }
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="self">Self</span>(<span class="number">0</span>);
                <span class="ident">value</span>.<span class="number">0</span> <span class="op">|</span><span class="op">=</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">lower</span>);
                <span class="ident">value</span>.<span class="number">0</span> <span class="op">|</span><span class="op">=</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">upper</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">32</span>;
                <span class="ident">value</span>
            }

            <span class="doccomment">/// Update the register with the value in this struct.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// # Safety</span>
            <span class="doccomment">/// Altering certain system flags can have dramatic effects on the execution</span>
            <span class="doccomment">/// of this and other programs, including memory safety.</span>
            <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set</span>(<span class="self">self</span>) {
                <span class="attribute">#![<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">cast_possible_truncation</span>)]</span>
                <span class="kw">let</span> <span class="ident">lower</span> <span class="op">=</span> <span class="self">self</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">u32</span>;
                <span class="kw">let</span> <span class="ident">upper</span> <span class="op">=</span> (<span class="self">self</span>.<span class="number">0</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>;
                <span class="macro">asm</span><span class="macro">!</span>(
                    <span class="macro-nonterminal">$</span><span class="macro-nonterminal">write_instr</span>,
                    <span class="kw">in</span>(<span class="string">&quot;ecx&quot;</span>) <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>,
                    <span class="kw">in</span>(<span class="string">&quot;eax&quot;</span>) <span class="ident">lower</span>,
                    <span class="kw">in</span>(<span class="string">&quot;edx&quot;</span>) <span class="ident">upper</span>,
                );
            }
        }
    }
}

<span class="attribute">#[<span class="ident">macro_export</span>]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="macro">macro_rules</span><span class="macro">!</span> <span class="ident">extended_register_access</span> {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>:<span class="ident">literal</span>] <span class="op">=</span><span class="op">&gt;</span> {
        <span class="macro-nonterminal">$</span><span class="kw">crate</span>::<span class="macro">indexed_register_access</span><span class="macro">!</span>(<span class="macro-nonterminal">$</span><span class="kw">struct</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>, <span class="string">&quot;xgetbv&quot;</span>, <span class="string">&quot;xsetbv&quot;</span>);
    }
}

<span class="attribute">#[<span class="ident">macro_export</span>]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="macro">macro_rules</span><span class="macro">!</span> <span class="ident">model_specific_register_access</span> {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>:<span class="ident">literal</span>] <span class="op">=</span><span class="op">&gt;</span> {
        <span class="macro-nonterminal">$</span><span class="kw">crate</span>::<span class="macro">indexed_register_access</span><span class="macro">!</span>(<span class="macro-nonterminal">$</span><span class="kw">struct</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>, <span class="string">&quot;rdmsr&quot;</span>, <span class="string">&quot;wrmsr&quot;</span>);
    }
}


<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// `CR0`: System control register with flags affecting protection, paging, and FPU</span>
    <span class="doccomment">/// behavior.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Getters and setters for this structure only access a value in memory, not the</span>
    <span class="doccomment">/// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to</span>
    <span class="doccomment">/// work with the actual register.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ControlRegister0</span>(<span class="ident">usize</span>) {
        <span class="doccomment">/// `CR0.PG`: Enable paging. Requires [`protected_mode`](Self::protected_mode).</span>
        [<span class="number">31</span>] <span class="kw">pub</span> <span class="ident">paging</span>,
        <span class="doccomment">/// `CR0.CD`: Disable all memory caching.</span>
        [<span class="number">30</span>] <span class="kw">pub</span> <span class="ident">cache_disabled</span>,
        <span class="doccomment">/// `CR0.NW`: Disable write-back/write-through caching.</span>
        [<span class="number">29</span>] <span class="kw">pub</span> <span class="ident">cache_not_write_through</span>,
        <span class="doccomment">/// `CR0.AM`: Enables strict alignment checks for memory access, in combination</span>
        <span class="doccomment">/// with [`FlagRegister::alignment_check_or_access_control`].</span>
        [<span class="number">18</span>] <span class="kw">pub</span> <span class="ident">alignment_check_mask</span>,
        <span class="doccomment">/// `CR0.WP`: Enforce read-only pages even in privilege levels 0–2. They are</span>
        <span class="doccomment">/// always enforced in level 3.</span>
        [<span class="number">16</span>] <span class="kw">pub</span> <span class="ident">write_protect</span>,
        <span class="doccomment">/// `CR0.NE`: Use internal error mechanism for FPU errors, rather than DOS-style.</span>
        [ <span class="number">5</span>] <span class="kw">pub</span> <span class="ident">native_fpu_error</span>,
        <span class="doccomment">/// `CR0.ET`: On 386/486, 387 FPU instructions are supported if set. Always set</span>
        <span class="doccomment">/// on modern processors.</span>
        [ <span class="number">4</span>] <span class="kw">pub</span> <span class="ident">fpu_extension_type</span>,
        <span class="doccomment">/// `CR0.TS`: Set by processor when task was switched but FPU context has not been</span>
        <span class="doccomment">/// saved yet.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Used to save work when the new task does not alter the FPU state. When an FPU</span>
        <span class="doccomment">/// instruction is executed with this flag set, the processor raises an exception</span>
        <span class="doccomment">/// that allows the OS to save the FPU state. This behavior can be altered by</span>
        <span class="doccomment">/// other flags. See [`monitor_fpu_state`](Self::monitor_fpu_state).</span>
        [ <span class="number">3</span>] <span class="kw">pub</span> <span class="ident">task_switched_without_fpu_state</span>,
        <span class="doccomment">/// `CR0.EM`: Trigger an exception on all FPU instructions. Used to support</span>
        <span class="doccomment">/// software emulation.</span>
        [ <span class="number">2</span>] <span class="kw">pub</span> <span class="ident">fpu_emulation</span>,
        <span class="doccomment">/// `CR0.MP`: Enable exception behavior described for the `CR0.TS` flag for the</span>
        <span class="doccomment">/// (`F`)`WAIT` instruction.</span>
        [ <span class="number">1</span>] <span class="kw">pub</span> <span class="ident">monitor_fpu</span>,
        <span class="doccomment">/// Enable protected mode. Does not enable paging on its own. See</span>
        <span class="doccomment">/// [`paging`](Self::paging).</span>
        [ <span class="number">0</span>] <span class="kw">pub</span> <span class="ident">protected_mode</span>,
    }
}

<span class="macro">simple_register_access</span><span class="macro">!</span>(<span class="ident">ControlRegister0</span>, <span class="string">&quot;cr0&quot;</span>);

<span class="kw">impl</span> <span class="ident">ControlRegister0</span> {
    <span class="doccomment">/// Directly clear the</span>
    <span class="doccomment">/// [`task_switched_without_fpu_state`](Self::task_switched_without_fpu_state) flag in</span>
    <span class="doccomment">/// this register using a single instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">/// Clearing this flag when inappropriate may clobber FPU state and potentially affect</span>
    <span class="doccomment">/// memory safety.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">clear_task_switched_without_fpu_state</span>() {
        <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;clts&quot;</span>);
    }
}


<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// `CR4`: Miscellaneous system control flags.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Getters and setters for this structure only access a value in memory, not the</span>
    <span class="doccomment">/// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to</span>
    <span class="doccomment">/// work with the actual register.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ControlRegister4</span>(<span class="ident">usize</span>) {
        <span class="doccomment">/// `CR4.VME`: Enable interrupts and exception handling in [virtual</span>
        <span class="doccomment">/// real-mode](EFLAGS::virtual_8086_mode).</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::virtual_8086_extensions`].</span>
        [<span class="number">0</span>] <span class="kw">pub</span> <span class="ident">virtual_8086_extensions</span>,

        <span class="doccomment">/// `CR4.PVI`: Enable virtual interrupts in protected mode.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::virtual_8086_extensions`].</span>
        [<span class="number">1</span>] <span class="kw">pub</span> <span class="ident">protected_virtual_interrupts</span>,

        <span class="doccomment">/// `CR4.TSD`: Disable access to processor timestamp counter except in privilege</span>
        <span class="doccomment">/// level 0.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::timestamp_counter`].</span>
        [<span class="number">2</span>] <span class="kw">pub</span> <span class="ident">timestamp_disabled</span>,

        <span class="doccomment">/// `CR4.DE`: Enable newer debug register scheme where `DR4` and `DR5` are</span>
        <span class="doccomment">/// unavailable.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When this flag is clear, they are equivalent to `DR6` and `DR7`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::debugging_extensions`].</span>
        [<span class="number">3</span>] <span class="kw">pub</span> <span class="ident">debugging_extensions</span>,

        <span class="doccomment">/// `CR4.PSE`: Support large pages (4MB). Applies to 32-bit mode only.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When this flag is clear in 32-bit mode, pages are always 4KB. Large pages are</span>
        <span class="doccomment">/// always enabled in 64-bit mode.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::page_size_extensions`].</span>
        [<span class="number">4</span>] <span class="kw">pub</span> <span class="ident">page_size_extensions</span>,

        <span class="doccomment">/// `CR4.PAE`: Enable pages to map to physical addresses larger than 32-bits.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Required for 64-bit mode.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::physical_address_extension`].</span>
        [<span class="number">5</span>] <span class="kw">pub</span> <span class="ident">physical_address_extension</span>,

        <span class="doccomment">/// `CR4.MCE`: Enable machine-check exception.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::machine_check_exception`].</span>
        [<span class="number">6</span>] <span class="kw">pub</span> <span class="ident">machine_check_exception</span>,

        <span class="doccomment">/// `CR4.PGE`: Enable global pages, which are shared across task contexts.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::global_pages`].</span>
        [<span class="number">7</span>] <span class="kw">pub</span> <span class="ident">global_pages</span>,

        <span class="doccomment">/// `CR4.PCE`: Allow access to performance monitoring counter in privilege levels</span>
        <span class="doccomment">/// 1–3 (always accessible in level 0).</span>
        [<span class="number">8</span>] <span class="kw">pub</span> <span class="ident">performance_counter</span>,

        <span class="doccomment">/// `CR4.OSFXSR`: Enable the `FXSAVE`/`FXRSTOR` and SSE instructions, if present.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// These instructions require special support from the operating system.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::fpu_save`].</span>
        [<span class="number">9</span>] <span class="kw">pub</span> <span class="ident">sse_and_fpu_save</span>,

        <span class="doccomment">/// `CR4.OSXMMEXCPT`: Enable unmasked SIMD floating-point exception handling for</span>
        <span class="doccomment">/// SSE instructions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This requires special support from the operating system.</span>
        [<span class="number">10</span>] <span class="kw">pub</span> <span class="ident">simd_exceptions</span>,

        <span class="doccomment">/// `CR4.UMIP`: Prevent access to instructions that allow reads from</span>
        <span class="doccomment">/// descriptor/task registers, except in privilege level 0.</span>
        [<span class="number">11</span>] <span class="kw">pub</span> <span class="ident">restrict_user_mode_instructions</span>,

        <span class="doccomment">/// `CR4.LA57`: Support 57-bit addresses using 5-level paging in 64-bit mode.</span>
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>, <span class="ident">doc</span>))]</span>
        <span class="attribute">#[<span class="ident">doc</span>(<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>))]</span>
        [<span class="number">12</span>] <span class="kw">pub</span> <span class="ident">five_level_paging</span>,

        <span class="doccomment">/// `CR4.VMX` (**Intel-only**): Enable virtual machine extensions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::virtual_machine_extensions`].</span>
        [<span class="number">13</span>] <span class="kw">pub</span> <span class="ident">virtual_machine_extensions</span>,

        <span class="doccomment">/// `CR4.SME` (**Intel-only**): Enable safer-mode extensions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::safer_mode_extensions`].</span>
        [<span class="number">14</span>] <span class="kw">pub</span> <span class="ident">safer_mode_extensions</span>,

        <span class="doccomment">/// `CR4.FSGSBASE`: Enable instructions to load/store the `FS` and `GS` base</span>
        <span class="doccomment">/// registers with 32/64-bit values in 64-bit mode.</span>
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>, <span class="ident">doc</span>))]</span>
        <span class="attribute">#[<span class="ident">doc</span>(<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>))]</span>
        [<span class="number">16</span>] <span class="kw">pub</span> <span class="ident">extended_base_registers</span>,

        <span class="doccomment">/// `CR4.PCIDE`: Enable process-context identifiers (PCID) in 64-bit mode.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::process_context_ids`].</span>
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>, <span class="ident">doc</span>))]</span>
        <span class="attribute">#[<span class="ident">doc</span>(<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>))]</span>
        [<span class="number">17</span>] <span class="kw">pub</span> <span class="ident">process_context_ids</span>,

        <span class="doccomment">/// `CR4.OSXSAVE`: Enable instructions for saving and restoring extended processor</span>
        <span class="doccomment">/// state (FPU/MMX/SSE/AVX).</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// These instructions require special support from the operating system.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`BasicFeatures::extended_state_save`].</span>
        [<span class="number">18</span>] <span class="kw">pub</span> <span class="ident">extended_state_save</span>,

        <span class="doccomment">/// `CR4.SMEP`: Enable execution prevention in privilege levels 0–2.</span>
        [<span class="number">20</span>] <span class="kw">pub</span> <span class="ident">supervisor_execution_prevention</span>,

        <span class="doccomment">/// `CR4.SMAP`: Enable access prevention in privilege levels 0–2.</span>
        [<span class="number">21</span>] <span class="kw">pub</span> <span class="ident">supervisor_access_prevention</span>,

        <span class="doccomment">/// `CR4.PKE`: Use page protection keys in 64-bit mode to control access from</span>
        <span class="doccomment">/// privilege level 3.</span>
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>, <span class="ident">doc</span>))]</span>
        <span class="attribute">#[<span class="ident">doc</span>(<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>))]</span>
        [<span class="number">22</span>] <span class="kw">pub</span> <span class="ident">user_protection_keys</span>,

        <span class="doccomment">/// `CR4.CET` (**Intel-only**): Enable control-flow enforcement technology.</span>
        <span class="doccomment">/// Requires [`ControlRegister0::write_protect`].</span>
        [<span class="number">23</span>] <span class="kw">pub</span> <span class="ident">control_flow_enforcement</span>,

        <span class="doccomment">/// `CR4.PKS` (**Intel-only**): Use page protection keys in 64-bit mode to control</span>
        <span class="doccomment">/// access from privilege levels 0-2.</span>
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>, <span class="ident">doc</span>))]</span>
        <span class="attribute">#[<span class="ident">doc</span>(<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>))]</span>
        [<span class="number">24</span>] <span class="kw">pub</span> <span class="ident">supervisor_protection_keys</span>,
    }
}

<span class="macro">simple_register_access</span><span class="macro">!</span>(<span class="ident">ControlRegister4</span>, <span class="string">&quot;cr4&quot;</span>);


<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// `XCR0`: System control flags that indicate OS support for context management for</span>
    <span class="doccomment">/// various registers with the `XSAVE` feature.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Getters and setters for this structure only access a value in memory, not the</span>
    <span class="doccomment">/// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to</span>
    <span class="doccomment">/// work with the actual register.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Requires [`BasicFeatures::extended_state_save`].</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ExtendedControlRegister0</span>(<span class="ident">u64</span>) {
        <span class="doccomment">/// `XCR0.X87`: Hardcoded to 1.</span>
        [<span class="number">0</span>] <span class="kw">pub</span> <span class="ident">fpu</span>,

        <span class="doccomment">/// `XCR0.SSE`: Manage SSE state with `XSAVE`, including the `XMM` registers.</span>
        [<span class="number">1</span>] <span class="kw">pub</span> <span class="ident">sse</span>,

        <span class="doccomment">/// `XCR0.AVX`: Manage 256-bit AVX state in upper halves of the `YMM` registers</span>
        <span class="doccomment">/// with `XSAVE`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`sse`](Self::sse). The lower halves of these registers are</span>
        <span class="doccomment">/// equivalent to `XMM` and are covered by that flag.</span>
        [<span class="number">2</span>] <span class="kw">pub</span> <span class="ident">avx_256</span>,

        <span class="doccomment">/// `XCR0.BNDREG`: Manage MPX bounds registers with `XSAVE`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`mpx_bound_config_status`](Self::mpx_bound_config_status).</span>
        [<span class="number">3</span>] <span class="kw">pub</span> <span class="ident">mpx_bounds</span>,

        <span class="doccomment">/// `XCR0.BNDCSR`: Manage MPX config and status registers with `XSAVE`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`mpx_bounds`](Self::mpx_bounds).</span>
        [<span class="number">4</span>] <span class="kw">pub</span> <span class="ident">mpx_bound_config_status</span>,

        <span class="doccomment">/// `XCR0.OPMASK`: Manage AVX-512 opmask registers with `XSAVE`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires the other `avx_512_*` flags.</span>
        [<span class="number">5</span>] <span class="kw">pub</span> <span class="ident">avx_512_opmask</span>,

        <span class="doccomment">/// `XCR0.ZMM_Hi256`: Manage 512-bit AVX state in the upper halves of the `ZMM`</span>
        <span class="doccomment">/// registers up to `ZMM15` with `XSAVE`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Registers `ZMM8`–`ZMM15` are available in 64-bit mode only, so this only</span>
        <span class="doccomment">/// applies up to `ZMM7` in 32-bit mode.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires [`avx_256`](Self::avx_256) and the other `avx_512_*` flags. The lower</span>
        <span class="doccomment">/// halves of these registers are equivalent to `YMM` and are covered by</span>
        <span class="doccomment">/// `avx_256`(Self::avx_256).</span>
        [<span class="number">6</span>] <span class="kw">pub</span> <span class="ident">avx_512</span>,

        <span class="doccomment">/// `XCR0.Hi16_ZMM`: Manage AVX-512 state in `ZMM16`–`ZMM31` with `XSAVE`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// These registers are only available in 64-bit mode.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Requires the other `avx_512_*` flags.</span>
        <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>, <span class="ident">doc</span>))]</span>
        <span class="attribute">#[<span class="ident">doc</span>(<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;x86_64&quot;</span>))]</span>
        [<span class="number">7</span>] <span class="kw">pub</span> <span class="ident">avx_512_extended</span>,

        <span class="doccomment">/// `XCR0.PKRU`: Manage protection key rights registers with `XSAVE`.</span>
        [<span class="number">8</span>] <span class="kw">pub</span> <span class="ident">protection_key_rights</span>,
    }
}

<span class="macro">extended_register_access</span><span class="macro">!</span>(<span class="ident">ExtendedControlRegister0</span>, <span class="number">0</span>);
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "tartan_arch";</script><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script><script defer src="../../search-index.js"></script></body></html>