{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881818 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881858 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881858 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881878 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       acds_cadence License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       acds_cadence License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881918 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       acds_cadence License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       acds_cadence License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881918 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881938 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_developer License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_developer License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881978 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_developer License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_developer License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881978 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_noexist License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322881998 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_debug License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_debug License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322882028 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid license file syntax. Feature:       quartus_debug License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid license file syntax. Feature:       quartus_debug License path:  C:\\altera\\14.1\\licenses\\license.dat; FlexNet Licensing error:-2,40027 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Design Software" 0 -1 1554322882028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554322882028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554322882038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 16:21:21 2019 " "Processing started: Wed Apr 03 16:21:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554322882038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322882038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off war -c war " "Command: quartus_map --read_settings_files=on --write_settings_files=off war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322882038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554322882624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554322882624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(355) " "Verilog HDL information at VGA.v(355): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 355 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE VGA.v(402) " "Verilog HDL Declaration information at VGA.v(402): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 402 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 6 6 " "Found 6 design units, including 6 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawCard " "Found entity 2: drawCard" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawBlankCard " "Found entity 4: drawBlankCard" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "5 drawNumSuit " "Found entity 5: drawNumSuit" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "6 HexDecoder " "Found entity 6: HexDecoder" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 rng.v(17) " "Verilog HDL Declaration information at rng.v(17): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 rng.v(16) " "Verilog HDL Declaration information at rng.v(16): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 rng.v(15) " "Verilog HDL Declaration information at rng.v(15): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 rng.v(14) " "Verilog HDL Declaration information at rng.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 5 5 " "Found 5 design units, including 5 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomSeedGenerator " "Found entity 2: randomSeedGenerator" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter16Bit " "Found entity 3: counter16Bit" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "4 RNG " "Found entity 4: RNG" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""} { "Info" "ISGN_ENTITY_NAME" "5 xorShift " "Found entity 5: xorShift" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "war.v(283) " "Verilog HDL information at war.v(283): always construct contains both blocking and non-blocking assignments" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "war.v 1 1 " "Found 1 design units, including 1 entities, in source file war.v" { { "Info" "ISGN_ENTITY_NAME" "1 wasr " "Found entity 1: wasr" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1024x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1024x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1024x32 " "Found entity 1: ram1024x32" {  } { { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "memory.v(33) " "Verilog HDL Module Instantiation warning at memory.v(33): ignored dangling comma in List of Port Connections" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(116) " "Verilog HDL information at memory.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_op LOAD_OP memory.v(154) " "Verilog HDL Declaration information at memory.v(154): object \"load_op\" differs only in case from object \"LOAD_OP\" in the same scope" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 4 4 " "Found 4 design units, including 4 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 war " "Found entity 1: war" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "2 allocate_memory " "Found entity 2: allocate_memory" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "3 set_address " "Found entity 3: set_address" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_controller " "Found entity 4: ram_controller" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "card.v(59) " "Verilog HDL information at card.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALLOC alloc card.v(40) " "Verilog HDL Declaration information at card.v(40): object \"ALLOC\" differs only in case from object \"alloc\" in the same scope" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "card.v(163) " "Verilog HDL information at card.v(163): always construct contains both blocking and non-blocking assignments" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 163 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "card.v(331) " "Verilog HDL information at card.v(331): always construct contains both blocking and non-blocking assignments" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 331 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card.v 5 5 " "Found 5 design units, including 5 entities, in source file card.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_card " "Found entity 1: store_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_card " "Found entity 2: add_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "3 split_list " "Found entity 3: split_list" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "4 remove_card " "Found entity 4: remove_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""} { "Info" "ISGN_ENTITY_NAME" "5 remove_nth_card " "Found entity 5: remove_nth_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go VGA.v(54) " "Verilog HDL Implicit Net warning at VGA.v(54): created implicit net for \"go\"" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "war " "Elaborating entity \"war\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 memory.v(5) " "Output port \"HEX4\" at memory.v(5) has no driver" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 "|war"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 memory.v(5) " "Output port \"HEX5\" at memory.v(5) has no driver" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 "|war"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 memory.v(5) " "Output port \"HEX6\" at memory.v(5) has no driver" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 "|war"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 memory.v(6) " "Output port \"HEX7\" at memory.v(6) has no driver" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 "|war"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller ram_controller:rc " "Elaborating entity \"ram_controller\" for hierarchy \"ram_controller:rc\"" {  } { { "memory.v" "rc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(200) " "Verilog HDL Case Statement information at memory.v(200): all case item expressions in this case statement are onehot" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 "|war|ram_controller:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder ram_controller:rc\|HexDecoder:hd " "Elaborating entity \"HexDecoder\" for hierarchy \"ram_controller:rc\|HexDecoder:hd\"" {  } { { "memory.v" "hd" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1024x32 ram_controller:rc\|ram1024x32:ram " "Elaborating entity \"ram1024x32\" for hierarchy \"ram_controller:rc\|ram1024x32:ram\"" {  } { { "memory.v" "ram" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\"" {  } { { "ram1024x32.v" "altsyncram_component" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\"" {  } { { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554322894420 ""}  } { { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554322894420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79g1 " "Found entity 1: altsyncram_79g1" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554322894482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79g1 ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated " "Elaborating entity \"altsyncram_79g1\" for hierarchy \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_card ram_controller:rc\|add_card:ac " "Elaborating entity \"add_card\" for hierarchy \"ram_controller:rc\|add_card:ac\"" {  } { { "memory.v" "ac" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894482 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "card.v(168) " "Verilog HDL Case Statement information at card.v(168): all case item expressions in this case statement are onehot" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554322894482 "|war|ram_controller:rc|add_card:ac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_card ram_controller:rc\|add_card:ac\|store_card:sc " "Elaborating entity \"store_card\" for hierarchy \"ram_controller:rc\|add_card:ac\|store_card:sc\"" {  } { { "card.v" "sc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allocate_memory ram_controller:rc\|add_card:ac\|store_card:sc\|allocate_memory:alloc " "Elaborating entity \"allocate_memory\" for hierarchy \"ram_controller:rc\|add_card:ac\|store_card:sc\|allocate_memory:alloc\"" {  } { { "card.v" "alloc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894529 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_address\[4..0\] 0 memory.v(42) " "Net \"ram_address\[4..0\]\" at memory.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1554322894529 "|war|ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_nth_card ram_controller:rc\|remove_nth_card:rnc " "Elaborating entity \"remove_nth_card\" for hierarchy \"ram_controller:rc\|remove_nth_card:rnc\"" {  } { { "memory.v" "rnc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_card ram_controller:rc\|remove_nth_card:rnc\|remove_card:remover " "Elaborating entity \"remove_card\" for hierarchy \"ram_controller:rc\|remove_nth_card:rnc\|remove_card:remover\"" {  } { { "card.v" "remover" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894561 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "card.v(318) " "Verilog HDL Case Statement information at card.v(318): all case item expressions in this case statement are onehot" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 318 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554322894561 "|war|ram_controller:rc|remove_nth_card:rnc|remove_card:remover"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_list ram_controller:rc\|split_list:sl " "Elaborating entity \"split_list\" for hierarchy \"ram_controller:rc\|split_list:sl\"" {  } { { "memory.v" "sl" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_address ram_controller:rc\|set_address:sa " "Elaborating entity \"set_address\" for hierarchy \"ram_controller:rc\|set_address:sa\"" {  } { { "memory.v" "sa" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894622 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(120) " "Verilog HDL Case Statement information at memory.v(120): all case item expressions in this case statement are onehot" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554322894622 "|war|ram_controller:rc|set_address:sa"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "current_state ac " "Port \"current_state\" does not exist in macrofunction \"ac\"" {  } { { "memory.v" "ac" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 330 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554322894685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554322894700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/output_files/war.map.smsg " "Generated suppressed messages file C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/output_files/war.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554322894872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 16:21:34 2019 " "Processing ended: Wed Apr 03 16:21:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554322894872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554322894872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554322894872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322894872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554322895497 ""}
