read -sv run_verilog_mid/adder_32b_9_96_f9314f4939f9987187b3e58e4f3569ff.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_f9314f4939f9987187b3e58e4f3569ff_yosys.v
