{
	"inputtext" : ["<NAME>", "<VALUE>", "<NUMBER_OF_BITS>"],
	"buttons" : ["Add"],
	"selects" : 
	[
    		{ "name" : "<DATA_TYPE>", "options" : [ "signal", "variable", "constant"] },
        	{ "name" : "<SUB_TYPE>", "options" : [  "STD_LOGIC", "STD_LOGIC_VECTOR", "UNSIGNED", "SIGNED"] }
	],
	"autogenerate" : "<DATA_TYPE> <NAME> : <SUB_TYPE> := <VALUE>;",
	"moduleName" : "Data Types",
	"moduleCode" : "-- VHDL CONFIGURATOR\n-- Data type declaration\n-- Syntax: <DATA_TYPE> <NAME> : <SUB_TYPE> := <VALUE> (<VALUE> is not necessary)\n\n<AUTO_GENERATE>"
}
