// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree Include file for LS1028A QDS board, serdes x3xx
 *
 * Copyright 2019 NXP
 *
 */

&mdio_slot2 {
	/* 4 ports on AQR412 */
	slot2_qxgmii0: ethernet-phy@0 {
		reg = <0x0>;
		compatible = "ethernet-phy-ieee802.3-c45";
	};

	slot2_qxgmii1: ethernet-phy@1 {
		reg = <0x1>;
		compatible = "ethernet-phy-ieee802.3-c45";
	};

	slot2_qxgmii2: ethernet-phy@2 {
		reg = <0x2>;
		compatible = "ethernet-phy-ieee802.3-c45";
	};

	slot2_qxgmii3: ethernet-phy@3 {
		reg = <0x3>;
		compatible = "ethernet-phy-ieee802.3-c45";
	};
};

/* l2switch ports */
&mscc_felix_ports {
	port@0 {
		status = "okay";
		phy-handle = <&slot2_qxgmii0>;
		phy-mode = "usxgmii";
		managed = "in-band-status";
	};

	port@1 {
		status = "okay";
		phy-handle = <&slot2_qxgmii1>;
		phy-mode = "usxgmii";
		managed = "in-band-status";
	};

	port@2 {
		status = "okay";
		phy-handle = <&slot2_qxgmii2>;
		phy-mode = "usxgmii";
		managed = "in-band-status";
	};

	port@3 {
		status = "okay";
		phy-handle = <&slot2_qxgmii3>;
		phy-mode = "usxgmii";
		managed = "in-band-status";
	};
};
