ISim log file
Running: D:\study\DDandCA\p5\pipeline\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/study/DDandCA/p5/pipeline/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/study/DDandCA/p5/pipeline/D.v" Line 22.  For instance d/rf/, width 1 of formal port IR_W is not equal to width 32 of actual signal IR_W.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  36@00003000: $ 8 <= 12340000
                  46@00003004: $ 8 <= 00005678
                  56@00003008: $16 <= 00000010
                  56@0000300c: *00000000 <= 00007800
                  76@00003010: $12 <= 00000078
                  86@00003014: $13 <= 00000078
                  86@00003018: *00000000 <= 00007878
                 106@0000301c: $14 <= 00000078
                 116@00003020: $15 <= 00000078
                 116@00003024: *00000000 <= 56787878
                 136@00003028: $12 <= 00005678
                 146@0000302c: $13 <= 00005678
                 146@00003030: *00000000 <= 56787878
                 166@00003034: $14 <= 00005678
                 176@00003038: $15 <= 00005678
                 176@0000303c: *00000004 <= 00005678
                 196@00003040: $ 9 <= 00005678
                 196@00003044: *00000008 <= 00005678
                 216@00003048: $10 <= 00005678
                 226@0000304c: $11 <= 0000acf0
                 236@00003050: $12 <= 00000000
                 246@00003054: $15 <= 0000acf0
                 256@00003058: $24 <= 00000000
                 266@0000305c: $ 4 <= ffffffff
                 336@00003064: $11 <= ffffffff
                 406@0000306c: $12 <= ffffa988
                 416@00003070: $ 4 <= fffffffd
                 426@00003074: $ 5 <= 00000002
                 546@0000307c: $17 <= ffffffff
                 556@00003080: $18 <= ffffffff
                 676@00003088: $17 <= 00000001
                 686@0000308c: $18 <= 7ffffffe
                 716@00003098: $19 <= 00005678
                 726@0000309c: $20 <= 00005678
                 736@000030a0: $17 <= 00000004
                 746@000030a4: $18 <= 0fffffff
                 756@000030a8: $ 4 <= ffffffff
                 766@000030ac: $13 <= 00000004
                 776@000030b0: $14 <= 00000003
                 786@000030b4: $15 <= 00000002
                 796@000030b8: $17 <= 00000040
                 806@000030bc: $18 <= 01ffffff
                 816@000030c0: $ 4 <= ffffffff
                 826@000030c4: $19 <= 00000040
                 836@000030c8: $19 <= 01ffffff
                 846@000030cc: $19 <= 01ffffbf
                 856@000030d0: $19 <= fe000000
                 866@000030d4: $19 <= fdffffff
                 876@000030d8: $19 <= 00001010
                 886@000030dc: $19 <= 01ffefef
                 896@000030e0: $20 <= 00000000
                 906@000030e4: $20 <= 00000000
                 916@000030e8: $20 <= 00000001
                 926@000030ec: $ 4 <= ffffffff
                 936@000030f0: $20 <= 00000001
                 956@000030f8: $13 <= 00010000
                 966@000030fc: $19 <= 00010000
