#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 16:43:51 PST 2010
# Start of session at: Fri Oct 18 12:23:14 2013
# Process ID: 9054
# Log file: /home/m1/douaille/AEV/tp2/homade/planAhead_run_1/planAhead.log
# Journal file: /home/m1/douaille/AEV/tp2/homade/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -505 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file '/usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file '/usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
start_gui -source /home/m1/douaille/AEV/tp2/homade/pa.fromNetlist.tcl
# create_project -name homade -dir "/home/m1/douaille/AEV/tp2/homade/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/m1/douaille/AEV/tp2/homade/Nexys3v3.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/m1/douaille/AEV/tp2/homade} }
# set_param project.paUcfFile  "Nexys3.ucf"
# add_files "Nexys3.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Run is defaulting to constrset part: xc6slx16csg324-3
INFO: [HD-EDIFIN 0] Parsing Edif File './.HDI-PlanAhead-9054-a15p14/ngc2edif/Nexys3v3.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File './.HDI-PlanAhead-9054-a15p14/ngc2edif/Nexys3v3.edif'
INFO: [HD-Unisim Transformer 0] Analyzing 319 legacy Unisim elements for replacement
INFO: [HD-Unisim Transformer 1] No Unisim elements were transformed.
INFO: [HD-ArchReader 7] Loading clock regions from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
INFO: [HD-ArchReader 13] Loading package pin functions from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [HD-ArchReader 4] Loading io standards from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [HD-ArchReader 12] Loading device configuration modes from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : ./Nexys3.ucf
ERROR: [HD-Constr 0] Could not find net or pin 'a_to_g[7]' (file = Nexys3.ucf, line = 28)
INFO: [HD-UCFReader 1] Finished Parsing UCF File : ./Nexys3.ucf
INFO: [HD-Ucf 0] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.4 by hdbuild
          on  Tue Nov  9 16:43:51 PST 2010
  Report: by douaille on host a15p14, pid 9054
          on Fri Oct 18 12:23:34 2013

REPORT SUMMARY
            Netlist: netlist
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Unknown block name
                     Unknown Unisim pin name
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 0

REPORT DETAILS
INFO: [HD-LIB 0] Reading timing library /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
INFO: [HD-LIB 1] Done reading timing library /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
