Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 17 00:39:21 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_system_top_control_sets_placed.rpt
| Design       : i2c_system_top
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   385 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             261 |           83 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |             105 |           63 |
| Yes          | No                    | No                     |             240 |           66 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             614 |          197 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                    Enable Signal                                                                                   |                                                      Set/Reset Signal                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                          |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                          |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                          |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                     |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                     |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                     |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol           |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                       |                2 |              4 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                3 |              4 |         1.33 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/tx_fifo/ed_write/E[0]                                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              4 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/tx_fifo/ed_write/rd_index_reg[0]                                                                                                                        | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                1 |              4 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                   | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                1 |              4 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0 |                                                                                                                           |                2 |              5 |         2.50 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0 |                                                                                                                           |                2 |              5 |         2.50 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                    | system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                1 |              6 |         6.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in[23]                                                                                                                          | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              6 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                 | system/system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                 |                1 |              6 |         6.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in[15]                                                                                                                          | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                         | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                        | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |              8 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                  |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                  |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                   | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control[7]_i_1_n_0                                                                                                                    | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/address[7]_i_1_n_0                                                                                                                    | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/address[23]_i_1_n_0                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control[15]_i_1_n_0                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/address[15]_i_1_n_0                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/address[31]_i_1_n_0                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control[23]_i_1_n_0                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control[31]_i_1_n_0                                                                                                                   | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/regnum[7]_i_1_n_0                                                                                                                     | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/regnum[23]_i_1_n_0                                                                                                                    | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/regnum[15]_i_1_n_0                                                                                                                    | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/regnum[31]_i_1_n_0                                                                                                                    | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/p_1_in[7]                                                                                                                             | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[15]_i_1_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                              |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[23]_i_1_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                              |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[15]_i_1_n_0                                                                                                              | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_2_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                              |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[23]_i_1_n_0                                                                                                           | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                4 |              8 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[15]_i_1_n_0                                                                                                           | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[23]_i_1_n_0                                                                                                              | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[7]_i_1_n_0                                                                                                        | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                              |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[7]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[31]_i_1_n_0                                                                                                           | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[7]_i_1_n_0                                                                                                               | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[7]_i_1_n_0                                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[31]_i_1_n_0                                                                                                              | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[15]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[31]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[23]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[31]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[7]_i_1_n_0                                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                4 |              8 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[23]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[15]_i_1_n_0                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[23]_i_1_n_0                                                                                                                     | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[23]_i_1_n_0                                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[15]_i_1_n_0                                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[31]_i_1_n_0                                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[7]_i_1_n_0                                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[15]_i_1_n_0                                                                                                                     | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[7]_i_1_n_0                                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[31]_i_1_n_0                                                                                                                     | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in[7]                                                                                                                           | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |                4 |              9 |         2.25 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |                4 |              9 |         2.25 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                          | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                                   | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                3 |              9 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[4]_i_1_n_0                                                      | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |             10 |         2.50 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                               | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                2 |             12 |         6.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                              | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                4 |             12 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/tx_fifo/ed_write/write_status_reg[3]                                                                                                                    |                                                                                                                           |                2 |             12 |         6.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[4]_i_1_n_0                                                        | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                6 |             12 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                    |                                                                                                                           |                3 |             12 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                    |                                                                                                                           |                5 |             12 |         2.40 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               11 |             20 |         1.82 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               13 |             23 |         1.77 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data[31]_i_1_n_0                                                                                                     | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |               12 |             24 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/rd__0                                                                                                                               | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                     |               31 |             32 |         1.03 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                 | system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aresetn_0                                                                |               15 |             32 |         2.13 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                  | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               17 |             32 |         1.88 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                7 |             32 |         4.57 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                 |                                                                                                                           |                6 |             32 |         5.33 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                               |                                                                                                                           |                8 |             34 |         4.25 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                |                                                                                                                           |                9 |             34 |         3.78 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                             |                                                                                                                           |                9 |             34 |         3.78 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                               |                                                                                                                           |                9 |             34 |         3.78 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0   |                                                                                                                           |               13 |             38 |         2.92 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    |                                                                                                                           |               84 |            263 |         3.13 |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


