
---------- Begin Simulation Statistics ----------
final_tick                                10173790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     34                       # Simulator instruction rate (inst/s)
host_mem_usage                                5901208                       # Number of bytes of host memory used
host_op_rate                                       35                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8573.43                       # Real time elapsed on the host
host_tick_rate                                1142405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      292381                       # Number of instructions simulated
sim_ops                                        301421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009794                       # Number of seconds simulated
sim_ticks                                  9794325625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.431277                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    7177                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11139                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                129                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1722                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                820                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              425                       # Number of indirect misses.
system.cpu.branchPred.lookups                   18273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3006                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          432                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      106694                       # Number of instructions committed
system.cpu.committedOps                        114511                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.734381                       # CPI: cycles per instruction
system.cpu.discardedOps                          4599                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              86470                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             17955                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             7991                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          155639                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.365714                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       77                       # number of quiesce instructions executed
system.cpu.numCycles                           291742                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        77                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   85818     74.94%     74.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                    233      0.20%     75.15% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                  16918     14.77%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 11542     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   114511                       # Class of committed instruction
system.cpu.quiesceCycles                     15379179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          136103                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                8825                       # Transaction distribution
system.membus.trans_dist::ReadResp               9156                       # Transaction distribution
system.membus.trans_dist::WriteReq              17678                       # Transaction distribution
system.membus.trans_dist::WriteResp             17678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            300                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        51262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        51262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         6987                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1639980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1639980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1666167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26895                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001153                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033931                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26864     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                      31      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               26895                       # Request fanout histogram
system.membus.reqLayer6.occupancy            97671625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1757250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              622405                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              344375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1289320                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           71022945                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1504500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6691221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1672805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8364027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1672805                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6691221                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8364027                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8364027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8364027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16728053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        79872                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        79872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64239                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64239                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       102402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       147458                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       288222                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1979                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       983584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1376800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      4591079                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          389778125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.0                       # Network utilization (%)
system.acctest.local_bus.numRequests           334638                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1010                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    344954894                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    305391000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       360448                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       106496                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20073664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10036832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6691221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     36801717                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     13382443                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10036832                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     23419274                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20073664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     23419274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16728053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     60220991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10036832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     23419274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       33456106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10036832                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3450978                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      13487810                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10036832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     33456106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3450978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      46943916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         8735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         8735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        16896                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        16896                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        28674                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        51262                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       917508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1639980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        34035                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        34035    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        34035                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    105968625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     60554000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     17532160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     18711808                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       524288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       524832                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1049120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4419904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        16408                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       147480                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1790032379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46838549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     73603434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1910474362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     53529770                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     53585313                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    107115083                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1843562149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100423861                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     73603434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2017589445                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1441796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      2359300                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1114116                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      2097156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       360449                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       389121                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       245760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        34817                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       280577                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     13382443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20073664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    147207276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     53529770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6691221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    240884374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100368319                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    113751170                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    214119489                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     13382443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20073664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    247575596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    167280940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6691221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    455003864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     19866197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1672805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     21539002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      8364027                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6691221                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     15055248                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     28230223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      8364027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     36594250                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     25935017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6691221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     32626238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6691221                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     13382443                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     20073664                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     32626238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     13382443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6691221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     52699902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19200                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19200                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          300                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          329                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1960319                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       189497                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2149816                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1960319                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1960319                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1960319                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       189497                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2149816                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       393220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             560556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1081856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         6145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13437985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40147736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3450978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            196032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57232731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          52275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46838549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1672805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     53529770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6691221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1672805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110457426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          52275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     60276534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1672805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93677506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6691221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1672805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3450978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           196032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167690157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     14322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003310150000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16904                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1041                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    275072805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   43740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               504707805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31444.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57694.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8134                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16904                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.024719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   822.788551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.032794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69      3.88%      3.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52      2.92%      6.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      1.46%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      1.74%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      1.46%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      1.69%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      2.19%     15.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      2.30%     17.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1466     82.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1780                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.736196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    300.677811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            156     95.71%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.61%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      3.07%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     103.668712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     38.540772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    246.490028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     80.37%     80.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      6.75%     87.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.23%     88.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.61%     88.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.23%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.23%     91.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.23%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.61%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.61%     93.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      3.68%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      2.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 559872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1081472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  560556                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1081856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        57.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9793772375                       # Total gap between requests
system.mem_ctrls.avgGap                     381540.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       392260                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13427774.921461222693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 40049720.115365274251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3450977.769589930773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196031.873302149907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117619.123981289944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46838548.927660353482                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1568254.986417199252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 53529770.203040398657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6691221.275380049832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1672805.318845012458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         6145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    113240965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    360530750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28998285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1937805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3658481250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  39082988750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     47811750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  83329848875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  22952080750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7745979625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54971.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58670.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     54713.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     64593.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 457310156.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5452425.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    186764.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  10172100.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  22414141.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  30257732.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         880763.625000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         613032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        15915881.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       23483995.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93764015.100004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21252405.075001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     170830168.799999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326740261.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         33.360159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8960651875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    529830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    305801250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 154                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            77                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     124831438.311688                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    352291805.866644                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1129125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545299250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              77                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       561769250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9612020750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        35743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            35743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        35743                       # number of overall hits
system.cpu.icache.overall_hits::total           35743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          300                       # number of overall misses
system.cpu.icache.overall_misses::total           300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13027500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13027500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13027500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13027500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        36043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        36043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        36043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        36043                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008323                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008323                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008323                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008323                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12554125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12554125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12554125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12554125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008323                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008323                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008323                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008323                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41847.083333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41847.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41847.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41847.083333                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        35743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           35743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        36043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        36043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12554125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12554125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41847.083333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41847.083333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.563501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                69                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.956522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.563501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             72386                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            72386                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        28214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            28214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        28214                       # number of overall hits
system.cpu.dcache.overall_hits::total           28214                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5606375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5606375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5606375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5606375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        28287                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28287                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        28287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002581                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002581                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76799.657534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76799.657534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76799.657534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76799.657534                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4192500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4192500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1950000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1950000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71059.322034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71059.322034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71059.322034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71059.322034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2236.238532                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2236.238532                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        17544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           31                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1481875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1481875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47802.419355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47802.419355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           90                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           90                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1435000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1435000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1950000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1950000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46290.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46290.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        10670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4124500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4124500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        10712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98202.380952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98202.380952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          782                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          782                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2757500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2757500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98482.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98482.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           223.806945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 9                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.555556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   223.806945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.437123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.437123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.458984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            113207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           113207                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10173790000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10173894375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     34                       # Simulator instruction rate (inst/s)
host_mem_usage                                5901208                       # Number of bytes of host memory used
host_op_rate                                       35                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8573.65                       # Real time elapsed on the host
host_tick_rate                                1142387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      292390                       # Number of instructions simulated
sim_ops                                        301436                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009794                       # Number of seconds simulated
sim_ticks                                  9794430000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.417123                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    7178                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11143                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                130                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1724                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10157                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                820                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              426                       # Number of indirect misses.
system.cpu.branchPred.lookups                   18279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3008                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          432                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      106703                       # Number of instructions committed
system.cpu.committedOps                        114526                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.735715                       # CPI: cycles per instruction
system.cpu.discardedOps                          4604                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              86484                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             17956                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             7993                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          155762                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.365535                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       77                       # number of quiesce instructions executed
system.cpu.numCycles                           291909                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        77                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   85826     74.94%     74.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                    233      0.20%     75.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                  16924     14.78%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 11542     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   114526                       # Class of committed instruction
system.cpu.quiesceCycles                     15379179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          136147                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                8825                       # Transaction distribution
system.membus.trans_dist::ReadResp               9157                       # Transaction distribution
system.membus.trans_dist::WriteReq              17678                       # Transaction distribution
system.membus.trans_dist::WriteResp             17678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            300                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        51262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        51262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         7115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1639980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1639980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1666295                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26896                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001153                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033931                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26865     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                      31      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               26896                       # Request fanout histogram
system.membus.reqLayer6.occupancy            97678875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1757250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              622405                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              344375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1295070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           71022945                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1504500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6691150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1672787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8363937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1672787                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6691150                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8363937                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8363937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8363937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16727875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        79872                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        79872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64239                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64239                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       102402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       147458                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       288222                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1979                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       983584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1376800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      4591079                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          389778125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.0                       # Network utilization (%)
system.acctest.local_bus.numRequests           334638                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1010                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    344954894                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    305391000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       360448                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       106496                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20073450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10036725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6691150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     36801325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     13382300                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10036725                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     23419025                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20073450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     23419025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16727875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     60220350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10036725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     23419025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       33455750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10036725                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3450941                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      13487666                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10036725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     33455750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3450941                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      46943416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         8735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         8735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        16896                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        16896                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        28674                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        51262                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       917508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1639980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        34035                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        34035    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        34035                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    105968625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     60554000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     17532160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     18711808                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       524288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       524832                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1049120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4419904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        16408                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       147480                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1790013303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46838050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     73602650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1910454003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     53529200                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     53584742                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    107113941                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1843542503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100422791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     73602650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2017567944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1441796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      2359300                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1114116                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      2097156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       360449                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       389121                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       245760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        34817                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       280577                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     13382300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20073450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    147205708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     53529200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6691150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    240881807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100367250                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    113749958                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    214117207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     13382300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20073450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    247572957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    167279158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6691150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    454999015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     19865985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1672787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     21538773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      8363937                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6691150                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     15055087                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     28229923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      8363937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     36593860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     25934740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6691150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     32625890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6691150                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     13382300                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     20073450                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     32625890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     13382300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6691150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     52699340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19200                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19200                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          300                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          329                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1960298                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       189495                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2149793                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1960298                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1960298                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1960298                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       189495                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2149793                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       393220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             560620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1081920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         6145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13437842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40147308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3450941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            202564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57238655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          58809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46838050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1672787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     53529200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6691150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1672787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110462783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          58809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     60275892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1672787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93676508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6691150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1672787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3450941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           202564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167701438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     14322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003310150000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16905                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1041                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    275090805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   43745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               504752055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31442.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57692.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8134                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8763                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16905                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.024719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   822.788551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.032794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69      3.88%      3.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52      2.92%      6.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      1.46%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      1.74%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      1.46%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      1.69%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      2.19%     15.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      2.30%     17.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1466     82.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1780                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.736196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    300.677811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            156     95.71%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.61%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      3.07%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     103.668712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     38.540772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    246.490028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     80.37%     80.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      6.75%     87.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.23%     88.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.61%     88.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.23%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.23%     91.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.23%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.61%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.61%     93.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      3.68%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      2.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 559936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1081472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  560620                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1081920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        57.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9795150000                       # Total gap between requests
system.mem_ctrls.avgGap                     381564.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       392260                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13427631.827477455139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 40049293.322837576270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3450940.994013944641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 202564.110417859949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117617.870565208999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46838049.789523229003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1568238.274202786619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 53529199.759455122054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6691149.969931890257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1672787.492482972564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         6145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    113240965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    360530750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28998285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1982055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3658481250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  39082988750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     47811750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  83329848875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  22952080750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7745979625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54971.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58670.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     54713.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     63937.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 406497916.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5452425.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    186764.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  10172100.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  22414141.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  30257732.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         881257.050000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         613032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15917700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       23483995.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93764015.100004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21255243.225001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     170830168.799999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326745411.675000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         33.360329                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8960651875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    529830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    305905625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 154                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            77                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     124831438.311688                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    352291805.866644                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1129125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545299250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              77                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       561873625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9612020750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        35754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            35754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        35754                       # number of overall hits
system.cpu.icache.overall_hits::total           35754                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          300                       # number of overall misses
system.cpu.icache.overall_misses::total           300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13027500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13027500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13027500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13027500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        36054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        36054                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        36054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        36054                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12554125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12554125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12554125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12554125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41847.083333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41847.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41847.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41847.083333                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        35754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           35754                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        36054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        36054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12554125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12554125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41847.083333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41847.083333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.563793                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              128508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            253.467456                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.563793                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             72408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            72408                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        28219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            28219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        28219                       # number of overall hits
system.cpu.dcache.overall_hits::total           28219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           74                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             74                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           74                       # number of overall misses
system.cpu.dcache.overall_misses::total            74                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5685125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5685125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5685125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5685125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        28293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        28293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76826.013514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76826.013514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76826.013514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76826.013514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           60                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4269625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4269625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4269625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4269625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1950000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1950000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71160.416667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71160.416667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71160.416667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71160.416667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2236.238532                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2236.238532                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     10                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        17549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           32                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1560625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1560625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48769.531250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48769.531250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           90                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           90                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1512125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1512125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1950000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1950000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001820                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001820                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47253.906250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47253.906250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        10670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4124500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4124500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        10712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98202.380952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98202.380952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          782                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          782                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2757500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2757500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98482.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98482.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           223.807064                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               245                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.967347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   223.807064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.437123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.437123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.458984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            113232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           113232                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10173894375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
