# vsim -c tb_alu_opt -do "sim.do" 
# Start time: 01:05:21 on Mar 01,2019
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.tb_alu(fast)
# Loading work.alu(fast)
# do sim.do
# waveform.wlf
# begin ALU test 
# 
# "Works: 0" means it worked
# 
# 00000000000000000000000000000100 AND 00000000000000000000000000000101 = 00000000000000000000000000000100; Works:         0
# zero: 0
# ALUResult:          4
# 00000000000000000000000000000100 OR 00000000000000000000000000000101 = 00000005; Works:         0
# zero: 0
# ALUResult:          5
# 00000000000000000000000000000100 ADD 00000000000000000000000000000101 = 00000000000000000000000000001001; Works:         0
# zero: 0
# 00000000000000000000000000000100 XOR 00000000000000000000000000000101 = 00000000000000000000000000000001; Works:         0
# zero: 0
# 00000000000000000000000000000100 SUB 00000000000000000000000000000101 = ffffffff; Works:         0
# zero: 0
# ALUResult: 4294967295
# 00000000000000000000000000000100 SHIFT LEFT LOGICAL 00000000000000000000000000001010 = 00000000000000000001000000000000; Works:         0
# zero: 0
# 00000000000000000000000000000100 SHIFT RIGHT LOGICAL 00000000000000000000000000001010 = 00000000000000000000000000000000; Works:         0
# zero: 0
# 00010001001111000010110111100100 COMP SIGNED 11111011000010110100100001110111 = 00000000000000000000000000000000; Works:         0
# zero: 0
# 00010001001111000010110111100100 COMP UNSIGNED 11111011000010110100100001110111 = 00000000000000000000000000000001; Works:         0
# 11111011000010110100100001110111 SHIFT RIGHT ARITHMETIC 00000000000000000000000000001010 = 11111111111111101100001011010010; Works:          0
# 00000000000000000000000000000100 BEQ 00000000000000000000000000000101 = 11111111111111111111111111111111; Works:         0
# 00000000000000000000000000000100 BNE 00000000000000000000000000000101 = 11111111111111111111111111111111; Works:         0
# 00000000000000000000000000000100 BGE 00000000000000000000000000000101 = 00000000000000000000000000000000; Works:         0
# 00000000000000000000000000000100 BLT 00000000000000000000000000000101 = 00000000000000000000000000000001; Works:         0
# 00000000000000000000000000000100 BLTU 00000000000000000000000000000101 = 00000000000000000000000000000001; Works:         0
# 00000000000000000000000000000100 BGEU 00000000000000000000000000000101 = 00000000000000000000000000000000; Works:         0
# ** Note: $stop    : /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv(104)
#    Time: 321 ns  Iteration: 0  Instance: /tb_alu
# Break in Module tb_alu at /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv line 104
# Stopped at /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv line 104
# End time: 01:05:22 on Mar 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
