// Seed: 2953254568
module module_0 (
    output wor id_0
);
  supply0 id_2;
  import id_3::*;
  assign id_2 = -1;
  assign id_3 = (1);
endmodule
module module_1 #(
    parameter id_25 = 32'd6,
    parameter id_41 = 32'd38
) (
    output tri0 id_0,
    output tri id_1
    , id_38,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    output logic id_8,
    output tri0 id_9,
    input uwire id_10,
    output wand id_11,
    input supply1 id_12,
    output wand id_13,
    input wire id_14,
    input supply1 id_15,
    input wand id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri1 id_19,
    input tri0 id_20,
    input supply1 id_21,
    input wor id_22,
    input tri id_23,
    input tri id_24,
    output wire _id_25,
    input supply0 id_26,
    input tri id_27,
    input wor id_28,
    input tri0 id_29,
    input uwire id_30,
    input wand id_31
    , id_39,
    output wand id_32,
    input uwire id_33,
    input tri1 id_34,
    input wire id_35,
    output wor id_36
);
  always id_8 = 1;
  wire [1 'b0 : -1] id_40;
  wire _id_41;
  wire id_42;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_2 = 0;
  assign id_42 = id_26;
  assign id_4 = id_22;
  logic [id_25 : id_41] id_43 = |id_38;
  assign id_4 = id_16;
  localparam id_44 = ~1;
  id_45 :
  assert property (@(posedge id_38) 1)
  else id_45 = -1;
endmodule
