Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Decoder_A01706450.vho
Sim SDF file          :  Decoder_A01706450__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do Decoder_A01706450_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Decoder_A01706450.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 18:26:24 on Feb 13,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Decoder_A01706450.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package fiftyfivenm_atom_pack
ModelSim-Altera Info: # -- Loading package fiftyfivenm_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Compiling entity Decoder_A01706450
ModelSim-Altera Info: # -- Compiling architecture structure of Decoder_A01706450
ModelSim-Altera Info: # End time: 18:26:24 on Feb 13,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.decoder_a01706450(structure)
ModelSim-Altera Info: # vsim work.decoder_a01706450(structure) 
ModelSim-Altera Info: # Start time: 18:26:29 on Feb 13,2021
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_components
ModelSim-Altera Info: # Loading work.decoder_a01706450(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
ModelSim-Altera Info: add wave -position end  sim:/decoder_a01706450/entrada
ModelSim-Altera Info: add wave -position end  sim:/decoder_a01706450/salida
ModelSim-Altera Info: force entrada(0) 0 0, 1 2 -repeat 4
ModelSim-Altera Info: force entrada(1) 0 0, 1 4 -repeat 8
ModelSim-Altera Info: force entrada(2) 0 0, 1 8 -repeat 16
ModelSim-Altera Info: force entrada(3) 0 0, 1 16 -repeat 32
ModelSim-Altera Info: force entrada(4) 0 0, 1 32 -repeat 64
ModelSim-Altera Info: force entrada(4) 0 0, 1 32 -repeat 128
ModelSim-Altera Info: force entrada(5) 0 0, 1 128 -repeat 256
ModelSim-Altera Info: force entrada(6) 0 0, 1 256 -repeat 512
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 18:30:14 on Feb 13,2021, Elapsed time: 0:03:45
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
