[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultiIndexBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 161
LIB: work
FILE: ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv
n<> u<160> t<Top_level_rule> c<1> l<1:1> el<31:1>
  n<> u<1> t<Null_rule> p<160> s<159> l<1:1>
  n<> u<159> t<Source_text> p<160> c<158> l<1:1> el<30:10>
    n<> u<158> t<Description> p<159> c<157> l<1:1> el<30:10>
      n<> u<157> t<Module_declaration> p<158> c<5> l<1:1> el<30:10>
        n<> u<5> t<Module_nonansi_header> p<157> c<2> s<33> l<1:1> el<1:25>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<PreDecodeStage> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:22>
          n<> u<4> t<List_of_ports> p<5> l<1:22> el<1:24>
        n<> u<33> t<Module_item> p<157> c<32> s<53> l<4:1> el<7:15>
          n<> u<32> t<Non_port_module_item> p<33> c<31> l<4:1> el<7:15>
            n<> u<31> t<Module_or_generate_item> p<32> c<30> l<4:1> el<7:15>
              n<> u<30> t<Module_common_item> p<31> c<29> l<4:1> el<7:15>
                n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<4:1> el<7:15>
                  n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<4:1> el<7:15>
                    n<> u<27> t<Data_declaration> p<28> c<26> l<4:1> el<7:15>
                      n<> u<26> t<Type_declaration> p<27> c<24> l<4:1> el<7:15>
                        n<> u<24> t<Data_type> p<26> c<17> s<25> l<4:9> el<7:2>
                          n<> u<17> t<Enum_base_type> p<24> c<6> s<23> l<4:14> el<4:25>
                            n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<4:14> el<4:19>
                            n<> u<16> t<Packed_dimension> p<17> c<15> l<4:20> el<4:25>
                              n<> u<15> t<Constant_range> p<16> c<10> l<4:21> el<4:24>
                                n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<4:21> el<4:22>
                                  n<> u<9> t<Constant_primary> p<10> c<8> l<4:21> el<4:22>
                                    n<> u<8> t<Primary_literal> p<9> c<7> l<4:21> el<4:22>
                                      n<3> u<7> t<INT_CONST> p<8> l<4:21> el<4:22>
                                n<> u<14> t<Constant_expression> p<15> c<13> l<4:23> el<4:24>
                                  n<> u<13> t<Constant_primary> p<14> c<12> l<4:23> el<4:24>
                                    n<> u<12> t<Primary_literal> p<13> c<11> l<4:23> el<4:24>
                                      n<0> u<11> t<INT_CONST> p<12> l<4:23> el<4:24>
                          n<> u<23> t<Enum_name_declaration> p<24> c<18> l<6:5> el<6:22>
                            n<AC_ADD> u<18> t<STRING_CONST> p<23> s<22> l<6:5> el<6:11>
                            n<> u<22> t<Constant_expression> p<23> c<21> l<6:15> el<6:22>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<6:15> el<6:22>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<6:15> el<6:22>
                                  n<4'b0000> u<19> t<INT_CONST> p<20> l<6:15> el<6:22>
                        n<IntALU_Code> u<25> t<STRING_CONST> p<26> l<7:3> el<7:14>
        n<> u<53> t<Module_item> p<157> c<52> s<73> l<9:1> el<12:21>
          n<> u<52> t<Non_port_module_item> p<53> c<51> l<9:1> el<12:21>
            n<> u<51> t<Module_or_generate_item> p<52> c<50> l<9:1> el<12:21>
              n<> u<50> t<Module_common_item> p<51> c<49> l<9:1> el<12:21>
                n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<9:1> el<12:21>
                  n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<9:1> el<12:21>
                    n<> u<47> t<Data_declaration> p<48> c<46> l<9:1> el<12:21>
                      n<> u<46> t<Type_declaration> p<47> c<44> l<9:1> el<12:21>
                        n<> u<44> t<Data_type> p<46> c<35> s<45> l<9:9> el<12:2>
                          n<> u<35> t<Struct_union> p<44> c<34> s<36> l<9:9> el<9:15>
                            n<> u<34> t<Struct_keyword> p<35> l<9:9> el<9:15>
                          n<> u<36> t<Packed_keyword> p<44> s<43> l<9:16> el<9:22>
                          n<> u<43> t<Struct_union_member> p<44> c<39> l<11:5> el<11:25>
                            n<> u<39> t<Data_type_or_void> p<43> c<38> s<42> l<11:5> el<11:16>
                              n<IntALU_Code> u<38> t<Data_type> p<39> c<37> l<11:5> el<11:16>
                                n<IntALU_Code> u<37> t<STRING_CONST> p<38> l<11:5> el<11:16>
                            n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<11:17> el<11:24>
                              n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<11:17> el<11:24>
                                n<aluCode> u<40> t<STRING_CONST> p<41> l<11:17> el<11:24>
                        n<IntMicroOpOperand> u<45> t<STRING_CONST> p<46> l<12:3> el<12:20>
        n<> u<73> t<Module_item> p<157> c<72> s<93> l<14:1> el<17:18>
          n<> u<72> t<Non_port_module_item> p<73> c<71> l<14:1> el<17:18>
            n<> u<71> t<Module_or_generate_item> p<72> c<70> l<14:1> el<17:18>
              n<> u<70> t<Module_common_item> p<71> c<69> l<14:1> el<17:18>
                n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<14:1> el<17:18>
                  n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<14:1> el<17:18>
                    n<> u<67> t<Data_declaration> p<68> c<66> l<14:1> el<17:18>
                      n<> u<66> t<Type_declaration> p<67> c<64> l<14:1> el<17:18>
                        n<> u<64> t<Data_type> p<66> c<55> s<65> l<14:9> el<17:2>
                          n<> u<55> t<Struct_union> p<64> c<54> s<56> l<14:9> el<14:14>
                            n<> u<54> t<Union_keyword> p<55> l<14:9> el<14:14>
                          n<> u<56> t<Packed_keyword> p<64> s<63> l<14:15> el<14:21>
                          n<> u<63> t<Struct_union_member> p<64> c<59> l<16:5> el<16:33>
                            n<> u<59> t<Data_type_or_void> p<63> c<58> s<62> l<16:5> el<16:22>
                              n<IntMicroOpOperand> u<58> t<Data_type> p<59> c<57> l<16:5> el<16:22>
                                n<IntMicroOpOperand> u<57> t<STRING_CONST> p<58> l<16:5> el<16:22>
                            n<> u<62> t<List_of_variable_decl_assignments> p<63> c<61> l<16:27> el<16:32>
                              n<> u<61> t<Variable_decl_assignment> p<62> c<60> l<16:27> el<16:32>
                                n<intOp> u<60> t<STRING_CONST> p<61> l<16:27> el<16:32>
                        n<MicroOpOperand> u<65> t<STRING_CONST> p<66> l<17:3> el<17:17>
        n<> u<93> t<Module_item> p<157> c<92> s<126> l<19:1> el<22:10>
          n<> u<92> t<Non_port_module_item> p<93> c<91> l<19:1> el<22:10>
            n<> u<91> t<Module_or_generate_item> p<92> c<90> l<19:1> el<22:10>
              n<> u<90> t<Module_common_item> p<91> c<89> l<19:1> el<22:10>
                n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<19:1> el<22:10>
                  n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<19:1> el<22:10>
                    n<> u<87> t<Data_declaration> p<88> c<86> l<19:1> el<22:10>
                      n<> u<86> t<Type_declaration> p<87> c<84> l<19:1> el<22:10>
                        n<> u<84> t<Data_type> p<86> c<75> s<85> l<19:9> el<22:2>
                          n<> u<75> t<Struct_union> p<84> c<74> s<76> l<19:9> el<19:15>
                            n<> u<74> t<Struct_keyword> p<75> l<19:9> el<19:15>
                          n<> u<76> t<Packed_keyword> p<84> s<83> l<19:16> el<19:22>
                          n<> u<83> t<Struct_union_member> p<84> c<79> l<21:5> el<21:28>
                            n<> u<79> t<Data_type_or_void> p<83> c<78> s<82> l<21:5> el<21:19>
                              n<MicroOpOperand> u<78> t<Data_type> p<79> c<77> l<21:5> el<21:19>
                                n<MicroOpOperand> u<77> t<STRING_CONST> p<78> l<21:5> el<21:19>
                            n<> u<82> t<List_of_variable_decl_assignments> p<83> c<81> l<21:20> el<21:27>
                              n<> u<81> t<Variable_decl_assignment> p<82> c<80> l<21:20> el<21:27>
                                n<operand> u<80> t<STRING_CONST> p<81> l<21:20> el<21:27>
                        n<OpInfo> u<85> t<STRING_CONST> p<86> l<22:3> el<22:9>
        n<> u<126> t<Module_item> p<157> c<125> s<155> l<26:1> el<26:28>
          n<> u<125> t<Non_port_module_item> p<126> c<124> l<26:1> el<26:28>
            n<> u<124> t<Module_or_generate_item> p<125> c<123> l<26:1> el<26:28>
              n<> u<123> t<Module_common_item> p<124> c<122> l<26:1> el<26:28>
                n<> u<122> t<Module_or_generate_item_declaration> p<123> c<121> l<26:1> el<26:28>
                  n<> u<121> t<Package_or_generate_item_declaration> p<122> c<120> l<26:1> el<26:28>
                    n<> u<120> t<Data_declaration> p<121> c<119> l<26:1> el<26:28>
                      n<> u<119> t<Variable_declaration> p<120> c<115> l<26:1> el<26:28>
                        n<OpInfo> u<115> t<Data_type> p<119> c<94> s<118> l<26:1> el<26:18>
                          n<OpInfo> u<94> t<STRING_CONST> p<115> s<104> l<26:1> el<26:7>
                          n<> u<104> t<Packed_dimension> p<115> c<103> s<114> l<26:8> el<26:13>
                            n<> u<103> t<Constant_range> p<104> c<98> l<26:9> el<26:12>
                              n<> u<98> t<Constant_expression> p<103> c<97> s<102> l<26:9> el<26:10>
                                n<> u<97> t<Constant_primary> p<98> c<96> l<26:9> el<26:10>
                                  n<> u<96> t<Primary_literal> p<97> c<95> l<26:9> el<26:10>
                                    n<1> u<95> t<INT_CONST> p<96> l<26:9> el<26:10>
                              n<> u<102> t<Constant_expression> p<103> c<101> l<26:11> el<26:12>
                                n<> u<101> t<Constant_primary> p<102> c<100> l<26:11> el<26:12>
                                  n<> u<100> t<Primary_literal> p<101> c<99> l<26:11> el<26:12>
                                    n<0> u<99> t<INT_CONST> p<100> l<26:11> el<26:12>
                          n<> u<114> t<Packed_dimension> p<115> c<113> l<26:13> el<26:18>
                            n<> u<113> t<Constant_range> p<114> c<108> l<26:14> el<26:17>
                              n<> u<108> t<Constant_expression> p<113> c<107> s<112> l<26:14> el<26:15>
                                n<> u<107> t<Constant_primary> p<108> c<106> l<26:14> el<26:15>
                                  n<> u<106> t<Primary_literal> p<107> c<105> l<26:14> el<26:15>
                                    n<1> u<105> t<INT_CONST> p<106> l<26:14> el<26:15>
                              n<> u<112> t<Constant_expression> p<113> c<111> l<26:16> el<26:17>
                                n<> u<111> t<Constant_primary> p<112> c<110> l<26:16> el<26:17>
                                  n<> u<110> t<Primary_literal> p<111> c<109> l<26:16> el<26:17>
                                    n<0> u<109> t<INT_CONST> p<110> l<26:16> el<26:17>
                        n<> u<118> t<List_of_variable_decl_assignments> p<119> c<117> l<26:19> el<26:27>
                          n<> u<117> t<Variable_decl_assignment> p<118> c<116> l<26:19> el<26:27>
                            n<microOps> u<116> t<STRING_CONST> p<117> l<26:19> el<26:27>
        n<> u<155> t<Module_item> p<157> c<154> s<156> l<28:1> el<28:49>
          n<> u<154> t<Non_port_module_item> p<155> c<153> l<28:1> el<28:49>
            n<> u<153> t<Module_or_generate_item> p<154> c<152> l<28:1> el<28:49>
              n<> u<152> t<Module_common_item> p<153> c<151> l<28:1> el<28:49>
                n<> u<151> t<Continuous_assign> p<152> c<150> l<28:1> el<28:49>
                  n<> u<150> t<List_of_net_assignments> p<151> c<149> l<28:8> el<28:48>
                    n<> u<149> t<Net_assignment> p<150> c<131> l<28:8> el<28:48>
                      n<> u<131> t<Net_lvalue> p<149> c<128> s<148> l<28:8> el<28:9>
                        n<> u<128> t<Ps_or_hierarchical_identifier> p<131> c<127> s<130> l<28:8> el<28:9>
                          n<o> u<127> t<STRING_CONST> p<128> l<28:8> el<28:9>
                        n<> u<130> t<Constant_select> p<131> c<129> l<28:10> el<28:10>
                          n<> u<129> t<Constant_bit_select> p<130> l<28:10> el<28:10>
                      n<> u<148> t<Expression> p<149> c<147> l<28:12> el<28:48>
                        n<> u<147> t<Primary> p<148> c<146> l<28:12> el<28:48>
                          n<> u<146> t<Complex_func_call> p<147> c<132> l<28:12> el<28:48>
                            n<microOps> u<132> t<STRING_CONST> p<146> s<136> l<28:12> el<28:20>
                            n<> u<136> t<Constant_expression> p<146> c<135> s<140> l<28:21> el<28:22>
                              n<> u<135> t<Constant_primary> p<136> c<134> l<28:21> el<28:22>
                                n<> u<134> t<Primary_literal> p<135> c<133> l<28:21> el<28:22>
                                  n<i> u<133> t<STRING_CONST> p<134> l<28:21> el<28:22>
                            n<> u<140> t<Constant_expression> p<146> c<139> s<141> l<28:24> el<28:25>
                              n<> u<139> t<Constant_primary> p<140> c<138> l<28:24> el<28:25>
                                n<> u<138> t<Primary_literal> p<139> c<137> l<28:24> el<28:25>
                                  n<1> u<137> t<INT_CONST> p<138> l<28:24> el<28:25>
                            n<operand> u<141> t<STRING_CONST> p<146> s<142> l<28:27> el<28:34>
                            n<intOp> u<142> t<STRING_CONST> p<146> s<143> l<28:35> el<28:40>
                            n<aluCode> u<143> t<STRING_CONST> p<146> s<145> l<28:41> el<28:48>
                            n<> u<145> t<Select> p<146> c<144> l<28:48> el<28:48>
                              n<> u<144> t<Bit_select> p<145> l<28:48> el<28:48>
        n<> u<156> t<ENDMODULE> p<157> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv:1:1: No timescale set for "PreDecodeStage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv:1:1: Compile module "work@PreDecodeStage".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              2
Constant                                               9
ContAssign                                             1
Design                                                 1
EnumConst                                              1
EnumTypespec                                           1
HierPath                                               1
LogicTypespec                                          1
Module                                                 2
PackedArrayNet                                         1
PackedArrayTypespec                                    1
Range                                                  3
RefObj                                                 5
RefTypespec                                           10
StructTypespec                                         2
TypedefTypespec                                        4
TypespecMember                                         3
UnionTypespec                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultiIndexBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@PreDecodeStage
  |vpiTypedef:
  \_EnumTypespec: , line:4:9, endln:7:14
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@PreDecodeStage), line:4:14, endln:4:25
      |vpiParent:
      \_EnumTypespec: , line:4:9, endln:7:14
      |vpiFullName:work@PreDecodeStage
      |vpiActual:
      \_LogicTypespec: , line:4:14, endln:4:25
    |vpiEnumConst:
    \_EnumConst: (AC_ADD), line:6:5, endln:6:22
      |vpiParent:
      \_EnumTypespec: , line:4:9, endln:7:14
      |vpiName:AC_ADD
      |BIN:0000
      |vpiDecompile:4'b0000
      |vpiSize:4
  |vpiTypedef:
  \_LogicTypespec: , line:4:14, endln:4:25
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiRange:
    \_Range: , line:4:20, endln:4:25
      |vpiParent:
      \_LogicTypespec: , line:4:14, endln:4:25
      |vpiLeftRange:
      \_Constant: , line:4:21, endln:4:22
        |vpiParent:
        \_Range: , line:4:20, endln:4:25
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:23, endln:4:24
        |vpiParent:
        \_Range: , line:4:20, endln:4:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (IntALU_Code), line:7:3, endln:7:14
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:IntALU_Code
    |vpiTypedefAlias:
    \_RefTypespec: (work@PreDecodeStage.IntALU_Code), line:4:9, endln:7:2
      |vpiParent:
      \_TypedefTypespec: (IntALU_Code), line:7:3, endln:7:14
      |vpiFullName:work@PreDecodeStage.IntALU_Code
      |vpiActual:
      \_EnumTypespec: , line:4:9, endln:7:14
  |vpiTypedef:
  \_TypedefTypespec: (IntMicroOpOperand), line:12:3, endln:12:20
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:IntMicroOpOperand
    |vpiTypedefAlias:
    \_RefTypespec: (work@PreDecodeStage.IntMicroOpOperand), line:9:9, endln:12:2
      |vpiParent:
      \_TypedefTypespec: (IntMicroOpOperand), line:12:3, endln:12:20
      |vpiFullName:work@PreDecodeStage.IntMicroOpOperand
      |vpiActual:
      \_StructTypespec: , line:9:9, endln:12:2
  |vpiTypedef:
  \_StructTypespec: , line:9:9, endln:12:2
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (aluCode), line:11:17, endln:11:24
      |vpiParent:
      \_StructTypespec: , line:9:9, endln:12:2
      |vpiName:aluCode
      |vpiTypespec:
      \_RefTypespec: (work@PreDecodeStage.aluCode.IntALU_Code), line:11:5, endln:11:16
        |vpiParent:
        \_TypespecMember: (aluCode), line:11:17, endln:11:24
        |vpiName:IntALU_Code
        |vpiFullName:work@PreDecodeStage.aluCode.IntALU_Code
        |vpiActual:
        \_TypedefTypespec: (IntALU_Code), line:7:3, endln:7:14
  |vpiTypedef:
  \_TypedefTypespec: (MicroOpOperand), line:17:3, endln:17:17
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:MicroOpOperand
    |vpiTypedefAlias:
    \_RefTypespec: (work@PreDecodeStage.MicroOpOperand), line:14:9, endln:17:2
      |vpiParent:
      \_TypedefTypespec: (MicroOpOperand), line:17:3, endln:17:17
      |vpiFullName:work@PreDecodeStage.MicroOpOperand
      |vpiActual:
      \_UnionTypespec: , line:14:9, endln:17:17
  |vpiTypedef:
  \_UnionTypespec: , line:14:9, endln:17:17
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (intOp), line:16:27, endln:16:32
      |vpiParent:
      \_UnionTypespec: , line:14:9, endln:17:17
      |vpiName:intOp
      |vpiTypespec:
      \_RefTypespec: (work@PreDecodeStage.intOp.IntMicroOpOperand), line:16:5, endln:16:22
        |vpiParent:
        \_TypespecMember: (intOp), line:16:27, endln:16:32
        |vpiName:IntMicroOpOperand
        |vpiFullName:work@PreDecodeStage.intOp.IntMicroOpOperand
        |vpiActual:
        \_TypedefTypespec: (IntMicroOpOperand), line:12:3, endln:12:20
  |vpiTypedef:
  \_TypedefTypespec: (OpInfo), line:22:3, endln:22:9
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:OpInfo
    |vpiTypedefAlias:
    \_RefTypespec: (work@PreDecodeStage.OpInfo), line:19:9, endln:22:2
      |vpiParent:
      \_TypedefTypespec: (OpInfo), line:22:3, endln:22:9
      |vpiFullName:work@PreDecodeStage.OpInfo
      |vpiActual:
      \_StructTypespec: , line:19:9, endln:22:2
  |vpiTypedef:
  \_StructTypespec: , line:19:9, endln:22:2
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (operand), line:21:20, endln:21:27
      |vpiParent:
      \_StructTypespec: , line:19:9, endln:22:2
      |vpiName:operand
      |vpiTypespec:
      \_RefTypespec: (work@PreDecodeStage.operand.MicroOpOperand), line:21:5, endln:21:19
        |vpiParent:
        \_TypespecMember: (operand), line:21:20, endln:21:27
        |vpiName:MicroOpOperand
        |vpiFullName:work@PreDecodeStage.operand.MicroOpOperand
        |vpiActual:
        \_TypedefTypespec: (MicroOpOperand), line:17:3, endln:17:17
  |vpiTypedef:
  \_PackedArrayTypespec: , line:26:1, endln:26:18
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiRange:
    \_Range: , line:26:8, endln:26:13
      |vpiParent:
      \_PackedArrayTypespec: , line:26:1, endln:26:18
      |vpiLeftRange:
      \_Constant: , line:26:9, endln:26:10
        |vpiParent:
        \_Range: , line:26:8, endln:26:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:11, endln:26:12
        |vpiParent:
        \_Range: , line:26:8, endln:26:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:26:13, endln:26:18
      |vpiParent:
      \_PackedArrayTypespec: , line:26:1, endln:26:18
      |vpiLeftRange:
      \_Constant: , line:26:14, endln:26:15
        |vpiParent:
        \_Range: , line:26:13, endln:26:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:16, endln:26:17
        |vpiParent:
        \_Range: , line:26:13, endln:26:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@PreDecodeStage.OpInfo), line:22:3, endln:22:9
      |vpiParent:
      \_PackedArrayTypespec: , line:26:1, endln:26:18
      |vpiName:OpInfo
      |vpiFullName:work@PreDecodeStage.OpInfo
      |vpiActual:
      \_TypedefTypespec: (OpInfo), line:22:3, endln:22:9
  |vpiImportTypespec:
  \_EnumTypespec: , line:4:9, endln:7:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:14, endln:4:25
  |vpiImportTypespec:
  \_TypedefTypespec: (IntALU_Code), line:7:3, endln:7:14
  |vpiImportTypespec:
  \_TypedefTypespec: (IntMicroOpOperand), line:12:3, endln:12:20
  |vpiImportTypespec:
  \_StructTypespec: , line:9:9, endln:12:2
  |vpiImportTypespec:
  \_TypedefTypespec: (MicroOpOperand), line:17:3, endln:17:17
  |vpiImportTypespec:
  \_UnionTypespec: , line:14:9, endln:17:17
  |vpiImportTypespec:
  \_TypedefTypespec: (OpInfo), line:22:3, endln:22:9
  |vpiImportTypespec:
  \_StructTypespec: , line:19:9, endln:22:2
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:26:1, endln:26:18
  |vpiImportTypespec:
  \_PackedArrayNet: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@PreDecodeStage.microOps.OpInfo), line:26:1, endln:26:18
      |vpiParent:
      \_PackedArrayNet: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
      |vpiName:OpInfo
      |vpiFullName:work@PreDecodeStage.microOps.OpInfo
      |vpiActual:
      \_PackedArrayTypespec: , line:26:1, endln:26:18
    |vpiName:microOps
    |vpiFullName:work@PreDecodeStage.microOps
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.i), line:28:21, endln:28:22
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:i
    |vpiFullName:work@PreDecodeStage.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.microOps[i]), line:28:21, endln:28:22
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:microOps[i]
    |vpiFullName:work@PreDecodeStage.microOps[i]
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.operand), line:28:27, endln:28:34
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:operand
    |vpiFullName:work@PreDecodeStage.operand
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.intOp), line:28:35, endln:28:40
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:intOp
    |vpiFullName:work@PreDecodeStage.intOp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.aluCode), line:28:41, endln:28:48
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:aluCode
    |vpiFullName:work@PreDecodeStage.aluCode
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.o), line:28:8, endln:28:9
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:o
    |vpiFullName:work@PreDecodeStage.o
    |vpiNetType:1
  |vpiDefName:work@PreDecodeStage
  |vpiNet:
  \_PackedArrayNet: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.i), line:28:21, endln:28:22
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.microOps[i]), line:28:21, endln:28:22
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.operand), line:28:27, endln:28:34
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.intOp), line:28:35, endln:28:40
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.aluCode), line:28:41, endln:28:48
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.o), line:28:8, endln:28:9
  |vpiContAssign:
  \_ContAssign: , line:28:8, endln:28:48
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_HierPath: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
      |vpiParent:
      \_ContAssign: , line:28:8, endln:28:48
      |vpiActual:
      \_BitSelect: (microOps[i]), line:28:12, endln:28:20
        |vpiParent:
        \_HierPath: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:microOps
        |vpiFullName:microOps[i]
        |vpiActual:
        \_PackedArrayNet: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
        |vpiIndex:
        \_RefObj: (work@PreDecodeStage.microOps[i][1].operand.intOp.aluCode.i), line:28:21, endln:28:22
          |vpiParent:
          \_BitSelect: (microOps[i]), line:28:12, endln:28:20
          |vpiName:i
          |vpiFullName:work@PreDecodeStage.microOps[i][1].operand.intOp.aluCode.i
          |vpiActual:
          \_LogicNet: (work@PreDecodeStage.i), line:28:21, endln:28:22
      |vpiActual:
      \_BitSelect: (microOps[i][1]), line:28:21, endln:28:22
        |vpiParent:
        \_HierPath: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:microOps[i]
        |vpiFullName:microOps[i][1]
        |vpiActual:
        \_LogicNet: (work@PreDecodeStage.microOps[i]), line:28:21, endln:28:22
        |vpiIndex:
        \_Constant: , line:28:24, endln:28:25
          |vpiParent:
          \_BitSelect: (microOps[i][1]), line:28:21, endln:28:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (operand), line:28:27, endln:28:34
        |vpiParent:
        \_HierPath: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:operand
        |vpiActual:
        \_LogicNet: (work@PreDecodeStage.operand), line:28:27, endln:28:34
      |vpiActual:
      \_RefObj: (intOp), line:28:35, endln:28:40
        |vpiParent:
        \_HierPath: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:intOp
        |vpiActual:
        \_LogicNet: (work@PreDecodeStage.intOp), line:28:35, endln:28:40
      |vpiActual:
      \_RefObj: (work@PreDecodeStage.aluCode), line:28:41, endln:28:48
        |vpiParent:
        \_HierPath: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:aluCode
        |vpiFullName:work@PreDecodeStage.aluCode
        |vpiActual:
        \_LogicNet: (work@PreDecodeStage.aluCode), line:28:41, endln:28:48
      |vpiName:microOps[i][1].operand.intOp.aluCode
    |vpiLhs:
    \_RefObj: (work@PreDecodeStage.o), line:28:8, endln:28:9
      |vpiParent:
      \_ContAssign: , line:28:8, endln:28:48
      |vpiName:o
      |vpiFullName:work@PreDecodeStage.o
      |vpiActual:
      \_LogicNet: (work@PreDecodeStage.o), line:28:8, endln:28:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
