

================================================================
== Vivado HLS Report for 'forward_pool_1'
================================================================
* Date:           Fri May 24 00:15:45 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     5|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / (tmp_23)
	4  / (!tmp_23)
6 --> 
	7  / (tmp_36)
	5  / (!tmp_36)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [zynqconn/POOLING_layer.h:34]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_x_assign = phi i3 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %o_y, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_x_assign_cast7 = zext i3 %p_x_assign to i9" [zynqconn/POOLING_layer.h:34]   --->   Operation 10 'zext' 'p_x_assign_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %p_x_assign, -3" [zynqconn/POOLING_layer.h:34]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%o_y = add i3 %p_x_assign, 1" [zynqconn/POOLING_layer.h:34]   --->   Operation 13 'add' 'o_y' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader.preheader" [zynqconn/POOLING_layer.h:34]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%v = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_x_assign, i1 false)" [zynqconn/POOLING_layer.h:38]   --->   Operation 15 'bitconcatenate' 'v' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_x_assign_5_cast = zext i4 %v to i32" [zynqconn/POOLING_layer.h:38]   --->   Operation 16 'zext' 'p_x_assign_5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%tmp_21 = add i4 %v, 2" [zynqconn/POOLING_layer.h:47]   --->   Operation 17 'add' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %tmp_21 to i32" [zynqconn/POOLING_layer.h:47]   --->   Operation 18 'zext' 'tmp_23_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/POOLING_layer.h:36]   --->   Operation 19 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_y_assign_3 = phi i3 [ 0, %.preheader.preheader ], [ %o_x, %.preheader.loopexit ]"   --->   Operation 21 'phi' 'p_y_assign_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_y_assign_3_cast6 = zext i3 %p_y_assign_3 to i5" [zynqconn/POOLING_layer.h:36]   --->   Operation 22 'zext' 'p_y_assign_3_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 23 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %p_y_assign_3, -3" [zynqconn/POOLING_layer.h:36]   --->   Operation 24 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%o_x = add i3 %p_y_assign_3, 1" [zynqconn/POOLING_layer.h:36]   --->   Operation 25 'add' 'o_x' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %0" [zynqconn/POOLING_layer.h:36]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_y_assign_3, i1 false)" [zynqconn/POOLING_layer.h:39]   --->   Operation 27 'bitconcatenate' 'h_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%h_3_cast = zext i4 %h_1 to i32" [zynqconn/POOLING_layer.h:39]   --->   Operation 28 'zext' 'h_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %p_y_assign_3, i2 0)" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:44]   --->   Operation 29 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%tmp_22 = add i4 %h_1, 2" [zynqconn/POOLING_layer.h:48]   --->   Operation 30 'add' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %tmp_22 to i32" [zynqconn/POOLING_layer.h:48]   --->   Operation 31 'zext' 'tmp_24_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.78ns)   --->   "%tmp2 = add i5 %p_y_assign_3_cast6, %p_shl5" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 32 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i5 %tmp2 to i9" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 33 'zext' 'tmp2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/POOLING_layer.h:42]   --->   Operation 34 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_z_assign = phi i5 [ 0, %0 ], [ %ch, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 36 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 37 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ 0, %0 ], [ %next_mul2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 38 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.63ns)   --->   "%next_mul2 = add i11 %phi_mul1, 100"   --->   Operation 39 'add' 'next_mul2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, 25"   --->   Operation 40 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %p_z_assign, -16" [zynqconn/POOLING_layer.h:42]   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.78ns)   --->   "%ch = add i5 %p_z_assign, 1" [zynqconn/POOLING_layer.h:42]   --->   Operation 43 'add' 'ch' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.loopexit, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31" [zynqconn/POOLING_layer.h:42]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_cast8 = zext i11 %phi_mul1 to i32" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:44]   --->   Operation 45 'zext' 'tmp_cast8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [zynqconn/POOLING_layer.h:47]   --->   Operation 46 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 47 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%t_V = phi i16 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31 ], [ %p_Val2_s, %3 ]"   --->   Operation 48 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_x_assign_3 = phi i32 [ %p_x_assign_5_cast, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31 ], [ %v_1, %3 ]"   --->   Operation 49 'phi' 'p_x_assign_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.47ns)   --->   "%tmp_23 = icmp slt i32 %p_x_assign_3, %tmp_23_cast" [zynqconn/POOLING_layer.h:47]   --->   Operation 50 'icmp' 'tmp_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.preheader23.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [zynqconn/POOLING_layer.h:47]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %p_x_assign_3, %tmp_cast8" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 52 'add' 'tmp1' <Predicate = (tmp_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader23" [zynqconn/POOLING_layer.h:48]   --->   Operation 53 'br' <Predicate = (tmp_23)> <Delay = 1.76>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i9 %p_x_assign_cast7, %phi_mul" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 54 'add' 'tmp3' <Predicate = (!tmp_23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_29 = add i9 %tmp3, %tmp2_cast" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 55 'add' 'tmp_29' <Predicate = (!tmp_23)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_31 = zext i9 %tmp_29 to i64" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 56 'zext' 'tmp_31' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_51_tr = sext i16 %t_V to i17" [zynqconn/POOLING_layer.h:60]   --->   Operation 57 'sext' 'tmp_51_tr' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V, i32 15)" [zynqconn/POOLING_layer.h:60]   --->   Operation 58 'bitselect' 'tmp_56' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_51_tr" [zynqconn/POOLING_layer.h:60]   --->   Operation 59 'sub' 'p_neg' <Predicate = (!tmp_23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i17.i32.i32(i17 %p_neg, i32 2, i32 16)" [zynqconn/POOLING_layer.h:60]   --->   Operation 60 'partselect' 'tmp_s' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_27 = zext i15 %tmp_s to i16" [zynqconn/POOLING_layer.h:60]   --->   Operation 61 'zext' 'tmp_27' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %t_V, i32 2, i32 15)" [zynqconn/POOLING_layer.h:60]   --->   Operation 62 'partselect' 'tmp_30' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_32 = sext i14 %tmp_30 to i15" [zynqconn/POOLING_layer.h:60]   --->   Operation 63 'sext' 'tmp_32' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.94ns)   --->   "%tmp_33 = sub i16 0, %tmp_27" [zynqconn/POOLING_layer.h:60]   --->   Operation 64 'sub' 'tmp_33' <Predicate = (!tmp_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_34 = zext i15 %tmp_32 to i16" [zynqconn/POOLING_layer.h:60]   --->   Operation 65 'zext' 'tmp_34' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.80ns)   --->   "%tmp_35 = select i1 %tmp_56, i16 %tmp_33, i16 %tmp_34" [zynqconn/POOLING_layer.h:60]   --->   Operation 66 'select' 'tmp_35' <Predicate = (!tmp_23)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%pool_layer_output_d = getelementptr [400 x i16]* %pool_layer_2_2_1_10_10_16_output_data_V, i64 0, i64 %tmp_31" [zynqconn/POOLING_layer.h:60]   --->   Operation 67 'getelementptr' 'pool_layer_output_d' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store i16 %tmp_35, i16* %pool_layer_output_d, align 2" [zynqconn/POOLING_layer.h:60]   --->   Operation 68 'store' <Predicate = (!tmp_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/POOLING_layer.h:42]   --->   Operation 69 'br' <Predicate = (!tmp_23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.62>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ %avg_V, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %t_V, %.preheader23.preheader ]"   --->   Operation 70 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%p_y_assign_4 = phi i32 [ %h, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %h_3_cast, %.preheader23.preheader ]"   --->   Operation 71 'phi' 'p_y_assign_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.47ns)   --->   "%tmp_36 = icmp slt i32 %p_y_assign_4, %tmp_24_cast" [zynqconn/POOLING_layer.h:48]   --->   Operation 72 'icmp' 'tmp_36' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %3" [zynqconn/POOLING_layer.h:48]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_57 = shl i32 %p_y_assign_4, 3" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 74 'shl' 'tmp_57' <Predicate = (tmp_36)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_58 = shl i32 %p_y_assign_4, 1" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 75 'shl' 'tmp_58' <Predicate = (tmp_36)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp_57, %tmp_58" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 76 'add' 'tmp' <Predicate = (tmp_36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_37 = add i32 %tmp1, %tmp" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 77 'add' 'tmp_37' <Predicate = (tmp_36)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_38 = sext i32 %tmp_37 to i64" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 78 'sext' 'tmp_38' <Predicate = (tmp_36)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%pool_layer_input_da = getelementptr [1600 x i16]* %pool_layer_2_2_1_10_10_16_input_data_V, i64 0, i64 %tmp_38" [zynqconn/POOLING_layer.h:50]   --->   Operation 79 'getelementptr' 'pool_layer_input_da' <Predicate = (tmp_36)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (3.25ns)   --->   "%cache_in_V = load i16* %pool_layer_input_da, align 2" [zynqconn/POOLING_layer.h:50]   --->   Operation 80 'load' 'cache_in_V' <Predicate = (tmp_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%h = add nsw i32 1, %p_y_assign_4" [zynqconn/POOLING_layer.h:48]   --->   Operation 81 'add' 'h' <Predicate = (tmp_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%v_1 = add nsw i32 %p_x_assign_3, 1" [zynqconn/POOLING_layer.h:47]   --->   Operation 82 'add' 'v_1' <Predicate = (!tmp_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [zynqconn/POOLING_layer.h:47]   --->   Operation 83 'br' <Predicate = (!tmp_36)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.33>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%cache_in_V = load i16* %pool_layer_input_da, align 2" [zynqconn/POOLING_layer.h:50]   --->   Operation 84 'load' 'cache_in_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_7 : Operation 85 [1/1] (2.07ns)   --->   "%avg_V = add i16 %cache_in_V, %p_Val2_s" [zynqconn/POOLING_layer.h:51]   --->   Operation 85 'add' 'avg_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader23" [zynqconn/POOLING_layer.h:48]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o_y') with incoming values : ('o_y', zynqconn/POOLING_layer.h:34) [5]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o_x') with incoming values : ('o_x', zynqconn/POOLING_layer.h:36) [18]  (1.77 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('o_x') with incoming values : ('o_x', zynqconn/POOLING_layer.h:36) [18]  (0 ns)
	'add' operation ('tmp2', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60) [30]  (1.78 ns)

 <State 4>: 1.82ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [35]  (0 ns)
	'add' operation ('next_mul') [38]  (1.82 ns)

 <State 5>: 8.08ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('avg.V', zynqconn/POOLING_layer.h:51) [47]  (0 ns)
	'sub' operation ('p_neg', zynqconn/POOLING_layer.h:60) [79]  (2.08 ns)
	'sub' operation ('tmp_33', zynqconn/POOLING_layer.h:60) [84]  (1.94 ns)
	'select' operation ('tmp_35', zynqconn/POOLING_layer.h:60) [86]  (0.805 ns)
	'store' operation (zynqconn/POOLING_layer.h:60) of variable 'tmp_35', zynqconn/POOLING_layer.h:60 on array 'pool_layer_2_2_1_10_10_16_output_data_V' [88]  (3.25 ns)

 <State 6>: 7.62ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h_3_cast', zynqconn/POOLING_layer.h:39) ('h', zynqconn/POOLING_layer.h:48) [56]  (0 ns)
	'shl' operation ('tmp_57', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [60]  (0 ns)
	'add' operation ('tmp', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [62]  (0 ns)
	'add' operation ('tmp_37', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [63]  (4.37 ns)
	'getelementptr' operation ('pool_layer_input_da', zynqconn/POOLING_layer.h:50) [65]  (0 ns)
	'load' operation ('cache_in.V', zynqconn/POOLING_layer.h:50) on array 'pool_layer_2_2_1_10_10_16_input_data_V' [66]  (3.25 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('cache_in.V', zynqconn/POOLING_layer.h:50) on array 'pool_layer_2_2_1_10_10_16_input_data_V' [66]  (3.25 ns)
	'add' operation ('avg.V', zynqconn/POOLING_layer.h:51) [67]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
