

Implementation tool: Xilinx Vivado v.2023.2
Project:             spam
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sun Jun 23 07:21:00 -03 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2220
FF:            3508
DSP:             12
BRAM:             2
URAM:             0
LATCH:            0
SRL:            124
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      3.936
Timing met
